ARM GAS  /tmp/cc03sYHg.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.cpp"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	NVIC_EnableIRQ:
  23              	.LFB45:
  24              		.file 1 "mculib3/STM32F0_files/CMSIS/core_cm0.h"
   1:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**************************************************************************//**
   2:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @file     core_cm0.h
   3:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @version  V4.30
   5:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @date     20. October 2015
   6:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
   7:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
   9:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    All rights reserved.
  10:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  11:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  12:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions of source code must retain the above copyright
  13:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  14:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  15:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  16:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      documentation and/or other materials provided with the distribution.
  17:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      to endorse or promote products derived from this software without
  19:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      specific prior written permission.
  20:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    *
  21:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ---------------------------------------------------------------------------*/
  33:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  34:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 2


  35:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __ICCARM__ )
  36:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  39:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  40:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  41:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  42:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  43:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  44:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include <stdint.h>
  45:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  46:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
  47:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
  48:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  49:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  50:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  51:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  54:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  56:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  57:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Unions are used for effective representation of core registers.
  59:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  60:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  62:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  63:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  64:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  65:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
  66:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 CMSIS definitions
  67:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
  68:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  69:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup Cortex_M0
  70:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
  71:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  72:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  73:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*  CMSIS CM0 definitions */
  74:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  77:mculib3/STM32F0_files/CMSIS/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  79:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  81:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  82:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __CC_ARM )
  83:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  86:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  87:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  91:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 3


  92:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
  93:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
  96:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  97:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
  98:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 101:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 102:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 103:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 105:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 106:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 107:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 110:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 111:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 112:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __packed
 113:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 116:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 117:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 118:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #error Unknown compiler
 119:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 120:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 121:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     This core does not support an FPU at all
 123:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 124:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __FPU_USED       0U
 125:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 126:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined ( __CC_ARM )
 127:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TARGET_FPU_VFP
 128:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 130:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 131:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARM_PCS_VFP
 133:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 135:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 136:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
 137:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 140:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 141:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
 142:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARMVFP__
 143:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 145:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 146:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 147:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 148:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/cc03sYHg.s 			page 4


 149:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 150:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 151:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 152:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __FPU_VFP__
 153:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 155:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 156:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 157:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 158:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 160:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 161:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 162:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 163:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 166:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 167:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
 168:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 169:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 170:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 171:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 172:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CMSIS_GENERIC
 173:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 174:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 175:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 176:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 177:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 178:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
 179:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 180:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 181:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* check device defines and use defaults */
 182:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 183:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __CM0_REV
 184:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __CM0_REV               0x0000U
 185:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 186:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 187:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 188:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 189:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 190:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 191:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 192:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 193:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 194:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 195:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 196:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 197:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 198:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 199:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 200:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 201:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 202:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 203:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 204:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li to specify the access to peripheral variables.
 205:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/cc03sYHg.s 			page 5


 206:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 207:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 208:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 209:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 210:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 211:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 212:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 213:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 214:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 215:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* following defines should be used for structure members */
 216:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 217:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 218:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 219:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 220:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group Cortex_M0 */
 221:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 222:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 223:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 224:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 225:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 Register Abstraction
 226:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Register contain:
 227:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register
 228:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Register
 229:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SCB Register
 230:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Register
 231:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 232:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 233:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 234:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 235:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 236:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 237:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 238:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 239:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 240:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Core Register type definitions.
 241:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 242:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 243:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 244:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 245:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 246:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 247:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 248:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 249:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 250:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 251:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 252:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 253:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 254:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 255:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 256:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 257:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 258:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } APSR_Type;
 259:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 260:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* APSR Register Definitions */
 261:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 262:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  /tmp/cc03sYHg.s 			page 6


 263:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 264:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 265:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 266:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 267:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 268:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 269:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 270:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 271:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 272:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 273:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 274:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 275:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 276:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 277:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 278:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 279:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 280:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 281:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 282:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 283:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 284:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 285:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } IPSR_Type;
 286:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 287:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IPSR Register Definitions */
 288:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 289:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 290:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 291:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 292:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 293:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 294:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 295:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 296:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 297:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 298:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 299:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 300:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 301:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 302:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 303:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 304:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 305:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 306:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 307:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 308:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 309:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } xPSR_Type;
 310:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 311:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* xPSR Register Definitions */
 312:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 313:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 314:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 315:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 316:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 317:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 318:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 319:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  /tmp/cc03sYHg.s 			page 7


 320:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 321:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 322:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 323:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 324:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 325:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 326:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 327:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 328:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 329:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 330:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 331:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 332:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 333:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 334:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 335:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 336:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 337:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 338:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 339:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 340:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 341:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 342:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 343:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } CONTROL_Type;
 344:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 345:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* CONTROL Register Definitions */
 346:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 347:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 348:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 349:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CORE */
 350:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 351:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 352:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 353:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 354:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 355:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 356:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 357:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 358:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 359:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 360:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 361:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 362:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 363:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 364:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 365:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0[31U];
 366:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 367:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RSERVED1[31U];
 368:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 369:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED2[31U];
 370:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 371:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED3[31U];
 372:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED4[64U];
 373:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 374:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }  NVIC_Type;
 375:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 376:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  /tmp/cc03sYHg.s 			page 8


 377:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 378:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 379:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 380:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 381:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 382:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 383:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 384:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 385:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 386:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 387:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 388:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 389:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 390:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 391:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 392:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 393:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0;
 394:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 395:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 396:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 397:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED1;
 398:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 399:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 400:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SCB_Type;
 401:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 402:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB CPUID Register Definitions */
 403:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 404:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 405:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 406:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 407:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 408:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 409:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 410:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 411:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 412:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 413:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 414:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 415:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 416:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 417:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 418:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 419:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 420:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 421:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 422:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 423:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 424:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 425:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 426:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 427:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 428:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 429:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 430:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 431:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 432:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 433:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 9


 434:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 437:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 440:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 443:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 446:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 447:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 448:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 449:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 450:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 451:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 452:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 453:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 454:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 455:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 456:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 457:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 458:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 459:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 460:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 461:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 462:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Control Register Definitions */
 463:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 464:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 465:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 466:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 467:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 468:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 469:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 470:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 471:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 472:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 473:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 474:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 475:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 476:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 477:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 478:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 479:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 480:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 481:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 482:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 483:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SCB */
 484:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 485:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 486:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 487:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 488:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 489:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 490:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
ARM GAS  /tmp/cc03sYHg.s 			page 10


 491:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 492:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 493:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 494:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 495:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 496:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 497:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 498:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 499:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 500:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 501:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 502:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SysTick_Type;
 503:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 504:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 505:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 506:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 507:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 508:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 509:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 510:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 511:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 512:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 513:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 514:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 515:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 516:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 517:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Reload Register Definitions */
 518:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 519:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 520:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 521:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Current Register Definitions */
 522:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 523:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 524:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 525:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Calibration Register Definitions */
 526:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 527:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 528:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 529:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 530:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 531:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 532:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 533:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 534:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 535:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 536:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 537:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 538:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 539:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 540:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 541:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 542:mculib3/STM32F0_files/CMSIS/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 543:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 544:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 545:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 546:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 547:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 11


 548:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 549:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 550:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 551:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 552:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 553:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 554:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 555:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 556:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 557:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 558:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of the bit field.
 559:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted value.
 560:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 561:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 562:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 563:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 564:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 565:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 566:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of register.
 567:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted bit field value.
 568:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 569:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 570:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 571:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 572:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 573:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 574:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 575:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 576:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 577:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 578:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 579:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 580:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 581:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 582:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 583:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 584:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 585:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 586:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 587:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 588:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 589:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 590:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 591:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 592:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} */
 593:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 594:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 595:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 596:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 597:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                Hardware Abstraction Layer
 598:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Function Interface contains:
 599:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Functions
 600:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Functions
 601:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register Access Functions
 602:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 603:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 604:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  /tmp/cc03sYHg.s 			page 12


 605:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 606:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 607:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 608:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 609:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 610:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 611:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 612:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 613:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 614:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 615:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 616:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 617:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 618:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 619:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 620:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 621:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 622:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 623:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 624:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 625:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Enable External Interrupt
 626:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 627:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 628:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 629:mculib3/STM32F0_files/CMSIS/core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 630:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
  25              		.loc 1 630 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29 0000 80B5     		push	{r7, lr}
  30              	.LCFI0:
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 7, -8
  33              		.cfi_offset 14, -4
  34 0002 82B0     		sub	sp, sp, #8
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0200     		movs	r2, r0
  41 0008 FB1D     		adds	r3, r7, #7
  42 000a 1A70     		strb	r2, [r3]
 631:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  43              		.loc 1 631 0
  44 000c FB1D     		adds	r3, r7, #7
  45 000e 1B78     		ldrb	r3, [r3]
  46 0010 5BB2     		sxtb	r3, r3
  47 0012 1F22     		movs	r2, #31
  48 0014 1A40     		ands	r2, r3
  49 0016 044B     		ldr	r3, .L2
  50 0018 0121     		movs	r1, #1
  51 001a 9140     		lsls	r1, r1, r2
  52 001c 0A00     		movs	r2, r1
  53 001e 1A60     		str	r2, [r3]
 632:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
ARM GAS  /tmp/cc03sYHg.s 			page 13


  54              		.loc 1 632 0
  55 0020 C046     		nop
  56 0022 BD46     		mov	sp, r7
  57 0024 02B0     		add	sp, sp, #8
  58              		@ sp needed
  59 0026 80BD     		pop	{r7, pc}
  60              	.L3:
  61              		.align	2
  62              	.L2:
  63 0028 00E100E0 		.word	-536813312
  64              		.cfi_endproc
  65              	.LFE45:
  67              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE,"axG",%progbits,_ZN3mcu3RCC3setENS
  68              		.align	1
  69              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE
  70              		.syntax unified
  71              		.code	16
  72              		.thumb_func
  73              		.fpu softvfp
  75              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE:
  76              	.LFB57:
  77              		.file 2 "mculib3/src/periph/rcc_f0.h"
   1:mculib3/src/periph/rcc_f0.h **** #pragma once
   2:mculib3/src/periph/rcc_f0.h **** 
   3:mculib3/src/periph/rcc_f0.h **** #include "bits_rcc_f0.h"
   4:mculib3/src/periph/rcc_f0.h **** 
   5:mculib3/src/periph/rcc_f0.h **** namespace mcu {
   6:mculib3/src/periph/rcc_f0.h **** 
   7:mculib3/src/periph/rcc_f0.h **** class RCC {
   8:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CR      CR;         // clock control register,                offset: 0x00
   9:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CFGR    CFGR;       // clock configuration register,          offset: 0x04
  10:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CIR;        // clock interrupt register,              offset: 0x08
  11:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB2RSTR;   // APB2 peripheral reset register,        offset: 0x0C
  12:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB1RSTR;   // APB1 peripheral reset register,        offset: 0x10
  13:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::AHBENR  AHBENR;     // AHB peripheral clock register,         offset: 0x14
  14:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB2ENR APB2ENR;    // APB2 peripheral clock enable register, offset: 0x18
  15:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB1ENR APB1ENR;    // APB1 peripheral clock enable register, offset: 0x1C
  16:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          BDCR;       // Backup domain control register,        offset: 0x20
  17:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CSR;        // clock control & status register,       offset: 0x24
  18:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          AHBRSTR;    // AHB peripheral reset register,         offset: 0x28
  19:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR2;      // clock configuration register 2,        offset: 0x2C
  20:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR3;      // clock configuration register 3,        offset: 0x30
  21:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CR2;        // clock control register 2,              offset: 0x34
  22:mculib3/src/periph/rcc_f0.h **** 
  23:mculib3/src/periph/rcc_f0.h **** 
  24:mculib3/src/periph/rcc_f0.h **** public:
  25:mculib3/src/periph/rcc_f0.h **** 	using CMSIS_type    = RCC_TypeDef;
  26:mculib3/src/periph/rcc_f0.h **** 	using AHBprescaler  = RCC_bits::CFGR::AHBprescaler;
  27:mculib3/src/periph/rcc_f0.h **** 	using APBprescaler  = RCC_bits::CFGR::APBprescaler;
  28:mculib3/src/periph/rcc_f0.h **** 	using SystemClock   = RCC_bits::CFGR::SystemClock;
  29:mculib3/src/periph/rcc_f0.h **** 	using PLLsource     = RCC_bits::CFGR::PLLsource;
  30:mculib3/src/periph/rcc_f0.h **** 	using PLLmultiplier = RCC_bits::CFGR::PLLmultiplier;
  31:mculib3/src/periph/rcc_f0.h **** 
  32:mculib3/src/periph/rcc_f0.h **** 	auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  33:mculib3/src/periph/rcc_f0.h **** 
  34:mculib3/src/periph/rcc_f0.h **** 	RCC& set (AHBprescaler  v) { CFGR.HPRE   = v; return *this; }
  78              		.loc 2 34 0
ARM GAS  /tmp/cc03sYHg.s 			page 14


  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 8
  81              		@ frame_needed = 1, uses_anonymous_args = 0
  82 0000 80B5     		push	{r7, lr}
  83              	.LCFI3:
  84              		.cfi_def_cfa_offset 8
  85              		.cfi_offset 7, -8
  86              		.cfi_offset 14, -4
  87 0002 82B0     		sub	sp, sp, #8
  88              	.LCFI4:
  89              		.cfi_def_cfa_offset 16
  90 0004 00AF     		add	r7, sp, #0
  91              	.LCFI5:
  92              		.cfi_def_cfa_register 7
  93 0006 7860     		str	r0, [r7, #4]
  94 0008 0A00     		movs	r2, r1
  95 000a FB1C     		adds	r3, r7, #3
  96 000c 1A70     		strb	r2, [r3]
  97              		.loc 2 34 0
  98 000e FB1C     		adds	r3, r7, #3
  99 0010 1B78     		ldrb	r3, [r3]
 100 0012 0F22     		movs	r2, #15
 101 0014 1340     		ands	r3, r2
 102 0016 DAB2     		uxtb	r2, r3
 103 0018 7B68     		ldr	r3, [r7, #4]
 104 001a 0F21     		movs	r1, #15
 105 001c 0A40     		ands	r2, r1
 106 001e 1201     		lsls	r2, r2, #4
 107 0020 5968     		ldr	r1, [r3, #4]
 108 0022 F020     		movs	r0, #240
 109 0024 8143     		bics	r1, r0
 110 0026 0A43     		orrs	r2, r1
 111 0028 5A60     		str	r2, [r3, #4]
 112 002a 7B68     		ldr	r3, [r7, #4]
 113 002c 1800     		movs	r0, r3
 114 002e BD46     		mov	sp, r7
 115 0030 02B0     		add	sp, sp, #8
 116              		@ sp needed
 117 0032 80BD     		pop	{r7, pc}
 118              		.cfi_endproc
 119              	.LFE57:
 121              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE,"axG",%progbits,_ZN3mcu3RCC3setENS
 122              		.align	1
 123              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE
 124              		.syntax unified
 125              		.code	16
 126              		.thumb_func
 127              		.fpu softvfp
 129              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:
 130              	.LFB58:
  35:mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
 131              		.loc 2 35 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 8
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135 0000 80B5     		push	{r7, lr}
 136              	.LCFI6:
ARM GAS  /tmp/cc03sYHg.s 			page 15


 137              		.cfi_def_cfa_offset 8
 138              		.cfi_offset 7, -8
 139              		.cfi_offset 14, -4
 140 0002 82B0     		sub	sp, sp, #8
 141              	.LCFI7:
 142              		.cfi_def_cfa_offset 16
 143 0004 00AF     		add	r7, sp, #0
 144              	.LCFI8:
 145              		.cfi_def_cfa_register 7
 146 0006 7860     		str	r0, [r7, #4]
 147 0008 0A00     		movs	r2, r1
 148 000a FB1C     		adds	r3, r7, #3
 149 000c 1A70     		strb	r2, [r3]
 150              		.loc 2 35 0
 151 000e FB1C     		adds	r3, r7, #3
 152 0010 1B78     		ldrb	r3, [r3]
 153 0012 0722     		movs	r2, #7
 154 0014 1340     		ands	r3, r2
 155 0016 DAB2     		uxtb	r2, r3
 156 0018 7B68     		ldr	r3, [r7, #4]
 157 001a 0721     		movs	r1, #7
 158 001c 0A40     		ands	r2, r1
 159 001e 1202     		lsls	r2, r2, #8
 160 0020 5968     		ldr	r1, [r3, #4]
 161 0022 0448     		ldr	r0, .L8
 162 0024 0140     		ands	r1, r0
 163 0026 0A43     		orrs	r2, r1
 164 0028 5A60     		str	r2, [r3, #4]
 165 002a 7B68     		ldr	r3, [r7, #4]
 166 002c 1800     		movs	r0, r3
 167 002e BD46     		mov	sp, r7
 168 0030 02B0     		add	sp, sp, #8
 169              		@ sp needed
 170 0032 80BD     		pop	{r7, pc}
 171              	.L9:
 172              		.align	2
 173              	.L8:
 174 0034 FFF8FFFF 		.word	-1793
 175              		.cfi_endproc
 176              	.LFE58:
 178              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE,"axG",%progbits,_ZN3mcu3RCC3setENS_
 179              		.align	1
 180              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE
 181              		.syntax unified
 182              		.code	16
 183              		.thumb_func
 184              		.fpu softvfp
 186              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE:
 187              	.LFB59:
  36:mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 188              		.loc 2 36 0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 8
 191              		@ frame_needed = 1, uses_anonymous_args = 0
 192 0000 80B5     		push	{r7, lr}
 193              	.LCFI9:
 194              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 16


 195              		.cfi_offset 7, -8
 196              		.cfi_offset 14, -4
 197 0002 82B0     		sub	sp, sp, #8
 198              	.LCFI10:
 199              		.cfi_def_cfa_offset 16
 200 0004 00AF     		add	r7, sp, #0
 201              	.LCFI11:
 202              		.cfi_def_cfa_register 7
 203 0006 7860     		str	r0, [r7, #4]
 204 0008 0A00     		movs	r2, r1
 205 000a FB1C     		adds	r3, r7, #3
 206 000c 1A70     		strb	r2, [r3]
 207              		.loc 2 36 0
 208 000e FB1C     		adds	r3, r7, #3
 209 0010 1B78     		ldrb	r3, [r3]
 210 0012 0322     		movs	r2, #3
 211 0014 1340     		ands	r3, r2
 212 0016 DAB2     		uxtb	r2, r3
 213 0018 7B68     		ldr	r3, [r7, #4]
 214 001a 0321     		movs	r1, #3
 215 001c 0A40     		ands	r2, r1
 216 001e 5968     		ldr	r1, [r3, #4]
 217 0020 0320     		movs	r0, #3
 218 0022 8143     		bics	r1, r0
 219 0024 0A43     		orrs	r2, r1
 220 0026 5A60     		str	r2, [r3, #4]
 221 0028 7B68     		ldr	r3, [r7, #4]
 222 002a 1800     		movs	r0, r3
 223 002c BD46     		mov	sp, r7
 224 002e 02B0     		add	sp, sp, #8
 225              		@ sp needed
 226 0030 80BD     		pop	{r7, pc}
 227              		.cfi_endproc
 228              	.LFE59:
 230              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE,"axG",%progbits,_ZN3mcu3RCC3setENS_8RC
 231              		.align	1
 232              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE
 233              		.syntax unified
 234              		.code	16
 235              		.thumb_func
 236              		.fpu softvfp
 238              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:
 239              	.LFB60:
  37:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 240              		.loc 2 37 0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 8
 243              		@ frame_needed = 1, uses_anonymous_args = 0
 244 0000 80B5     		push	{r7, lr}
 245              	.LCFI12:
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 7, -8
 248              		.cfi_offset 14, -4
 249 0002 82B0     		sub	sp, sp, #8
 250              	.LCFI13:
 251              		.cfi_def_cfa_offset 16
 252 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc03sYHg.s 			page 17


 253              	.LCFI14:
 254              		.cfi_def_cfa_register 7
 255 0006 7860     		str	r0, [r7, #4]
 256 0008 0A00     		movs	r2, r1
 257 000a FB1C     		adds	r3, r7, #3
 258 000c 1A70     		strb	r2, [r3]
 259              		.loc 2 37 0
 260 000e FB1C     		adds	r3, r7, #3
 261 0010 1B78     		ldrb	r3, [r3]
 262 0012 0122     		movs	r2, #1
 263 0014 1340     		ands	r3, r2
 264 0016 DAB2     		uxtb	r2, r3
 265 0018 7B68     		ldr	r3, [r7, #4]
 266 001a 0121     		movs	r1, #1
 267 001c 0A40     		ands	r2, r1
 268 001e 1204     		lsls	r2, r2, #16
 269 0020 5968     		ldr	r1, [r3, #4]
 270 0022 0448     		ldr	r0, .L14
 271 0024 0140     		ands	r1, r0
 272 0026 0A43     		orrs	r2, r1
 273 0028 5A60     		str	r2, [r3, #4]
 274 002a 7B68     		ldr	r3, [r7, #4]
 275 002c 1800     		movs	r0, r3
 276 002e BD46     		mov	sp, r7
 277 0030 02B0     		add	sp, sp, #8
 278              		@ sp needed
 279 0032 80BD     		pop	{r7, pc}
 280              	.L15:
 281              		.align	2
 282              	.L14:
 283 0034 FFFFFEFF 		.word	-65537
 284              		.cfi_endproc
 285              	.LFE60:
 287              		.section	.text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE,"axG",%progbits,_ZN3mcu3RCC3setEN
 288              		.align	1
 289              		.weak	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE
 290              		.syntax unified
 291              		.code	16
 292              		.thumb_func
 293              		.fpu softvfp
 295              	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:
 296              	.LFB61:
  38:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
 297              		.loc 2 38 0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 8
 300              		@ frame_needed = 1, uses_anonymous_args = 0
 301 0000 80B5     		push	{r7, lr}
 302              	.LCFI15:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 7, -8
 305              		.cfi_offset 14, -4
 306 0002 82B0     		sub	sp, sp, #8
 307              	.LCFI16:
 308              		.cfi_def_cfa_offset 16
 309 0004 00AF     		add	r7, sp, #0
 310              	.LCFI17:
ARM GAS  /tmp/cc03sYHg.s 			page 18


 311              		.cfi_def_cfa_register 7
 312 0006 7860     		str	r0, [r7, #4]
 313 0008 0A00     		movs	r2, r1
 314 000a FB1C     		adds	r3, r7, #3
 315 000c 1A70     		strb	r2, [r3]
 316              		.loc 2 38 0
 317 000e FB1C     		adds	r3, r7, #3
 318 0010 1B78     		ldrb	r3, [r3]
 319 0012 0F22     		movs	r2, #15
 320 0014 1340     		ands	r3, r2
 321 0016 DAB2     		uxtb	r2, r3
 322 0018 7B68     		ldr	r3, [r7, #4]
 323 001a 0F21     		movs	r1, #15
 324 001c 0A40     		ands	r2, r1
 325 001e 9204     		lsls	r2, r2, #18
 326 0020 5968     		ldr	r1, [r3, #4]
 327 0022 0448     		ldr	r0, .L18
 328 0024 0140     		ands	r1, r0
 329 0026 0A43     		orrs	r2, r1
 330 0028 5A60     		str	r2, [r3, #4]
 331 002a 7B68     		ldr	r3, [r7, #4]
 332 002c 1800     		movs	r0, r3
 333 002e BD46     		mov	sp, r7
 334 0030 02B0     		add	sp, sp, #8
 335              		@ sp needed
 336 0032 80BD     		pop	{r7, pc}
 337              	.L19:
 338              		.align	2
 339              	.L18:
 340 0034 FFFFC3FF 		.word	-3932161
 341              		.cfi_endproc
 342              	.LFE61:
 344              		.section	.text._ZN3mcu3RCC6on_HSEEv,"axG",%progbits,_ZN3mcu3RCC6on_HSEEv,comdat
 345              		.align	1
 346              		.weak	_ZN3mcu3RCC6on_HSEEv
 347              		.syntax unified
 348              		.code	16
 349              		.thumb_func
 350              		.fpu softvfp
 352              	_ZN3mcu3RCC6on_HSEEv:
 353              	.LFB62:
  39:mculib3/src/periph/rcc_f0.h **** 
  40:mculib3/src/periph/rcc_f0.h **** 	RCC& on_HSE        () { CR.HSEON = true;         return *this; }
 354              		.loc 2 40 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 8
 357              		@ frame_needed = 1, uses_anonymous_args = 0
 358 0000 80B5     		push	{r7, lr}
 359              	.LCFI18:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 7, -8
 362              		.cfi_offset 14, -4
 363 0002 82B0     		sub	sp, sp, #8
 364              	.LCFI19:
 365              		.cfi_def_cfa_offset 16
 366 0004 00AF     		add	r7, sp, #0
 367              	.LCFI20:
ARM GAS  /tmp/cc03sYHg.s 			page 19


 368              		.cfi_def_cfa_register 7
 369 0006 7860     		str	r0, [r7, #4]
 370              		.loc 2 40 0
 371 0008 7B68     		ldr	r3, [r7, #4]
 372 000a 1A68     		ldr	r2, [r3]
 373 000c 8021     		movs	r1, #128
 374 000e 4902     		lsls	r1, r1, #9
 375 0010 0A43     		orrs	r2, r1
 376 0012 1A60     		str	r2, [r3]
 377 0014 7B68     		ldr	r3, [r7, #4]
 378 0016 1800     		movs	r0, r3
 379 0018 BD46     		mov	sp, r7
 380 001a 02B0     		add	sp, sp, #8
 381              		@ sp needed
 382 001c 80BD     		pop	{r7, pc}
 383              		.cfi_endproc
 384              	.LFE62:
 386              		.section	.text._ZN3mcu3RCC14wait_HSE_readyEv,"axG",%progbits,_ZN3mcu3RCC14wait_HSE_readyEv,comdat
 387              		.align	1
 388              		.weak	_ZN3mcu3RCC14wait_HSE_readyEv
 389              		.syntax unified
 390              		.code	16
 391              		.thumb_func
 392              		.fpu softvfp
 394              	_ZN3mcu3RCC14wait_HSE_readyEv:
 395              	.LFB63:
  41:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
 396              		.loc 2 41 0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 8
 399              		@ frame_needed = 1, uses_anonymous_args = 0
 400 0000 80B5     		push	{r7, lr}
 401              	.LCFI21:
 402              		.cfi_def_cfa_offset 8
 403              		.cfi_offset 7, -8
 404              		.cfi_offset 14, -4
 405 0002 82B0     		sub	sp, sp, #8
 406              	.LCFI22:
 407              		.cfi_def_cfa_offset 16
 408 0004 00AF     		add	r7, sp, #0
 409              	.LCFI23:
 410              		.cfi_def_cfa_register 7
 411 0006 7860     		str	r0, [r7, #4]
 412              	.L24:
 413              		.loc 2 41 0
 414 0008 7B68     		ldr	r3, [r7, #4]
 415 000a 1B68     		ldr	r3, [r3]
 416 000c 9B03     		lsls	r3, r3, #14
 417 000e DB0F     		lsrs	r3, r3, #31
 418 0010 DBB2     		uxtb	r3, r3
 419 0012 0122     		movs	r2, #1
 420 0014 5340     		eors	r3, r2
 421 0016 DBB2     		uxtb	r3, r3
 422 0018 002B     		cmp	r3, #0
 423 001a 00D0     		beq	.L23
 424 001c F4E7     		b	.L24
 425              	.L23:
ARM GAS  /tmp/cc03sYHg.s 			page 20


 426              		.loc 2 41 0 is_stmt 0 discriminator 1
 427 001e 7B68     		ldr	r3, [r7, #4]
 428 0020 1800     		movs	r0, r3
 429 0022 BD46     		mov	sp, r7
 430 0024 02B0     		add	sp, sp, #8
 431              		@ sp needed
 432 0026 80BD     		pop	{r7, pc}
 433              		.cfi_endproc
 434              	.LFE63:
 436              		.section	.text._ZN3mcu3RCC6on_PLLEv,"axG",%progbits,_ZN3mcu3RCC6on_PLLEv,comdat
 437              		.align	1
 438              		.weak	_ZN3mcu3RCC6on_PLLEv
 439              		.syntax unified
 440              		.code	16
 441              		.thumb_func
 442              		.fpu softvfp
 444              	_ZN3mcu3RCC6on_PLLEv:
 445              	.LFB64:
  42:mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
 446              		.loc 2 42 0 is_stmt 1
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 1, uses_anonymous_args = 0
 450 0000 80B5     		push	{r7, lr}
 451              	.LCFI24:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 7, -8
 454              		.cfi_offset 14, -4
 455 0002 82B0     		sub	sp, sp, #8
 456              	.LCFI25:
 457              		.cfi_def_cfa_offset 16
 458 0004 00AF     		add	r7, sp, #0
 459              	.LCFI26:
 460              		.cfi_def_cfa_register 7
 461 0006 7860     		str	r0, [r7, #4]
 462              		.loc 2 42 0
 463 0008 7B68     		ldr	r3, [r7, #4]
 464 000a 1A68     		ldr	r2, [r3]
 465 000c 8021     		movs	r1, #128
 466 000e 4904     		lsls	r1, r1, #17
 467 0010 0A43     		orrs	r2, r1
 468 0012 1A60     		str	r2, [r3]
 469 0014 7B68     		ldr	r3, [r7, #4]
 470 0016 1800     		movs	r0, r3
 471 0018 BD46     		mov	sp, r7
 472 001a 02B0     		add	sp, sp, #8
 473              		@ sp needed
 474 001c 80BD     		pop	{r7, pc}
 475              		.cfi_endproc
 476              	.LFE64:
 478              		.section	.text._ZN3mcu3RCC14wait_PLL_readyEv,"axG",%progbits,_ZN3mcu3RCC14wait_PLL_readyEv,comdat
 479              		.align	1
 480              		.weak	_ZN3mcu3RCC14wait_PLL_readyEv
 481              		.syntax unified
 482              		.code	16
 483              		.thumb_func
 484              		.fpu softvfp
ARM GAS  /tmp/cc03sYHg.s 			page 21


 486              	_ZN3mcu3RCC14wait_PLL_readyEv:
 487              	.LFB65:
  43:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
 488              		.loc 2 43 0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 8
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492 0000 80B5     		push	{r7, lr}
 493              	.LCFI27:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 7, -8
 496              		.cfi_offset 14, -4
 497 0002 82B0     		sub	sp, sp, #8
 498              	.LCFI28:
 499              		.cfi_def_cfa_offset 16
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI29:
 502              		.cfi_def_cfa_register 7
 503 0006 7860     		str	r0, [r7, #4]
 504              	.L30:
 505              		.loc 2 43 0
 506 0008 7B68     		ldr	r3, [r7, #4]
 507 000a 1B68     		ldr	r3, [r3]
 508 000c 9B01     		lsls	r3, r3, #6
 509 000e DB0F     		lsrs	r3, r3, #31
 510 0010 DBB2     		uxtb	r3, r3
 511 0012 0122     		movs	r2, #1
 512 0014 5340     		eors	r3, r2
 513 0016 DBB2     		uxtb	r3, r3
 514 0018 002B     		cmp	r3, #0
 515 001a 00D0     		beq	.L29
 516 001c F4E7     		b	.L30
 517              	.L29:
 518              		.loc 2 43 0 is_stmt 0 discriminator 1
 519 001e 7B68     		ldr	r3, [r7, #4]
 520 0020 1800     		movs	r0, r3
 521 0022 BD46     		mov	sp, r7
 522 0024 02B0     		add	sp, sp, #8
 523              		@ sp needed
 524 0026 80BD     		pop	{r7, pc}
 525              		.cfi_endproc
 526              	.LFE65:
 528              		.section	.text._ZN3mcu3RCC13get_APB_clockEv,"axG",%progbits,_ZN3mcu3RCC13get_APB_clockEv,comdat
 529              		.align	1
 530              		.weak	_ZN3mcu3RCC13get_APB_clockEv
 531              		.syntax unified
 532              		.code	16
 533              		.thumb_func
 534              		.fpu softvfp
 536              	_ZN3mcu3RCC13get_APB_clockEv:
 537              	.LFB66:
  44:mculib3/src/periph/rcc_f0.h **** 
  45:mculib3/src/periph/rcc_f0.h **** 	size_t get_APB_clock()
 538              		.loc 2 45 0 is_stmt 1
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 16
 541              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc03sYHg.s 			page 22


 542 0000 80B5     		push	{r7, lr}
 543              	.LCFI30:
 544              		.cfi_def_cfa_offset 8
 545              		.cfi_offset 7, -8
 546              		.cfi_offset 14, -4
 547 0002 84B0     		sub	sp, sp, #16
 548              	.LCFI31:
 549              		.cfi_def_cfa_offset 24
 550 0004 00AF     		add	r7, sp, #0
 551              	.LCFI32:
 552              		.cfi_def_cfa_register 7
 553 0006 7860     		str	r0, [r7, #4]
  46:mculib3/src/periph/rcc_f0.h **** 	{
  47:mculib3/src/periph/rcc_f0.h **** 		auto v = CFGR.PPRE;
 554              		.loc 2 47 0
 555 0008 7B68     		ldr	r3, [r7, #4]
 556 000a 5B68     		ldr	r3, [r3, #4]
 557 000c 5B05     		lsls	r3, r3, #21
 558 000e 5B0F     		lsrs	r3, r3, #29
 559 0010 DAB2     		uxtb	r2, r3
 560 0012 0F21     		movs	r1, #15
 561 0014 7B18     		adds	r3, r7, r1
 562 0016 1A70     		strb	r2, [r3]
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 563              		.loc 2 48 0
 564 0018 7B18     		adds	r3, r7, r1
 565 001a 1B78     		ldrb	r3, [r3]
 566 001c 002B     		cmp	r3, #0
 567 001e 16D0     		beq	.L33
 568              		.loc 2 48 0 is_stmt 0 discriminator 1
 569 0020 0F23     		movs	r3, #15
 570 0022 FB18     		adds	r3, r7, r3
 571 0024 1B78     		ldrb	r3, [r3]
 572 0026 042B     		cmp	r3, #4
 573 0028 0FD0     		beq	.L34
 574              		.loc 2 48 0 discriminator 3
 575 002a 0F23     		movs	r3, #15
 576 002c FB18     		adds	r3, r7, r3
 577 002e 1B78     		ldrb	r3, [r3]
 578 0030 052B     		cmp	r3, #5
 579 0032 08D0     		beq	.L35
 580              		.loc 2 48 0 discriminator 5
 581 0034 0F23     		movs	r3, #15
 582 0036 FB18     		adds	r3, r7, r3
 583 0038 1B78     		ldrb	r3, [r3]
 584 003a 062B     		cmp	r3, #6
 585 003c 01D1     		bne	.L36
 586              		.loc 2 48 0 discriminator 7
 587 003e 064B     		ldr	r3, .L42
  49:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv2   ? F_CPU / 2 :
  50:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv4   ? F_CPU / 4 :
  51:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv8   ? F_CPU / 8 :
  52:mculib3/src/periph/rcc_f0.h **** 														  F_CPU / 16;
 588              		.loc 2 52 0 is_stmt 1 discriminator 7
 589 0040 06E0     		b	.L41
 590              	.L36:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
ARM GAS  /tmp/cc03sYHg.s 			page 23


 591              		.loc 2 48 0 discriminator 8
 592 0042 064B     		ldr	r3, .L42+4
 593              		.loc 2 52 0 discriminator 8
 594 0044 04E0     		b	.L41
 595              	.L35:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 596              		.loc 2 48 0 discriminator 6
 597 0046 064B     		ldr	r3, .L42+8
 598              		.loc 2 52 0 discriminator 6
 599 0048 02E0     		b	.L41
 600              	.L34:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 601              		.loc 2 48 0 discriminator 4
 602 004a 064B     		ldr	r3, .L42+12
 603              		.loc 2 52 0 discriminator 4
 604 004c 00E0     		b	.L41
 605              	.L33:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 606              		.loc 2 48 0 discriminator 2
 607 004e 064B     		ldr	r3, .L42+16
 608              	.L41:
  53:mculib3/src/periph/rcc_f0.h **** 	}
 609              		.loc 2 53 0 discriminator 1
 610 0050 1800     		movs	r0, r3
 611 0052 BD46     		mov	sp, r7
 612 0054 04B0     		add	sp, sp, #16
 613              		@ sp needed
 614 0056 80BD     		pop	{r7, pc}
 615              	.L43:
 616              		.align	2
 617              	.L42:
 618 0058 808D5B00 		.word	6000000
 619 005c C0C62D00 		.word	3000000
 620 0060 001BB700 		.word	12000000
 621 0064 00366E01 		.word	24000000
 622 0068 006CDC02 		.word	48000000
 623              		.cfi_endproc
 624              	.LFE66:
 626              		.section	.text._ZN3mcu3RCC5clockENS_6PeriphE,"axG",%progbits,_ZN3mcu3RCC5clockENS_6PeriphE,comdat
 627              		.align	1
 628              		.weak	_ZN3mcu3RCC5clockENS_6PeriphE
 629              		.syntax unified
 630              		.code	16
 631              		.thumb_func
 632              		.fpu softvfp
 634              	_ZN3mcu3RCC5clockENS_6PeriphE:
 635              	.LFB68:
  54:mculib3/src/periph/rcc_f0.h **** 
  55:mculib3/src/periph/rcc_f0.h **** 	template<Periph p> void clock_enable()
  56:mculib3/src/periph/rcc_f0.h **** 	{
  57:mculib3/src/periph/rcc_f0.h **** 		if      constexpr (p == Periph::GPIOA)  AHBENR .IOPAEN  = true;
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
  59:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
  60:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOD)  AHBENR .IOPDEN  = true;
  61:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOF)  AHBENR .IOPFEN  = true;
  62:mculib3/src/periph/rcc_f0.h **** 
  63:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::USART1) APB2ENR.USART1EN  = true;
ARM GAS  /tmp/cc03sYHg.s 			page 24


  64:mculib3/src/periph/rcc_f0.h **** 
  65:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM1)   APB2ENR.TIM1EN  = true;
  66:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM3)   APB1ENR.TIM3EN  = true;
  67:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM14)  APB1ENR.TIM14EN = true;
  68:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM16)  APB2ENR.TIM16EN = true;
  69:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM17)  APB2ENR.TIM17EN = true;
  70:mculib3/src/periph/rcc_f0.h **** 
  71:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1)         AHBENR.DMAEN = true;
  72:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream1) AHBENR.DMAEN = true;
  73:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream2) AHBENR.DMAEN = true;
  74:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream3) AHBENR.DMAEN = true;
  75:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream4) AHBENR.DMAEN = true;
  76:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream5) AHBENR.DMAEN = true;
  77:mculib3/src/periph/rcc_f0.h **** 
  78:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::ADC1)   APB2ENR.ADC1EN = true;
  79:mculib3/src/periph/rcc_f0.h **** 		
  80:mculib3/src/periph/rcc_f0.h ****         else static_assert ( always_false_v<decltype(p)>, " clock_enable");
  81:mculib3/src/periph/rcc_f0.h **** 	}
  82:mculib3/src/periph/rcc_f0.h **** 
  83:mculib3/src/periph/rcc_f0.h **** 	auto clock (Periph p) { return get_APB_clock(); }
 636              		.loc 2 83 0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 8
 639              		@ frame_needed = 1, uses_anonymous_args = 0
 640 0000 80B5     		push	{r7, lr}
 641              	.LCFI33:
 642              		.cfi_def_cfa_offset 8
 643              		.cfi_offset 7, -8
 644              		.cfi_offset 14, -4
 645 0002 82B0     		sub	sp, sp, #8
 646              	.LCFI34:
 647              		.cfi_def_cfa_offset 16
 648 0004 00AF     		add	r7, sp, #0
 649              	.LCFI35:
 650              		.cfi_def_cfa_register 7
 651 0006 7860     		str	r0, [r7, #4]
 652 0008 3960     		str	r1, [r7]
 653              		.loc 2 83 0
 654 000a 7B68     		ldr	r3, [r7, #4]
 655 000c 1800     		movs	r0, r3
 656 000e FFF7FEFF 		bl	_ZN3mcu3RCC13get_APB_clockEv
 657 0012 0300     		movs	r3, r0
 658 0014 1800     		movs	r0, r3
 659 0016 BD46     		mov	sp, r7
 660 0018 02B0     		add	sp, sp, #8
 661              		@ sp needed
 662 001a 80BD     		pop	{r7, pc}
 663              		.cfi_endproc
 664              	.LFE68:
 666              		.section	.text._ZN3mcu5FLASH7is_lockEv,"axG",%progbits,_ZN3mcu5FLASH7is_lockEv,comdat
 667              		.align	1
 668              		.weak	_ZN3mcu5FLASH7is_lockEv
 669              		.syntax unified
 670              		.code	16
 671              		.thumb_func
 672              		.fpu softvfp
 674              	_ZN3mcu5FLASH7is_lockEv:
ARM GAS  /tmp/cc03sYHg.s 			page 25


 675              	.LFB73:
 676              		.file 3 "mculib3/src/periph/flash_f0.h"
   1:mculib3/src/periph/flash_f0.h **** #pragma once
   2:mculib3/src/periph/flash_f0.h **** 
   3:mculib3/src/periph/flash_f0.h **** #include "bits_flash_f0.h"
   4:mculib3/src/periph/flash_f0.h **** 
   5:mculib3/src/periph/flash_f0.h **** namespace mcu {
   6:mculib3/src/periph/flash_f0.h **** 
   7:mculib3/src/periph/flash_f0.h **** class FLASH {
   8:mculib3/src/periph/flash_f0.h **** protected:
   9:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::ACR ACR;      // FLASH access control register, offset: 0x00
  10:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        KEYR;     // FLASH key register,            offset: 0x04
  11:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OPTKEYR;  // FLASH OPT key register,        offset: 0x08
  12:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::SR  SR;       // FLASH status register,         offset: 0x0C
  13:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::CR  CR;       // FLASH control register,        offset: 0x10
  14:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        AR;       // FLASH address register,        offset: 0x14
  15:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        RESERVED; //  Reserved,                             0x18
  16:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OBR;      // FLASH option bytes register,   offset: 0x1C
  17:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        WRPR;     // FLASH option bytes register,   offset: 0x20
  18:mculib3/src/periph/flash_f0.h **** public:
  19:mculib3/src/periph/flash_f0.h ****    using CMSIS_type   = FLASH_TypeDef;
  20:mculib3/src/periph/flash_f0.h ****    using Latency      = FLASH_bits::ACR::Latency;
  21:mculib3/src/periph/flash_f0.h ****    ///   ,    
  22:mculib3/src/periph/flash_f0.h ****    enum Sector { _0, _1, _2, _3, _4, _5, _6, _7, _8, _9,
  23:mculib3/src/periph/flash_f0.h ****                 _10,_11,_12,_13,_14,_15,_16,_17,_18,_19,
  24:mculib3/src/periph/flash_f0.h ****                 _20,_21,_22,_23,_24,_25,_26,_27,_28,_29,
  25:mculib3/src/periph/flash_f0.h ****                 _30,_31
  26:mculib3/src/periph/flash_f0.h ****    };
  27:mculib3/src/periph/flash_f0.h **** 
  28:mculib3/src/periph/flash_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  29:mculib3/src/periph/flash_f0.h **** 
  30:mculib3/src/periph/flash_f0.h ****    FLASH& set (Latency v)            { ACR.LATENCY = v;    return *this; }
  31:mculib3/src/periph/flash_f0.h ****    FLASH& lock()                     { CR.LOCK     = true; return *this; }
  32:mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
 677              		.loc 3 32 0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 8
 680              		@ frame_needed = 1, uses_anonymous_args = 0
 681 0000 80B5     		push	{r7, lr}
 682              	.LCFI36:
 683              		.cfi_def_cfa_offset 8
 684              		.cfi_offset 7, -8
 685              		.cfi_offset 14, -4
 686 0002 82B0     		sub	sp, sp, #8
 687              	.LCFI37:
 688              		.cfi_def_cfa_offset 16
 689 0004 00AF     		add	r7, sp, #0
 690              	.LCFI38:
 691              		.cfi_def_cfa_register 7
 692 0006 7860     		str	r0, [r7, #4]
 693              		.loc 3 32 0
 694 0008 7B68     		ldr	r3, [r7, #4]
 695 000a 1B69     		ldr	r3, [r3, #16]
 696 000c 1B06     		lsls	r3, r3, #24
 697 000e DB0F     		lsrs	r3, r3, #31
 698 0010 DBB2     		uxtb	r3, r3
 699 0012 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 26


 700 0014 BD46     		mov	sp, r7
 701 0016 02B0     		add	sp, sp, #8
 702              		@ sp needed
 703 0018 80BD     		pop	{r7, pc}
 704              		.cfi_endproc
 705              	.LFE73:
 707              		.section	.text._ZN3mcu5FLASH6unlockEv,"ax",%progbits
 708              		.align	1
 709              		.global	_ZN3mcu5FLASH6unlockEv
 710              		.syntax unified
 711              		.code	16
 712              		.thumb_func
 713              		.fpu softvfp
 715              	_ZN3mcu5FLASH6unlockEv:
 716              	.LFB82:
  33:mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
  34:mculib3/src/periph/flash_f0.h ****    FLASH& set_progMode()             { CR.PG       = true; return *this; }
  35:mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
  36:mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
  37:mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
  38:mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
  39:mculib3/src/periph/flash_f0.h **** 
  40:mculib3/src/periph/flash_f0.h ****    template<Sector> FLASH& start_erase();
  41:mculib3/src/periph/flash_f0.h **** 
  42:mculib3/src/periph/flash_f0.h ****    template<Sector s> static constexpr size_t address() { return 0x08000000 + 1024 * s; }
  43:mculib3/src/periph/flash_f0.h ****    template<Sector>   static constexpr size_t size()    { return 1024; }
  44:mculib3/src/periph/flash_f0.h **** };
  45:mculib3/src/periph/flash_f0.h **** 
  46:mculib3/src/periph/flash_f0.h **** 
  47:mculib3/src/periph/flash_f0.h **** #if not defined(USE_MOCK_FLASH)
  48:mculib3/src/periph/flash_f0.h **** template<Periph p> std::enable_if_t<p == Periph::FLASH, FLASH&> make_reference() { return *reinterp
  49:mculib3/src/periph/flash_f0.h **** #endif
  50:mculib3/src/periph/flash_f0.h **** 
  51:mculib3/src/periph/flash_f0.h **** 
  52:mculib3/src/periph/flash_f0.h **** 
  53:mculib3/src/periph/flash_f0.h **** 
  54:mculib3/src/periph/flash_f0.h **** 
  55:mculib3/src/periph/flash_f0.h **** 
  56:mculib3/src/periph/flash_f0.h **** 
  57:mculib3/src/periph/flash_f0.h **** FLASH& FLASH::unlock()
  58:mculib3/src/periph/flash_f0.h **** {
 717              		.loc 3 58 0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 16
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721 0000 80B5     		push	{r7, lr}
 722              	.LCFI39:
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 84B0     		sub	sp, sp, #16
 727              	.LCFI40:
 728              		.cfi_def_cfa_offset 24
 729 0004 00AF     		add	r7, sp, #0
 730              	.LCFI41:
 731              		.cfi_def_cfa_register 7
 732 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 27


  59:mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key1 = 0x45670123;
 733              		.loc 3 59 0
 734 0008 0A4B     		ldr	r3, .L51
 735 000a FB60     		str	r3, [r7, #12]
  60:mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key2 = 0xCDEF89AB;
 736              		.loc 3 60 0
 737 000c 0A4B     		ldr	r3, .L51+4
 738 000e BB60     		str	r3, [r7, #8]
  61:mculib3/src/periph/flash_f0.h ****    if (is_lock()) {
 739              		.loc 3 61 0
 740 0010 7B68     		ldr	r3, [r7, #4]
 741 0012 1800     		movs	r0, r3
 742 0014 FFF7FEFF 		bl	_ZN3mcu5FLASH7is_lockEv
 743 0018 031E     		subs	r3, r0, #0
 744 001a 05D0     		beq	.L49
  62:mculib3/src/periph/flash_f0.h ****       KEYR = Key1;
 745              		.loc 3 62 0
 746 001c 7B68     		ldr	r3, [r7, #4]
 747 001e 054A     		ldr	r2, .L51
 748 0020 5A60     		str	r2, [r3, #4]
  63:mculib3/src/periph/flash_f0.h ****       IF_TEST_WAIT_MS(10);
  64:mculib3/src/periph/flash_f0.h ****       KEYR = Key2;
 749              		.loc 3 64 0
 750 0022 7B68     		ldr	r3, [r7, #4]
 751 0024 044A     		ldr	r2, .L51+4
 752 0026 5A60     		str	r2, [r3, #4]
 753              	.L49:
  65:mculib3/src/periph/flash_f0.h ****    }
  66:mculib3/src/periph/flash_f0.h ****    return *this;
 754              		.loc 3 66 0
 755 0028 7B68     		ldr	r3, [r7, #4]
  67:mculib3/src/periph/flash_f0.h **** }
 756              		.loc 3 67 0
 757 002a 1800     		movs	r0, r3
 758 002c BD46     		mov	sp, r7
 759 002e 04B0     		add	sp, sp, #16
 760              		@ sp needed
 761 0030 80BD     		pop	{r7, pc}
 762              	.L52:
 763 0032 C046     		.align	2
 764              	.L51:
 765 0034 23016745 		.word	1164378403
 766 0038 AB89EFCD 		.word	-839939669
 767              		.cfi_endproc
 768              	.LFE82:
 770              		.section	.text._ZnwjPv,"axG",%progbits,_ZnwjPv,comdat
 771              		.align	1
 772              		.weak	_ZnwjPv
 773              		.syntax unified
 774              		.code	16
 775              		.thumb_func
 776              		.fpu softvfp
 778              	_ZnwjPv:
 779              	.LFB247:
 780              		.file 4 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/n
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // The -*- C++ -*- dynamic memory management header.
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
ARM GAS  /tmp/cc03sYHg.s 			page 28


   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // Copyright (C) 1994-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // This file is part of GCC.
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** //
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // GCC is free software; you can redistribute it and/or modify
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // it under the terms of the GNU General Public License as published by
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // the Free Software Foundation; either version 3, or (at your option)
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // any later version.
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // 
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // GCC is distributed in the hope that it will be useful,
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // GNU General Public License for more details.
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // 
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // Under Section 7 of GPL version 3, you are granted additional
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // permissions described in the GCC Runtime Library Exception, version
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // 3.1, as published by the Free Software Foundation.
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // You should have received a copy of the GNU General Public License and
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // a copy of the GCC Runtime Library Exception along with this program;
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // <http://www.gnu.org/licenses/>.
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** /** @file new
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  This is a Standard C++ Library header.
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  The header @c new defines several functions to manage dynamic memory and
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  handling memory allocation errors; see
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  http://gcc.gnu.org/onlinedocs/libstdc++/18_support/howto.html#4 for more.
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  */
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #ifndef _NEW
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #define _NEW
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #pragma GCC system_header
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #include <bits/c++config.h>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #include <exception>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #pragma GCC visibility push(default)
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** extern "C++" {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** namespace std 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** {
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /**
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  @brief  Exception possibly thrown by @c new.
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  @ingroup exceptions
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  @c bad_alloc (or classes derived from it) is used to report allocation
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  errors from the throwing forms of @c new.  */
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   class bad_alloc : public exception 
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   {
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   public:
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     bad_alloc() throw() { }
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // This declaration is not useless:
ARM GAS  /tmp/cc03sYHg.s 			page 29


  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // http://gcc.gnu.org/onlinedocs/gcc-3.0.2/gcc_6.html#SEC118
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual ~bad_alloc() throw();
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // See comment in eh_exception.cc.
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual const char* what() const throw();
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   };
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cplusplus >= 201103L
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   class bad_array_new_length : public bad_alloc
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   {
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   public:
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     bad_array_new_length() throw() { };
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // This declaration is not useless:
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // http://gcc.gnu.org/onlinedocs/gcc-3.0.2/gcc_6.html#SEC118
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual ~bad_array_new_length() throw();
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     // See comment in eh_exception.cc.
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     virtual const char* what() const throw();
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   };
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_aligned_new
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   enum class align_val_t: size_t {};
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   struct nothrow_t
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   {
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cplusplus >= 201103L
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****     explicit nothrow_t() = default;
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   };
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   extern const nothrow_t nothrow;
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /** If you write your own error handler to be called by @c new, it must
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****    *  be of this type.  */
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   typedef void (*new_handler)();
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /// Takes a replacement handler as the argument, returns the
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /// previous handler.
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   new_handler set_new_handler(new_handler) throw();
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cplusplus >= 201103L
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   /// Return the current new handler.
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   new_handler get_new_handler() noexcept;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** } // namespace std
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** //@{
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** /** These are replaceable signatures:
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - normal single new and delete (no arguments, throw @c bad_alloc on error)
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - normal array new and delete (same)
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - @c nothrow single new and delete (take a @c nothrow argument, return
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *    @c NULL on error)
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  - @c nothrow array new and delete (same)
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *
ARM GAS  /tmp/cc03sYHg.s 			page 30


 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  Placement new and delete signatures (take a memory address argument,
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****  *  does nothing) may not be replaced by a user's program.
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** */
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t) _GLIBCXX_THROW (std::bad_alloc)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t) _GLIBCXX_THROW (std::bad_alloc)
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*) _GLIBCXX_USE_NOEXCEPT
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*) _GLIBCXX_USE_NOEXCEPT
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_sized_deallocation
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::size_t) _GLIBCXX_USE_NOEXCEPT
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::size_t) _GLIBCXX_USE_NOEXCEPT
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_aligned_new
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t, std::align_val_t)
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new(std::size_t, std::align_val_t, const std::nothrow_t&)
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::align_val_t)
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::align_val_t, const std::nothrow_t&)
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t, std::align_val_t)
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   __attribute__((__externally_visible__));
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void* operator new[](std::size_t, std::align_val_t, const std::nothrow_t&)
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::align_val_t)
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::align_val_t, const std::nothrow_t&)
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #if __cpp_sized_deallocation
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete(void*, std::size_t, std::align_val_t)
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** void operator delete[](void*, std::size_t, std::align_val_t)
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new ****   _GLIBCXX_USE_NOEXCEPT __attribute__((__externally_visible__));
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif // __cpp_sized_deallocation
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** #endif // __cpp_aligned_new
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** 
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** // Default placement versions of operator new.
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/new **** { return __p; }
 781              		.loc 4 169 0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 8
 784              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc03sYHg.s 			page 31


 785 0000 80B5     		push	{r7, lr}
 786              	.LCFI42:
 787              		.cfi_def_cfa_offset 8
 788              		.cfi_offset 7, -8
 789              		.cfi_offset 14, -4
 790 0002 82B0     		sub	sp, sp, #8
 791              	.LCFI43:
 792              		.cfi_def_cfa_offset 16
 793 0004 00AF     		add	r7, sp, #0
 794              	.LCFI44:
 795              		.cfi_def_cfa_register 7
 796 0006 7860     		str	r0, [r7, #4]
 797 0008 3960     		str	r1, [r7]
 798              		.loc 4 169 0
 799 000a 3B68     		ldr	r3, [r7]
 800 000c 1800     		movs	r0, r3
 801 000e BD46     		mov	sp, r7
 802 0010 02B0     		add	sp, sp, #8
 803              		@ sp needed
 804 0012 80BD     		pop	{r7, pc}
 805              		.cfi_endproc
 806              	.LFE247:
 808              		.section	.text._ZL20__gthread_key_deletei,"ax",%progbits
 809              		.align	1
 810              		.syntax unified
 811              		.code	16
 812              		.thumb_func
 813              		.fpu softvfp
 815              	_ZL20__gthread_key_deletei:
 816              	.LFB724:
 817              		.file 5 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/a
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Threads compatibility routines for libgcc2 and libobjc.  */
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Compile this one with gcc.  */
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Copyright (C) 1997-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** This file is part of GCC.
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** GCC is free software; you can redistribute it and/or modify it under
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** the terms of the GNU General Public License as published by the Free
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** Software Foundation; either version 3, or (at your option) any later
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** version.
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** GCC is distributed in the hope that it will be useful, but WITHOUT ANY
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** for more details.
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** Under Section 7 of GPL version 3, you are granted additional
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** permissions described in the GCC Runtime Library Exception, version
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 3.1, as published by the Free Software Foundation.
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** You should have received a copy of the GNU General Public License and
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** a copy of the GCC Runtime Library Exception along with this program;
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** <http://www.gnu.org/licenses/>.  */
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #ifndef _GLIBCXX_GCC_GTHR_SINGLE_H
ARM GAS  /tmp/cc03sYHg.s 			page 32


  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define _GLIBCXX_GCC_GTHR_SINGLE_H
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Just provide compatibility for mutex handling.  */
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_key_t;
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_once_t;
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_mutex_t;
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** typedef int __gthread_recursive_mutex_t;
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_ONCE_INIT 0
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_MUTEX_INIT 0
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_MUTEX_INIT_FUNCTION(mx) do {} while (0)
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define __GTHREAD_RECURSIVE_MUTEX_INIT 0
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #define _GLIBCXX_UNUSED __attribute__((__unused__))
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #ifdef _LIBOBJC
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Thread local storage for a single thread */
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static void *thread_local_storage = NULL;
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend initialization functions */
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Initialize the threads subsystem.  */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_init_thread_system (void)
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Close the threads subsystem.  */
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_close_thread_system (void)
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend thread functions */
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Create a new thread of execution.  */
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline objc_thread_t
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_detach (void (* func)(void *), void * arg _GLIBCXX_UNUSED)
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return NULL;
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Set the current thread's priority.  */
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_set_priority (int priority _GLIBCXX_UNUSED)
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 33


  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Return the current thread's priority.  */
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_get_priority (void)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return OBJC_THREAD_INTERACTIVE_PRIORITY;
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Yield our process time to another thread.  */
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline void
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_yield (void)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return;
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Terminate the current thread.  */
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_exit (void)
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support available */
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* Should we really exit the program */
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* exit (&__objc_thread_exit_status); */
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return -1;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Returns an integer value which uniquely describes a thread.  */
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline objc_thread_t
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_id (void)
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* No thread support, use 1.  */
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return (objc_thread_t) 1;
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Sets the thread's local storage pointer.  */
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_set_data (void *value)
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   thread_local_storage = value;
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Returns the thread's local storage pointer.  */
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline void *
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_thread_get_data (void)
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return thread_local_storage;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend mutex functions */
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Allocate a mutex.  */
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_allocate (objc_mutex_t mutex _GLIBCXX_UNUSED)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Deallocate a mutex.  */
ARM GAS  /tmp/cc03sYHg.s 			page 34


 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_deallocate (objc_mutex_t mutex _GLIBCXX_UNUSED)
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Grab a lock on a mutex.  */
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_lock (objc_mutex_t mutex _GLIBCXX_UNUSED)
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* There can only be one thread, so we always get the lock */
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Try to grab a lock on a mutex.  */
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_trylock (objc_mutex_t mutex _GLIBCXX_UNUSED)
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   /* There can only be one thread, so we always get the lock */
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Unlock the mutex */
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_mutex_unlock (objc_mutex_t mutex _GLIBCXX_UNUSED)
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Backend condition mutex functions */
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Allocate a condition.  */
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_allocate (objc_condition_t condition _GLIBCXX_UNUSED)
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Deallocate a condition.  */
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_deallocate (objc_condition_t condition _GLIBCXX_UNUSED)
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Wait on the condition */
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_wait (objc_condition_t condition _GLIBCXX_UNUSED,
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 			       objc_mutex_t mutex _GLIBCXX_UNUSED)
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Wake up all threads waiting on this condition.  */
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_broadcast (objc_condition_t condition _GLIBCXX_UNUSED)
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
ARM GAS  /tmp/cc03sYHg.s 			page 35


 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** /* Wake up one thread waiting on this condition.  */
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_objc_condition_signal (objc_condition_t condition _GLIBCXX_UNUSED)
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** #else /* _LIBOBJC */
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_active_p (void)
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_once (__gthread_once_t *__once _GLIBCXX_UNUSED, void (*__func) (void) _GLIBCXX_UNUSED)
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static inline int _GLIBCXX_UNUSED
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_key_create (__gthread_key_t *__key _GLIBCXX_UNUSED, void (*__func) (void *) _GLIBCXX_UNUS
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** 
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** static int _GLIBCXX_UNUSED
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** __gthread_key_delete (__gthread_key_t __key _GLIBCXX_UNUSED)
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** {
 818              		.loc 5 230 0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 8
 821              		@ frame_needed = 1, uses_anonymous_args = 0
 822 0000 80B5     		push	{r7, lr}
 823              	.LCFI45:
 824              		.cfi_def_cfa_offset 8
 825              		.cfi_offset 7, -8
 826              		.cfi_offset 14, -4
 827 0002 82B0     		sub	sp, sp, #8
 828              	.LCFI46:
 829              		.cfi_def_cfa_offset 16
 830 0004 00AF     		add	r7, sp, #0
 831              	.LCFI47:
 832              		.cfi_def_cfa_register 7
 833 0006 7860     		str	r0, [r7, #4]
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h ****   return 0;
 834              		.loc 5 231 0
 835 0008 0023     		movs	r3, #0
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/arm-none-eabi/thumb/v6-m/bits/gthr-default.h **** }
 836              		.loc 5 232 0
 837 000a 1800     		movs	r0, r3
 838 000c BD46     		mov	sp, r7
 839 000e 02B0     		add	sp, sp, #8
ARM GAS  /tmp/cc03sYHg.s 			page 36


 840              		@ sp needed
 841 0010 80BD     		pop	{r7, pc}
 842              		.cfi_endproc
 843              	.LFE724:
 845              		.section	.text._ZSt3minIjERKT_S2_S2_,"axG",%progbits,_ZSt3minIjERKT_S2_S2_,comdat
 846              		.align	1
 847              		.weak	_ZSt3minIjERKT_S2_S2_
 848              		.syntax unified
 849              		.code	16
 850              		.thumb_func
 851              		.fpu softvfp
 853              	_ZSt3minIjERKT_S2_S2_:
 854              	.LFB1721:
 855              		.file 6 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/b
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Core algorithmic facilities -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Copyright (C) 2001-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** /*
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Copyright (c) 1994
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Hewlett-Packard Company
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Permission to use, copy, modify, distribute and sell this software
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * and its documentation for any purpose is hereby granted without fee,
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * provided that the above copyright notice appear in all copies and
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * that both that copyright notice and this permission notice appear
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * in supporting documentation.  Hewlett-Packard Company makes no
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * representations about the suitability of this software for any
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Copyright (c) 1996-1998
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Silicon Graphics Computer Systems, Inc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * Permission to use, copy, modify, distribute and sell this software
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * and its documentation for any purpose is hereby granted without fee,
ARM GAS  /tmp/cc03sYHg.s 			page 37


  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * provided that the above copyright notice appear in all copies and
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * that both that copyright notice and this permission notice appear
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * in supporting documentation.  Silicon Graphics makes no
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * representations about the suitability of this software for any
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  * purpose.  It is provided "as is" without express or implied warranty.
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  */
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** /** @file bits/stl_algobase.h
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *  This is an internal header file, included by other library headers.
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  *  Do not attempt to use it directly. @headername{algorithm}
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****  */
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #ifndef _STL_ALGOBASE_H
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #define _STL_ALGOBASE_H 1
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/c++config.h>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/functexcept.h>
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/cpp_type_traits.h>
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <ext/type_traits.h>
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <ext/numeric_traits.h>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_pair.h>
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator_base_types.h>
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator_base_funcs.h>
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/stl_iterator.h>
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/concept_check.h>
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <debug/debug.h>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/move.h> // For std::swap and _GLIBCXX_MOVE
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #include <bits/predefined_ops.h>
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** namespace std _GLIBCXX_VISIBILITY(default)
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** {
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus < 201103L
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // See http://gcc.gnu.org/ml/libstdc++/2004-08/msg00167.html: in a
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // nutshell, we are partially implementing the resolution of DR 187,
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   // when it's safe, i.e., the value_types are equal.
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<bool _BoolType>
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __iter_swap
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _ForwardIterator1, typename _ForwardIterator2>
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static void
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           typedef typename iterator_traits<_ForwardIterator1>::value_type
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****             _ValueType1;
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           _ValueType1 __tmp = _GLIBCXX_MOVE(*__a);
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           *__a = _GLIBCXX_MOVE(*__b);
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           *__b = _GLIBCXX_MOVE(__tmp);
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	}
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     struct __iter_swap<true>
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       template<typename _ForwardIterator1, typename _ForwardIterator2>
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         static void 
ARM GAS  /tmp/cc03sYHg.s 			page 38


 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         {
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****           swap(*__a, *__b);
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****         }
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     };
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Swaps the contents of two iterators.
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  An iterator.
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another iterator.
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   Nothing.
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This function swaps the values pointed to by two iterators, not the
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  iterators themselves.
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline void
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator1>)
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator2>)
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #if __cplusplus < 201103L
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator1>::value_type
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ValueType1;
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator2>::value_type
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ValueType2;
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<_ValueType1,
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ValueType2>)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_ConvertibleConcept<_ValueType2,
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ValueType1>)
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator1>::reference
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ReferenceType1;
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       typedef typename iterator_traits<_ForwardIterator2>::reference
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	_ReferenceType2;
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       std::__iter_swap<__are_same<_ValueType1, _ValueType2>::__value
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	&& __are_same<_ValueType1&, _ReferenceType1>::__value
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	&& __are_same<_ValueType2&, _ReferenceType2>::__value>::
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	iter_swap(__a, __b);
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #else
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       swap(*__a, *__b);
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** #endif
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief Swap the elements of two sequences.
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup mutating_algorithms
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first1  A forward iterator.
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __last1   A forward iterator.
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __first2  A forward iterator.
ARM GAS  /tmp/cc03sYHg.s 			page 39


 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   An iterator equal to @p first2+(last1-first1).
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  Swaps each element in the range @p [first1,last1) with the
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  corresponding element in the range @p [first2,(last1-first1)).
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  The ranges must not overlap.
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _ForwardIterator1, typename _ForwardIterator2>
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _ForwardIterator2
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     swap_ranges(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 		_ForwardIterator2 __first2)
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator1>)
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_Mutable_ForwardIteratorConcept<
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 				  _ForwardIterator2>)
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_requires_valid_range(__first1, __last1);
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       for (; __first1 != __last1; ++__first1, (void)++__first2)
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	std::iter_swap(__first1, __first2);
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __first2;
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   /**
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @brief This does what you think it does.
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @ingroup sorting_algorithms
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __a  A thing of arbitrary type.
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @param  __b  Another thing of arbitrary type.
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  @return   The lesser of the parameters.
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  This is the simple classic generic implementation.  It will work on
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  temporary expressions, since they are only evaluated once, unlike a
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****    *  preprocessor macro.
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   */
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****   template<typename _Tp>
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     _GLIBCXX14_CONSTEXPR
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     inline const _Tp&
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     min(const _Tp& __a, const _Tp& __b)
 856              		.loc 6 195 0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 8
 859              		@ frame_needed = 1, uses_anonymous_args = 0
 860 0000 80B5     		push	{r7, lr}
 861              	.LCFI48:
 862              		.cfi_def_cfa_offset 8
 863              		.cfi_offset 7, -8
 864              		.cfi_offset 14, -4
 865 0002 82B0     		sub	sp, sp, #8
 866              	.LCFI49:
 867              		.cfi_def_cfa_offset 16
 868 0004 00AF     		add	r7, sp, #0
 869              	.LCFI50:
 870              		.cfi_def_cfa_register 7
 871 0006 7860     		str	r0, [r7, #4]
 872 0008 3960     		str	r1, [r7]
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     {
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       // concept requirements
ARM GAS  /tmp/cc03sYHg.s 			page 40


 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       //return __b < __a ? __b : __a;
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       if (__b < __a)
 873              		.loc 6 200 0
 874 000a 3B68     		ldr	r3, [r7]
 875 000c 1A68     		ldr	r2, [r3]
 876 000e 7B68     		ldr	r3, [r7, #4]
 877 0010 1B68     		ldr	r3, [r3]
 878 0012 9A42     		cmp	r2, r3
 879 0014 01D2     		bcs	.L58
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h **** 	return __b;
 880              		.loc 6 201 0
 881 0016 3B68     		ldr	r3, [r7]
 882 0018 00E0     		b	.L59
 883              	.L58:
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****       return __a;
 884              		.loc 6 202 0
 885 001a 7B68     		ldr	r3, [r7, #4]
 886              	.L59:
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/stl_algobase.h ****     }
 887              		.loc 6 203 0
 888 001c 1800     		movs	r0, r3
 889 001e BD46     		mov	sp, r7
 890 0020 02B0     		add	sp, sp, #8
 891              		@ sp needed
 892 0022 80BD     		pop	{r7, pc}
 893              		.cfi_endproc
 894              	.LFE1721:
 896              		.section	.text._ZN9Publisher9subscribeER10Subscriber,"axG",%progbits,_ZN9Publisher9subscribeER10Su
 897              		.align	1
 898              		.weak	_ZN9Publisher9subscribeER10Subscriber
 899              		.syntax unified
 900              		.code	16
 901              		.thumb_func
 902              		.fpu softvfp
 904              	_ZN9Publisher9subscribeER10Subscriber:
 905              	.LFB2927:
 906              		.file 7 "mculib3/src/subscriber.h"
   1:mculib3/src/subscriber.h **** #pragma once
   2:mculib3/src/subscriber.h **** 
   3:mculib3/src/subscriber.h **** #pragma once
   4:mculib3/src/subscriber.h **** 
   5:mculib3/src/subscriber.h **** #include "list.h"
   6:mculib3/src/subscriber.h **** 
   7:mculib3/src/subscriber.h **** struct Subscriber : Listable<Subscriber> {
   8:mculib3/src/subscriber.h ****    virtual void notify() = 0;
   9:mculib3/src/subscriber.h **** };
  10:mculib3/src/subscriber.h **** 
  11:mculib3/src/subscriber.h **** struct Publisher : private List<Subscriber>
  12:mculib3/src/subscriber.h **** {
  13:mculib3/src/subscriber.h ****    void clear(){clear_subscribe();}
  14:mculib3/src/subscriber.h ****    void subscribe  (Subscriber& v) { push_back(v); }
 907              		.loc 7 14 0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 8
 910              		@ frame_needed = 1, uses_anonymous_args = 0
 911 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 41


 912              	.LCFI51:
 913              		.cfi_def_cfa_offset 8
 914              		.cfi_offset 7, -8
 915              		.cfi_offset 14, -4
 916 0002 82B0     		sub	sp, sp, #8
 917              	.LCFI52:
 918              		.cfi_def_cfa_offset 16
 919 0004 00AF     		add	r7, sp, #0
 920              	.LCFI53:
 921              		.cfi_def_cfa_register 7
 922 0006 7860     		str	r0, [r7, #4]
 923 0008 3960     		str	r1, [r7]
 924              		.loc 7 14 0
 925 000a 7B68     		ldr	r3, [r7, #4]
 926 000c 3A68     		ldr	r2, [r7]
 927 000e 1100     		movs	r1, r2
 928 0010 1800     		movs	r0, r3
 929 0012 FFF7FEFF 		bl	_ZN4ListI10SubscriberE9push_backERS0_
 930 0016 C046     		nop
 931 0018 BD46     		mov	sp, r7
 932 001a 02B0     		add	sp, sp, #8
 933              		@ sp needed
 934 001c 80BD     		pop	{r7, pc}
 935              		.cfi_endproc
 936              	.LFE2927:
 938              		.section	.text._ZN9Publisher11unsubscribeER10Subscriber,"axG",%progbits,_ZN9Publisher11unsubscribe
 939              		.align	1
 940              		.weak	_ZN9Publisher11unsubscribeER10Subscriber
 941              		.syntax unified
 942              		.code	16
 943              		.thumb_func
 944              		.fpu softvfp
 946              	_ZN9Publisher11unsubscribeER10Subscriber:
 947              	.LFB2928:
  15:mculib3/src/subscriber.h ****    void unsubscribe(Subscriber& v) { remove(v);    }
 948              		.loc 7 15 0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 8
 951              		@ frame_needed = 1, uses_anonymous_args = 0
 952 0000 80B5     		push	{r7, lr}
 953              	.LCFI54:
 954              		.cfi_def_cfa_offset 8
 955              		.cfi_offset 7, -8
 956              		.cfi_offset 14, -4
 957 0002 82B0     		sub	sp, sp, #8
 958              	.LCFI55:
 959              		.cfi_def_cfa_offset 16
 960 0004 00AF     		add	r7, sp, #0
 961              	.LCFI56:
 962              		.cfi_def_cfa_register 7
 963 0006 7860     		str	r0, [r7, #4]
 964 0008 3960     		str	r1, [r7]
 965              		.loc 7 15 0
 966 000a 7B68     		ldr	r3, [r7, #4]
 967 000c 3A68     		ldr	r2, [r7]
 968 000e 1100     		movs	r1, r2
 969 0010 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 42


 970 0012 FFF7FEFF 		bl	_ZN4ListI10SubscriberE6removeERS0_
 971 0016 C046     		nop
 972 0018 BD46     		mov	sp, r7
 973 001a 02B0     		add	sp, sp, #8
 974              		@ sp needed
 975 001c 80BD     		pop	{r7, pc}
 976              		.cfi_endproc
 977              	.LFE2928:
 979              		.section	.text._ZN9Publisher6notifyEv,"axG",%progbits,_ZN9Publisher6notifyEv,comdat
 980              		.align	1
 981              		.weak	_ZN9Publisher6notifyEv
 982              		.syntax unified
 983              		.code	16
 984              		.thumb_func
 985              		.fpu softvfp
 987              	_ZN9Publisher6notifyEv:
 988              	.LFB2929:
  16:mculib3/src/subscriber.h ****    // ,     subscriber  *this
  17:mculib3/src/subscriber.h ****    void notify() {
 989              		.loc 7 17 0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 24
 992              		@ frame_needed = 1, uses_anonymous_args = 0
 993 0000 90B5     		push	{r4, r7, lr}
 994              	.LCFI57:
 995              		.cfi_def_cfa_offset 12
 996              		.cfi_offset 4, -12
 997              		.cfi_offset 7, -8
 998              		.cfi_offset 14, -4
 999 0002 87B0     		sub	sp, sp, #28
 1000              	.LCFI58:
 1001              		.cfi_def_cfa_offset 40
 1002 0004 00AF     		add	r7, sp, #0
 1003              	.LCFI59:
 1004              		.cfi_def_cfa_register 7
 1005 0006 7860     		str	r0, [r7, #4]
 1006              	.LBB5:
  18:mculib3/src/subscriber.h ****       for (auto& subscriber : *this)
 1007              		.loc 7 18 0
 1008 0008 7B68     		ldr	r3, [r7, #4]
 1009 000a 7B61     		str	r3, [r7, #20]
 1010 000c 7B69     		ldr	r3, [r7, #20]
 1011 000e 1800     		movs	r0, r3
 1012 0010 FFF7FEFF 		bl	_ZN4ListI10SubscriberE5beginEv
 1013 0014 0300     		movs	r3, r0
 1014 0016 FB60     		str	r3, [r7, #12]
 1015 0018 7B69     		ldr	r3, [r7, #20]
 1016 001a 1800     		movs	r0, r3
 1017 001c FFF7FEFF 		bl	_ZN4ListI10SubscriberE3endEv
 1018 0020 0300     		movs	r3, r0
 1019 0022 BB60     		str	r3, [r7, #8]
 1020              	.L64:
 1021              		.loc 7 18 0 is_stmt 0 discriminator 3
 1022 0024 0823     		movs	r3, #8
 1023 0026 FA18     		adds	r2, r7, r3
 1024 0028 0C23     		movs	r3, #12
 1025 002a FB18     		adds	r3, r7, r3
ARM GAS  /tmp/cc03sYHg.s 			page 43


 1026 002c 1100     		movs	r1, r2
 1027 002e 1800     		movs	r0, r3
 1028 0030 FFF7FEFF 		bl	_ZNK4ListI10SubscriberE8IteratorneERKS2_
 1029 0034 031E     		subs	r3, r0, #0
 1030 0036 11D0     		beq	.L65
 1031              		.loc 7 18 0 discriminator 2
 1032 0038 0C24     		movs	r4, #12
 1033 003a 3B19     		adds	r3, r7, r4
 1034 003c 1800     		movs	r0, r3
 1035 003e FFF7FEFF 		bl	_ZNK4ListI10SubscriberE8IteratordeEv
 1036 0042 0300     		movs	r3, r0
 1037 0044 3B61     		str	r3, [r7, #16]
  19:mculib3/src/subscriber.h ****          subscriber.notify();
 1038              		.loc 7 19 0 is_stmt 1 discriminator 2
 1039 0046 3B69     		ldr	r3, [r7, #16]
 1040 0048 1B68     		ldr	r3, [r3]
 1041 004a 1B68     		ldr	r3, [r3]
 1042 004c 3A69     		ldr	r2, [r7, #16]
 1043 004e 1000     		movs	r0, r2
 1044 0050 9847     		blx	r3
 1045              	.LVL0:
  18:mculib3/src/subscriber.h ****       for (auto& subscriber : *this)
 1046              		.loc 7 18 0 discriminator 2
 1047 0052 3B19     		adds	r3, r7, r4
 1048 0054 1800     		movs	r0, r3
 1049 0056 FFF7FEFF 		bl	_ZN4ListI10SubscriberE8IteratorppEv
 1050 005a E3E7     		b	.L64
 1051              	.L65:
 1052              	.LBE5:
  20:mculib3/src/subscriber.h ****       }
 1053              		.loc 7 20 0
 1054 005c C046     		nop
 1055 005e BD46     		mov	sp, r7
 1056 0060 07B0     		add	sp, sp, #28
 1057              		@ sp needed
 1058 0062 90BD     		pop	{r4, r7, pc}
 1059              		.cfi_endproc
 1060              	.LFE2929:
 1062              		.section	.text._ZN3mcu7SysTick4loadEm,"axG",%progbits,_ZN3mcu7SysTick4loadEm,comdat
 1063              		.align	1
 1064              		.weak	_ZN3mcu7SysTick4loadEm
 1065              		.syntax unified
 1066              		.code	16
 1067              		.thumb_func
 1068              		.fpu softvfp
 1070              	_ZN3mcu7SysTick4loadEm:
 1071              	.LFB2930:
 1072              		.file 8 "mculib3/src/periph/systick.h"
   1:mculib3/src/periph/systick.h **** #pragma once
   2:mculib3/src/periph/systick.h **** #define PERIPH_SYSTICK_H_
   3:mculib3/src/periph/systick.h **** 
   4:mculib3/src/periph/systick.h **** #include "periph.h"
   5:mculib3/src/periph/systick.h **** #include "bits_systick_f0_f4.h"
   6:mculib3/src/periph/systick.h **** 
   7:mculib3/src/periph/systick.h **** 
   8:mculib3/src/periph/systick.h **** 
   9:mculib3/src/periph/systick.h **** namespace mcu {
ARM GAS  /tmp/cc03sYHg.s 			page 44


  10:mculib3/src/periph/systick.h **** 
  11:mculib3/src/periph/systick.h **** 
  12:mculib3/src/periph/systick.h **** class SysTick {
  13:mculib3/src/periph/systick.h **** protected:
  14:mculib3/src/periph/systick.h ****    volatile SysTick_bits::CTRL     CTRL;  // Offset: 0x000 (R/W)  SysTick Control and Status Regist
  15:mculib3/src/periph/systick.h ****    volatile uint32_t               LOAD;  // Offset: 0x004 (R/W)  SysTick Reload Value Register
  16:mculib3/src/periph/systick.h ****    volatile uint32_t               VAL;   // Offset: 0x008 (R/W)  SysTick Current Value Register
  17:mculib3/src/periph/systick.h ****    volatile SysTick_bits::CALIB    CALIB; // Offset: 0x00C (R/ )  SysTick Calibration Register
  18:mculib3/src/periph/systick.h **** public:
  19:mculib3/src/periph/systick.h ****    using Clock = SysTick_bits::CTRL::Clock;
  20:mculib3/src/periph/systick.h ****    
  21:mculib3/src/periph/systick.h ****    void load (uint32_t v)   { LOAD = v; }
 1073              		.loc 8 21 0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 8
 1076              		@ frame_needed = 1, uses_anonymous_args = 0
 1077 0000 80B5     		push	{r7, lr}
 1078              	.LCFI60:
 1079              		.cfi_def_cfa_offset 8
 1080              		.cfi_offset 7, -8
 1081              		.cfi_offset 14, -4
 1082 0002 82B0     		sub	sp, sp, #8
 1083              	.LCFI61:
 1084              		.cfi_def_cfa_offset 16
 1085 0004 00AF     		add	r7, sp, #0
 1086              	.LCFI62:
 1087              		.cfi_def_cfa_register 7
 1088 0006 7860     		str	r0, [r7, #4]
 1089 0008 3960     		str	r1, [r7]
 1090              		.loc 8 21 0
 1091 000a 7B68     		ldr	r3, [r7, #4]
 1092 000c 3A68     		ldr	r2, [r7]
 1093 000e 5A60     		str	r2, [r3, #4]
 1094 0010 C046     		nop
 1095 0012 BD46     		mov	sp, r7
 1096 0014 02B0     		add	sp, sp, #8
 1097              		@ sp needed
 1098 0016 80BD     		pop	{r7, pc}
 1099              		.cfi_endproc
 1100              	.LFE2930:
 1102              		.section	.text._ZN3mcu7SysTick5clearEv,"axG",%progbits,_ZN3mcu7SysTick5clearEv,comdat
 1103              		.align	1
 1104              		.weak	_ZN3mcu7SysTick5clearEv
 1105              		.syntax unified
 1106              		.code	16
 1107              		.thumb_func
 1108              		.fpu softvfp
 1110              	_ZN3mcu7SysTick5clearEv:
 1111              	.LFB2931:
  22:mculib3/src/periph/systick.h ****    void clear()             { VAL = 0; }
 1112              		.loc 8 22 0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 8
 1115              		@ frame_needed = 1, uses_anonymous_args = 0
 1116 0000 80B5     		push	{r7, lr}
 1117              	.LCFI63:
 1118              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 45


 1119              		.cfi_offset 7, -8
 1120              		.cfi_offset 14, -4
 1121 0002 82B0     		sub	sp, sp, #8
 1122              	.LCFI64:
 1123              		.cfi_def_cfa_offset 16
 1124 0004 00AF     		add	r7, sp, #0
 1125              	.LCFI65:
 1126              		.cfi_def_cfa_register 7
 1127 0006 7860     		str	r0, [r7, #4]
 1128              		.loc 8 22 0
 1129 0008 7B68     		ldr	r3, [r7, #4]
 1130 000a 0022     		movs	r2, #0
 1131 000c 9A60     		str	r2, [r3, #8]
 1132 000e C046     		nop
 1133 0010 BD46     		mov	sp, r7
 1134 0012 02B0     		add	sp, sp, #8
 1135              		@ sp needed
 1136 0014 80BD     		pop	{r7, pc}
 1137              		.cfi_endproc
 1138              	.LFE2931:
 1140              		.section	.text._ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE,"axG",%progbits,_ZN3mcu7Sys
 1141              		.align	1
 1142              		.weak	_ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE
 1143              		.syntax unified
 1144              		.code	16
 1145              		.thumb_func
 1146              		.fpu softvfp
 1148              	_ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE:
 1149              	.LFB2932:
  23:mculib3/src/periph/systick.h ****    void setSource (Clock v) { CTRL.CLKSOURCE = v; }
 1150              		.loc 8 23 0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 8
 1153              		@ frame_needed = 1, uses_anonymous_args = 0
 1154 0000 80B5     		push	{r7, lr}
 1155              	.LCFI66:
 1156              		.cfi_def_cfa_offset 8
 1157              		.cfi_offset 7, -8
 1158              		.cfi_offset 14, -4
 1159 0002 82B0     		sub	sp, sp, #8
 1160              	.LCFI67:
 1161              		.cfi_def_cfa_offset 16
 1162 0004 00AF     		add	r7, sp, #0
 1163              	.LCFI68:
 1164              		.cfi_def_cfa_register 7
 1165 0006 7860     		str	r0, [r7, #4]
 1166 0008 0A00     		movs	r2, r1
 1167 000a FB1C     		adds	r3, r7, #3
 1168 000c 1A70     		strb	r2, [r3]
 1169              		.loc 8 23 0
 1170 000e FB1C     		adds	r3, r7, #3
 1171 0010 1B78     		ldrb	r3, [r3]
 1172 0012 0122     		movs	r2, #1
 1173 0014 1340     		ands	r3, r2
 1174 0016 DAB2     		uxtb	r2, r3
 1175 0018 7B68     		ldr	r3, [r7, #4]
 1176 001a 0121     		movs	r1, #1
ARM GAS  /tmp/cc03sYHg.s 			page 46


 1177 001c 0A40     		ands	r2, r1
 1178 001e 9200     		lsls	r2, r2, #2
 1179 0020 1968     		ldr	r1, [r3]
 1180 0022 0420     		movs	r0, #4
 1181 0024 8143     		bics	r1, r0
 1182 0026 0A43     		orrs	r2, r1
 1183 0028 1A60     		str	r2, [r3]
 1184 002a C046     		nop
 1185 002c BD46     		mov	sp, r7
 1186 002e 02B0     		add	sp, sp, #8
 1187              		@ sp needed
 1188 0030 80BD     		pop	{r7, pc}
 1189              		.cfi_endproc
 1190              	.LFE2932:
 1192              		.section	.text._ZN3mcu7SysTick15enableInterruptEv,"axG",%progbits,_ZN3mcu7SysTick15enableInterrupt
 1193              		.align	1
 1194              		.weak	_ZN3mcu7SysTick15enableInterruptEv
 1195              		.syntax unified
 1196              		.code	16
 1197              		.thumb_func
 1198              		.fpu softvfp
 1200              	_ZN3mcu7SysTick15enableInterruptEv:
 1201              	.LFB2933:
  24:mculib3/src/periph/systick.h ****    void enableInterrupt()   { CTRL.TICKINT = true; }
 1202              		.loc 8 24 0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 8
 1205              		@ frame_needed = 1, uses_anonymous_args = 0
 1206 0000 80B5     		push	{r7, lr}
 1207              	.LCFI69:
 1208              		.cfi_def_cfa_offset 8
 1209              		.cfi_offset 7, -8
 1210              		.cfi_offset 14, -4
 1211 0002 82B0     		sub	sp, sp, #8
 1212              	.LCFI70:
 1213              		.cfi_def_cfa_offset 16
 1214 0004 00AF     		add	r7, sp, #0
 1215              	.LCFI71:
 1216              		.cfi_def_cfa_register 7
 1217 0006 7860     		str	r0, [r7, #4]
 1218              		.loc 8 24 0
 1219 0008 7B68     		ldr	r3, [r7, #4]
 1220 000a 1A68     		ldr	r2, [r3]
 1221 000c 0221     		movs	r1, #2
 1222 000e 0A43     		orrs	r2, r1
 1223 0010 1A60     		str	r2, [r3]
 1224 0012 C046     		nop
 1225 0014 BD46     		mov	sp, r7
 1226 0016 02B0     		add	sp, sp, #8
 1227              		@ sp needed
 1228 0018 80BD     		pop	{r7, pc}
 1229              		.cfi_endproc
 1230              	.LFE2933:
 1232              		.section	.text._ZN3mcu7SysTick6enableEv,"axG",%progbits,_ZN3mcu7SysTick6enableEv,comdat
 1233              		.align	1
 1234              		.weak	_ZN3mcu7SysTick6enableEv
 1235              		.syntax unified
ARM GAS  /tmp/cc03sYHg.s 			page 47


 1236              		.code	16
 1237              		.thumb_func
 1238              		.fpu softvfp
 1240              	_ZN3mcu7SysTick6enableEv:
 1241              	.LFB2934:
  25:mculib3/src/periph/systick.h ****    void enable()            { CTRL.ENABLE = true; }
 1242              		.loc 8 25 0
 1243              		.cfi_startproc
 1244              		@ args = 0, pretend = 0, frame = 8
 1245              		@ frame_needed = 1, uses_anonymous_args = 0
 1246 0000 80B5     		push	{r7, lr}
 1247              	.LCFI72:
 1248              		.cfi_def_cfa_offset 8
 1249              		.cfi_offset 7, -8
 1250              		.cfi_offset 14, -4
 1251 0002 82B0     		sub	sp, sp, #8
 1252              	.LCFI73:
 1253              		.cfi_def_cfa_offset 16
 1254 0004 00AF     		add	r7, sp, #0
 1255              	.LCFI74:
 1256              		.cfi_def_cfa_register 7
 1257 0006 7860     		str	r0, [r7, #4]
 1258              		.loc 8 25 0
 1259 0008 7B68     		ldr	r3, [r7, #4]
 1260 000a 1A68     		ldr	r2, [r3]
 1261 000c 0121     		movs	r1, #1
 1262 000e 0A43     		orrs	r2, r1
 1263 0010 1A60     		str	r2, [r3]
 1264 0012 C046     		nop
 1265 0014 BD46     		mov	sp, r7
 1266 0016 02B0     		add	sp, sp, #8
 1267              		@ sp needed
 1268 0018 80BD     		pop	{r7, pc}
 1269              		.cfi_endproc
 1270              	.LFE2934:
 1272              		.section	.text._ZN4ListI10SubscriberEC2Ev,"axG",%progbits,_ZN4ListI10SubscriberEC5Ev,comdat
 1273              		.align	1
 1274              		.weak	_ZN4ListI10SubscriberEC2Ev
 1275              		.syntax unified
 1276              		.code	16
 1277              		.thumb_func
 1278              		.fpu softvfp
 1280              	_ZN4ListI10SubscriberEC2Ev:
 1281              	.LFB2942:
 1282              		.file 9 "mculib3/src/list.h"
   1:mculib3/src/list.h **** #pragma once
   2:mculib3/src/list.h **** 
   3:mculib3/src/list.h **** #include <algorithm>
   4:mculib3/src/list.h **** 
   5:mculib3/src/list.h **** 
   6:mculib3/src/list.h **** template<class T> struct Listable
   7:mculib3/src/list.h **** {
   8:mculib3/src/list.h ****    T* prev {nullptr};
   9:mculib3/src/list.h ****    T* next {nullptr};
  10:mculib3/src/list.h **** };
  11:mculib3/src/list.h **** 
  12:mculib3/src/list.h **** template<class T> class List
ARM GAS  /tmp/cc03sYHg.s 			page 48


 1283              		.loc 9 12 0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 8
 1286              		@ frame_needed = 1, uses_anonymous_args = 0
 1287 0000 80B5     		push	{r7, lr}
 1288              	.LCFI75:
 1289              		.cfi_def_cfa_offset 8
 1290              		.cfi_offset 7, -8
 1291              		.cfi_offset 14, -4
 1292 0002 82B0     		sub	sp, sp, #8
 1293              	.LCFI76:
 1294              		.cfi_def_cfa_offset 16
 1295 0004 00AF     		add	r7, sp, #0
 1296              	.LCFI77:
 1297              		.cfi_def_cfa_register 7
 1298 0006 7860     		str	r0, [r7, #4]
 1299              	.LBB6:
 1300              		.loc 9 12 0
 1301 0008 7B68     		ldr	r3, [r7, #4]
 1302 000a 0022     		movs	r2, #0
 1303 000c 1A60     		str	r2, [r3]
 1304 000e 7B68     		ldr	r3, [r7, #4]
 1305 0010 0022     		movs	r2, #0
 1306 0012 5A60     		str	r2, [r3, #4]
 1307              	.LBE6:
 1308 0014 7B68     		ldr	r3, [r7, #4]
 1309 0016 1800     		movs	r0, r3
 1310 0018 BD46     		mov	sp, r7
 1311 001a 02B0     		add	sp, sp, #8
 1312              		@ sp needed
 1313 001c 80BD     		pop	{r7, pc}
 1314              		.cfi_endproc
 1315              	.LFE2942:
 1317              		.weak	_ZN4ListI10SubscriberEC1Ev
 1318              		.thumb_set _ZN4ListI10SubscriberEC1Ev,_ZN4ListI10SubscriberEC2Ev
 1319              		.section	.text._ZN9PublisherC2Ev,"axG",%progbits,_ZN9PublisherC5Ev,comdat
 1320              		.align	1
 1321              		.weak	_ZN9PublisherC2Ev
 1322              		.syntax unified
 1323              		.code	16
 1324              		.thumb_func
 1325              		.fpu softvfp
 1327              	_ZN9PublisherC2Ev:
 1328              	.LFB2944:
  11:mculib3/src/subscriber.h **** {
 1329              		.loc 7 11 0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 8
 1332              		@ frame_needed = 1, uses_anonymous_args = 0
 1333 0000 80B5     		push	{r7, lr}
 1334              	.LCFI78:
 1335              		.cfi_def_cfa_offset 8
 1336              		.cfi_offset 7, -8
 1337              		.cfi_offset 14, -4
 1338 0002 82B0     		sub	sp, sp, #8
 1339              	.LCFI79:
 1340              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc03sYHg.s 			page 49


 1341 0004 00AF     		add	r7, sp, #0
 1342              	.LCFI80:
 1343              		.cfi_def_cfa_register 7
 1344 0006 7860     		str	r0, [r7, #4]
 1345              	.LBB7:
  11:mculib3/src/subscriber.h **** {
 1346              		.loc 7 11 0
 1347 0008 7B68     		ldr	r3, [r7, #4]
 1348 000a 1800     		movs	r0, r3
 1349 000c FFF7FEFF 		bl	_ZN4ListI10SubscriberEC2Ev
 1350              	.LBE7:
 1351 0010 7B68     		ldr	r3, [r7, #4]
 1352 0012 1800     		movs	r0, r3
 1353 0014 BD46     		mov	sp, r7
 1354 0016 02B0     		add	sp, sp, #8
 1355              		@ sp needed
 1356 0018 80BD     		pop	{r7, pc}
 1357              		.cfi_endproc
 1358              	.LFE2944:
 1360              		.weak	_ZN9PublisherC1Ev
 1361              		.thumb_set _ZN9PublisherC1Ev,_ZN9PublisherC2Ev
 1362              		.section	.text._ZN11TickUpdaterC2Ev,"axG",%progbits,_ZN11TickUpdaterC5Ev,comdat
 1363              		.align	1
 1364              		.weak	_ZN11TickUpdaterC2Ev
 1365              		.syntax unified
 1366              		.code	16
 1367              		.thumb_func
 1368              		.fpu softvfp
 1370              	_ZN11TickUpdaterC2Ev:
 1371              	.LFB2946:
 1372              		.file 10 "mculib3/src/timers.h"
   1:mculib3/src/timers.h **** #pragma once
   2:mculib3/src/timers.h **** 
   3:mculib3/src/timers.h **** #include <cstdint>
   4:mculib3/src/timers.h **** #include "subscriber.h"
   5:mculib3/src/timers.h **** #include "systick.h"
   6:mculib3/src/timers.h **** #ifdef USE_MOCK_SYSTICK
   7:mculib3/src/timers.h **** using mock::SysTick;
   8:mculib3/src/timers.h **** #else
   9:mculib3/src/timers.h **** using mcu::SysTick;
  10:mculib3/src/timers.h **** #endif
  11:mculib3/src/timers.h **** 
  12:mculib3/src/timers.h **** 
  13:mculib3/src/timers.h **** 
  14:mculib3/src/timers.h **** 
  15:mculib3/src/timers.h **** 
  16:mculib3/src/timers.h **** struct TickUpdater : Publisher
  17:mculib3/src/timers.h **** {
  18:mculib3/src/timers.h **** // #if not defined(TEST) 
  19:mculib3/src/timers.h ****    TickUpdater() { mcu::make_reference<mcu::Periph::SysTick>().initInterrupt<1>(); }
 1373              		.loc 10 19 0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 8
 1376              		@ frame_needed = 1, uses_anonymous_args = 0
 1377 0000 80B5     		push	{r7, lr}
 1378              	.LCFI81:
 1379              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 50


 1380              		.cfi_offset 7, -8
 1381              		.cfi_offset 14, -4
 1382 0002 82B0     		sub	sp, sp, #8
 1383              	.LCFI82:
 1384              		.cfi_def_cfa_offset 16
 1385 0004 00AF     		add	r7, sp, #0
 1386              	.LCFI83:
 1387              		.cfi_def_cfa_register 7
 1388 0006 7860     		str	r0, [r7, #4]
 1389              	.LBB8:
 1390              		.loc 10 19 0
 1391 0008 7B68     		ldr	r3, [r7, #4]
 1392 000a 1800     		movs	r0, r3
 1393 000c FFF7FEFF 		bl	_ZN9PublisherC2Ev
 1394 0010 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv
 1395 0014 0300     		movs	r3, r0
 1396 0016 1800     		movs	r0, r3
 1397 0018 FFF7FEFF 		bl	_ZN3mcu7SysTick13initInterruptILt1EEEvv
 1398              	.LBE8:
 1399 001c 7B68     		ldr	r3, [r7, #4]
 1400 001e 1800     		movs	r0, r3
 1401 0020 BD46     		mov	sp, r7
 1402 0022 02B0     		add	sp, sp, #8
 1403              		@ sp needed
 1404 0024 80BD     		pop	{r7, pc}
 1405              		.cfi_endproc
 1406              	.LFE2946:
 1408              		.weak	_ZN11TickUpdaterC1Ev
 1409              		.thumb_set _ZN11TickUpdaterC1Ev,_ZN11TickUpdaterC2Ev
 1410              		.global	tickUpdater
 1411              		.section	.bss.tickUpdater,"aw",%nobits
 1412              		.align	2
 1415              	tickUpdater:
 1416 0000 00000000 		.space	8
 1416      00000000 
 1417              		.section	.text.SysTick_Handler,"ax",%progbits
 1418              		.align	1
 1419              		.global	SysTick_Handler
 1420              		.syntax unified
 1421              		.code	16
 1422              		.thumb_func
 1423              		.fpu softvfp
 1425              	SysTick_Handler:
 1426              	.LFB2948:
  20:mculib3/src/timers.h **** // #endif
  21:mculib3/src/timers.h ****    // using List::clear_subscribe;
  22:mculib3/src/timers.h **** } tickUpdater;
  23:mculib3/src/timers.h **** 
  24:mculib3/src/timers.h **** extern "C" void SysTick_Handler()
  25:mculib3/src/timers.h **** {
 1427              		.loc 10 25 0
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 0
 1430              		@ frame_needed = 1, uses_anonymous_args = 0
 1431 0000 80B5     		push	{r7, lr}
 1432              	.LCFI84:
 1433              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 51


 1434              		.cfi_offset 7, -8
 1435              		.cfi_offset 14, -4
 1436 0002 00AF     		add	r7, sp, #0
 1437              	.LCFI85:
 1438              		.cfi_def_cfa_register 7
  26:mculib3/src/timers.h ****    tickUpdater.notify();
 1439              		.loc 10 26 0
 1440 0004 034B     		ldr	r3, .L78
 1441 0006 1800     		movs	r0, r3
 1442 0008 FFF7FEFF 		bl	_ZN9Publisher6notifyEv
  27:mculib3/src/timers.h **** }
 1443              		.loc 10 27 0
 1444 000c C046     		nop
 1445 000e BD46     		mov	sp, r7
 1446              		@ sp needed
 1447 0010 80BD     		pop	{r7, pc}
 1448              	.L79:
 1449 0012 C046     		.align	2
 1450              	.L78:
 1451 0014 00000000 		.word	tickUpdater
 1452              		.cfi_endproc
 1453              	.LFE2948:
 1455              		.section	.text._ZN8ListableI10SubscriberEC2Ev,"axG",%progbits,_ZN8ListableI10SubscriberEC5Ev,comda
 1456              		.align	1
 1457              		.weak	_ZN8ListableI10SubscriberEC2Ev
 1458              		.syntax unified
 1459              		.code	16
 1460              		.thumb_func
 1461              		.fpu softvfp
 1463              	_ZN8ListableI10SubscriberEC2Ev:
 1464              	.LFB2953:
   6:mculib3/src/list.h **** {
 1465              		.loc 9 6 0
 1466              		.cfi_startproc
 1467              		@ args = 0, pretend = 0, frame = 8
 1468              		@ frame_needed = 1, uses_anonymous_args = 0
 1469 0000 80B5     		push	{r7, lr}
 1470              	.LCFI86:
 1471              		.cfi_def_cfa_offset 8
 1472              		.cfi_offset 7, -8
 1473              		.cfi_offset 14, -4
 1474 0002 82B0     		sub	sp, sp, #8
 1475              	.LCFI87:
 1476              		.cfi_def_cfa_offset 16
 1477 0004 00AF     		add	r7, sp, #0
 1478              	.LCFI88:
 1479              		.cfi_def_cfa_register 7
 1480 0006 7860     		str	r0, [r7, #4]
 1481              	.LBB9:
   6:mculib3/src/list.h **** {
 1482              		.loc 9 6 0
 1483 0008 7B68     		ldr	r3, [r7, #4]
 1484 000a 0022     		movs	r2, #0
 1485 000c 1A60     		str	r2, [r3]
 1486 000e 7B68     		ldr	r3, [r7, #4]
 1487 0010 0022     		movs	r2, #0
 1488 0012 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 52


 1489              	.LBE9:
 1490 0014 7B68     		ldr	r3, [r7, #4]
 1491 0016 1800     		movs	r0, r3
 1492 0018 BD46     		mov	sp, r7
 1493 001a 02B0     		add	sp, sp, #8
 1494              		@ sp needed
 1495 001c 80BD     		pop	{r7, pc}
 1496              		.cfi_endproc
 1497              	.LFE2953:
 1499              		.weak	_ZN8ListableI10SubscriberEC1Ev
 1500              		.thumb_set _ZN8ListableI10SubscriberEC1Ev,_ZN8ListableI10SubscriberEC2Ev
 1501              		.section	.text._ZN10SubscriberC2Ev,"axG",%progbits,_ZN10SubscriberC5Ev,comdat
 1502              		.align	1
 1503              		.weak	_ZN10SubscriberC2Ev
 1504              		.syntax unified
 1505              		.code	16
 1506              		.thumb_func
 1507              		.fpu softvfp
 1509              	_ZN10SubscriberC2Ev:
 1510              	.LFB2955:
   7:mculib3/src/subscriber.h ****    virtual void notify() = 0;
 1511              		.loc 7 7 0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 8
 1514              		@ frame_needed = 1, uses_anonymous_args = 0
 1515 0000 80B5     		push	{r7, lr}
 1516              	.LCFI89:
 1517              		.cfi_def_cfa_offset 8
 1518              		.cfi_offset 7, -8
 1519              		.cfi_offset 14, -4
 1520 0002 82B0     		sub	sp, sp, #8
 1521              	.LCFI90:
 1522              		.cfi_def_cfa_offset 16
 1523 0004 00AF     		add	r7, sp, #0
 1524              	.LCFI91:
 1525              		.cfi_def_cfa_register 7
 1526 0006 7860     		str	r0, [r7, #4]
 1527              	.LBB10:
   7:mculib3/src/subscriber.h ****    virtual void notify() = 0;
 1528              		.loc 7 7 0
 1529 0008 7B68     		ldr	r3, [r7, #4]
 1530 000a 0433     		adds	r3, r3, #4
 1531 000c 1800     		movs	r0, r3
 1532 000e FFF7FEFF 		bl	_ZN8ListableI10SubscriberEC2Ev
 1533 0012 044A     		ldr	r2, .L84
 1534 0014 7B68     		ldr	r3, [r7, #4]
 1535 0016 1A60     		str	r2, [r3]
 1536              	.LBE10:
 1537 0018 7B68     		ldr	r3, [r7, #4]
 1538 001a 1800     		movs	r0, r3
 1539 001c BD46     		mov	sp, r7
 1540 001e 02B0     		add	sp, sp, #8
 1541              		@ sp needed
 1542 0020 80BD     		pop	{r7, pc}
 1543              	.L85:
 1544 0022 C046     		.align	2
 1545              	.L84:
ARM GAS  /tmp/cc03sYHg.s 			page 53


 1546 0024 08000000 		.word	_ZTV10Subscriber+8
 1547              		.cfi_endproc
 1548              	.LFE2955:
 1550              		.weak	_ZN10SubscriberC1Ev
 1551              		.thumb_set _ZN10SubscriberC1Ev,_ZN10SubscriberC2Ev
 1552              		.section	.text._ZN14TickSubscriberC2Ev,"axG",%progbits,_ZN14TickSubscriberC5Ev,comdat
 1553              		.align	1
 1554              		.weak	_ZN14TickSubscriberC2Ev
 1555              		.syntax unified
 1556              		.code	16
 1557              		.thumb_func
 1558              		.fpu softvfp
 1560              	_ZN14TickSubscriberC2Ev:
 1561              	.LFB2957:
  28:mculib3/src/timers.h **** 
  29:mculib3/src/timers.h **** 
  30:mculib3/src/timers.h **** class TickSubscriber : Subscriber
 1562              		.loc 10 30 0
 1563              		.cfi_startproc
 1564              		@ args = 0, pretend = 0, frame = 8
 1565              		@ frame_needed = 1, uses_anonymous_args = 0
 1566 0000 80B5     		push	{r7, lr}
 1567              	.LCFI92:
 1568              		.cfi_def_cfa_offset 8
 1569              		.cfi_offset 7, -8
 1570              		.cfi_offset 14, -4
 1571 0002 82B0     		sub	sp, sp, #8
 1572              	.LCFI93:
 1573              		.cfi_def_cfa_offset 16
 1574 0004 00AF     		add	r7, sp, #0
 1575              	.LCFI94:
 1576              		.cfi_def_cfa_register 7
 1577 0006 7860     		str	r0, [r7, #4]
 1578              	.LBB11:
 1579              		.loc 10 30 0
 1580 0008 7B68     		ldr	r3, [r7, #4]
 1581 000a 1800     		movs	r0, r3
 1582 000c FFF7FEFF 		bl	_ZN10SubscriberC2Ev
 1583 0010 054A     		ldr	r2, .L88
 1584 0012 7B68     		ldr	r3, [r7, #4]
 1585 0014 1A60     		str	r2, [r3]
 1586 0016 7B68     		ldr	r3, [r7, #4]
 1587 0018 0022     		movs	r2, #0
 1588 001a 1A73     		strb	r2, [r3, #12]
 1589              	.LBE11:
 1590 001c 7B68     		ldr	r3, [r7, #4]
 1591 001e 1800     		movs	r0, r3
 1592 0020 BD46     		mov	sp, r7
 1593 0022 02B0     		add	sp, sp, #8
 1594              		@ sp needed
 1595 0024 80BD     		pop	{r7, pc}
 1596              	.L89:
 1597 0026 C046     		.align	2
 1598              	.L88:
 1599 0028 08000000 		.word	_ZTV14TickSubscriber+8
 1600              		.cfi_endproc
 1601              	.LFE2957:
ARM GAS  /tmp/cc03sYHg.s 			page 54


 1603              		.weak	_ZN14TickSubscriberC1Ev
 1604              		.thumb_set _ZN14TickSubscriberC1Ev,_ZN14TickSubscriberC2Ev
 1605              		.section	.text._ZN5Timer6notifyEv,"ax",%progbits
 1606              		.align	1
 1607              		.global	_ZN5Timer6notifyEv
 1608              		.syntax unified
 1609              		.code	16
 1610              		.thumb_func
 1611              		.fpu softvfp
 1613              	_ZN5Timer6notifyEv:
 1614              	.LFB2964:
  31:mculib3/src/timers.h **** {
  32:mculib3/src/timers.h **** protected:
  33:mculib3/src/timers.h ****    bool subscribed {false};
  34:mculib3/src/timers.h ****    void tick_subscribe();
  35:mculib3/src/timers.h ****    void tick_unsubscribe();
  36:mculib3/src/timers.h **** public:
  37:mculib3/src/timers.h ****    
  38:mculib3/src/timers.h **** };
  39:mculib3/src/timers.h **** 
  40:mculib3/src/timers.h **** class Timer : TickSubscriber
  41:mculib3/src/timers.h **** {
  42:mculib3/src/timers.h **** public:
  43:mculib3/src/timers.h ****    Timer() = default;
  44:mculib3/src/timers.h ****    Timer (uint32_t ms) { start(ms); }
  45:mculib3/src/timers.h ****    ~Timer () {tick_unsubscribe();}
  46:mculib3/src/timers.h **** 
  47:mculib3/src/timers.h ****    void     start   (uint32_t ms); ///     
  48:mculib3/src/timers.h ****    bool     event();   ///  true,     
  49:mculib3/src/timers.h ****    bool     done();    ///  true,      
  50:mculib3/src/timers.h ****    void     pause();   ///  ,    
  51:mculib3/src/timers.h ****    void     start();   ///      
  52:mculib3/src/timers.h ****    void     stop();    ///     
  53:mculib3/src/timers.h ****    bool     isGreater (uint32_t val); ///  true,   
  54:mculib3/src/timers.h ****    bool     isCount(); ///  true  ,   
  55:mculib3/src/timers.h ****    uint32_t timePassed(); ///   
  56:mculib3/src/timers.h ****    uint32_t timeLeft();   ///   
  57:mculib3/src/timers.h ****    template<class function>
  58:mculib3/src/timers.h ****    void     event (function); ///  function,    
  59:mculib3/src/timers.h **** 
  60:mculib3/src/timers.h ****    volatile uint32_t timeSet {0};
  61:mculib3/src/timers.h **** private:
  62:mculib3/src/timers.h ****    volatile uint32_t timePassed_ {0};	
  63:mculib3/src/timers.h **** 
  64:mculib3/src/timers.h ****    void notify() override;
  65:mculib3/src/timers.h **** };
  66:mculib3/src/timers.h **** 
  67:mculib3/src/timers.h **** 
  68:mculib3/src/timers.h **** 
  69:mculib3/src/timers.h **** 
  70:mculib3/src/timers.h **** void Timer::notify()
  71:mculib3/src/timers.h **** {
 1615              		.loc 10 71 0
 1616              		.cfi_startproc
 1617              		@ args = 0, pretend = 0, frame = 8
 1618              		@ frame_needed = 1, uses_anonymous_args = 0
 1619 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 55


 1620              	.LCFI95:
 1621              		.cfi_def_cfa_offset 8
 1622              		.cfi_offset 7, -8
 1623              		.cfi_offset 14, -4
 1624 0002 82B0     		sub	sp, sp, #8
 1625              	.LCFI96:
 1626              		.cfi_def_cfa_offset 16
 1627 0004 00AF     		add	r7, sp, #0
 1628              	.LCFI97:
 1629              		.cfi_def_cfa_register 7
 1630 0006 7860     		str	r0, [r7, #4]
  72:mculib3/src/timers.h ****    timePassed_++;
 1631              		.loc 10 72 0
 1632 0008 7B68     		ldr	r3, [r7, #4]
 1633 000a 5B69     		ldr	r3, [r3, #20]
 1634 000c 5A1C     		adds	r2, r3, #1
 1635 000e 7B68     		ldr	r3, [r7, #4]
 1636 0010 5A61     		str	r2, [r3, #20]
  73:mculib3/src/timers.h **** }
 1637              		.loc 10 73 0
 1638 0012 C046     		nop
 1639 0014 BD46     		mov	sp, r7
 1640 0016 02B0     		add	sp, sp, #8
 1641              		@ sp needed
 1642 0018 80BD     		pop	{r7, pc}
 1643              		.cfi_endproc
 1644              	.LFE2964:
 1646              		.section	.text._ZN5Timer5startEm,"ax",%progbits
 1647              		.align	1
 1648              		.global	_ZN5Timer5startEm
 1649              		.syntax unified
 1650              		.code	16
 1651              		.thumb_func
 1652              		.fpu softvfp
 1654              	_ZN5Timer5startEm:
 1655              	.LFB2965:
  74:mculib3/src/timers.h **** 
  75:mculib3/src/timers.h **** 
  76:mculib3/src/timers.h **** 
  77:mculib3/src/timers.h **** void Timer::start (uint32_t ms)
  78:mculib3/src/timers.h **** {
 1656              		.loc 10 78 0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 8
 1659              		@ frame_needed = 1, uses_anonymous_args = 0
 1660 0000 80B5     		push	{r7, lr}
 1661              	.LCFI98:
 1662              		.cfi_def_cfa_offset 8
 1663              		.cfi_offset 7, -8
 1664              		.cfi_offset 14, -4
 1665 0002 82B0     		sub	sp, sp, #8
 1666              	.LCFI99:
 1667              		.cfi_def_cfa_offset 16
 1668 0004 00AF     		add	r7, sp, #0
 1669              	.LCFI100:
 1670              		.cfi_def_cfa_register 7
 1671 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 56


 1672 0008 3960     		str	r1, [r7]
  79:mculib3/src/timers.h ****    timeSet = ms;
 1673              		.loc 10 79 0
 1674 000a 7B68     		ldr	r3, [r7, #4]
 1675 000c 3A68     		ldr	r2, [r7]
 1676 000e 1A61     		str	r2, [r3, #16]
  80:mculib3/src/timers.h ****    tick_subscribe();
 1677              		.loc 10 80 0
 1678 0010 7B68     		ldr	r3, [r7, #4]
 1679 0012 1800     		movs	r0, r3
 1680 0014 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
  81:mculib3/src/timers.h **** }
 1681              		.loc 10 81 0
 1682 0018 C046     		nop
 1683 001a BD46     		mov	sp, r7
 1684 001c 02B0     		add	sp, sp, #8
 1685              		@ sp needed
 1686 001e 80BD     		pop	{r7, pc}
 1687              		.cfi_endproc
 1688              	.LFE2965:
 1690              		.section	.text._ZN5Timer5eventEv,"ax",%progbits
 1691              		.align	1
 1692              		.global	_ZN5Timer5eventEv
 1693              		.syntax unified
 1694              		.code	16
 1695              		.thumb_func
 1696              		.fpu softvfp
 1698              	_ZN5Timer5eventEv:
 1699              	.LFB2966:
  82:mculib3/src/timers.h **** 
  83:mculib3/src/timers.h **** 
  84:mculib3/src/timers.h **** bool Timer::event()
  85:mculib3/src/timers.h **** {
 1700              		.loc 10 85 0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 8
 1703              		@ frame_needed = 1, uses_anonymous_args = 0
 1704 0000 80B5     		push	{r7, lr}
 1705              	.LCFI101:
 1706              		.cfi_def_cfa_offset 8
 1707              		.cfi_offset 7, -8
 1708              		.cfi_offset 14, -4
 1709 0002 82B0     		sub	sp, sp, #8
 1710              	.LCFI102:
 1711              		.cfi_def_cfa_offset 16
 1712 0004 00AF     		add	r7, sp, #0
 1713              	.LCFI103:
 1714              		.cfi_def_cfa_register 7
 1715 0006 7860     		str	r0, [r7, #4]
  86:mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
 1716              		.loc 10 86 0
 1717 0008 7B68     		ldr	r3, [r7, #4]
 1718 000a 5969     		ldr	r1, [r3, #20]
 1719 000c 7B68     		ldr	r3, [r7, #4]
 1720 000e 1A69     		ldr	r2, [r3, #16]
 1721 0010 0023     		movs	r3, #0
 1722 0012 9142     		cmp	r1, r2
ARM GAS  /tmp/cc03sYHg.s 			page 57


 1723 0014 5B41     		adcs	r3, r3, r3
 1724 0016 DBB2     		uxtb	r3, r3
 1725 0018 002B     		cmp	r3, #0
 1726 001a 04D0     		beq	.L93
  87:mculib3/src/timers.h ****       timePassed_ = 0;
 1727              		.loc 10 87 0
 1728 001c 7B68     		ldr	r3, [r7, #4]
 1729 001e 0022     		movs	r2, #0
 1730 0020 5A61     		str	r2, [r3, #20]
  88:mculib3/src/timers.h ****       return (true);
 1731              		.loc 10 88 0
 1732 0022 0123     		movs	r3, #1
 1733 0024 00E0     		b	.L94
 1734              	.L93:
  89:mculib3/src/timers.h ****    } else {
  90:mculib3/src/timers.h ****       return (false);
 1735              		.loc 10 90 0
 1736 0026 0023     		movs	r3, #0
 1737              	.L94:
  91:mculib3/src/timers.h ****    }
  92:mculib3/src/timers.h **** }
 1738              		.loc 10 92 0
 1739 0028 1800     		movs	r0, r3
 1740 002a BD46     		mov	sp, r7
 1741 002c 02B0     		add	sp, sp, #8
 1742              		@ sp needed
 1743 002e 80BD     		pop	{r7, pc}
 1744              		.cfi_endproc
 1745              	.LFE2966:
 1747              		.section	.text._ZN5Timer4stopEv,"ax",%progbits
 1748              		.align	1
 1749              		.global	_ZN5Timer4stopEv
 1750              		.syntax unified
 1751              		.code	16
 1752              		.thumb_func
 1753              		.fpu softvfp
 1755              	_ZN5Timer4stopEv:
 1756              	.LFB2968:
  93:mculib3/src/timers.h **** 
  94:mculib3/src/timers.h **** 
  95:mculib3/src/timers.h **** template<class Functor>
  96:mculib3/src/timers.h **** void Timer::event (Functor functor)
  97:mculib3/src/timers.h **** {
  98:mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
  99:mculib3/src/timers.h ****       timePassed_ = 0;
 100:mculib3/src/timers.h ****       functor();
 101:mculib3/src/timers.h ****    }
 102:mculib3/src/timers.h **** }
 103:mculib3/src/timers.h **** 
 104:mculib3/src/timers.h **** 
 105:mculib3/src/timers.h **** void Timer::stop()
 106:mculib3/src/timers.h **** {
 1757              		.loc 10 106 0
 1758              		.cfi_startproc
 1759              		@ args = 0, pretend = 0, frame = 8
 1760              		@ frame_needed = 1, uses_anonymous_args = 0
 1761 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 58


 1762              	.LCFI104:
 1763              		.cfi_def_cfa_offset 8
 1764              		.cfi_offset 7, -8
 1765              		.cfi_offset 14, -4
 1766 0002 82B0     		sub	sp, sp, #8
 1767              	.LCFI105:
 1768              		.cfi_def_cfa_offset 16
 1769 0004 00AF     		add	r7, sp, #0
 1770              	.LCFI106:
 1771              		.cfi_def_cfa_register 7
 1772 0006 7860     		str	r0, [r7, #4]
 107:mculib3/src/timers.h ****    timePassed_ = 0;
 1773              		.loc 10 107 0
 1774 0008 7B68     		ldr	r3, [r7, #4]
 1775 000a 0022     		movs	r2, #0
 1776 000c 5A61     		str	r2, [r3, #20]
 108:mculib3/src/timers.h ****    tick_unsubscribe();
 1777              		.loc 10 108 0
 1778 000e 7B68     		ldr	r3, [r7, #4]
 1779 0010 1800     		movs	r0, r3
 1780 0012 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 109:mculib3/src/timers.h **** }
 1781              		.loc 10 109 0
 1782 0016 C046     		nop
 1783 0018 BD46     		mov	sp, r7
 1784 001a 02B0     		add	sp, sp, #8
 1785              		@ sp needed
 1786 001c 80BD     		pop	{r7, pc}
 1787              		.cfi_endproc
 1788              	.LFE2968:
 1790              		.section	.text._ZN5Timer4doneEv,"ax",%progbits
 1791              		.align	1
 1792              		.global	_ZN5Timer4doneEv
 1793              		.syntax unified
 1794              		.code	16
 1795              		.thumb_func
 1796              		.fpu softvfp
 1798              	_ZN5Timer4doneEv:
 1799              	.LFB2969:
 110:mculib3/src/timers.h **** 
 111:mculib3/src/timers.h **** 
 112:mculib3/src/timers.h **** bool     Timer::done()       { return timePassed_ >= timeSet; }
 1800              		.loc 10 112 0
 1801              		.cfi_startproc
 1802              		@ args = 0, pretend = 0, frame = 8
 1803              		@ frame_needed = 1, uses_anonymous_args = 0
 1804 0000 80B5     		push	{r7, lr}
 1805              	.LCFI107:
 1806              		.cfi_def_cfa_offset 8
 1807              		.cfi_offset 7, -8
 1808              		.cfi_offset 14, -4
 1809 0002 82B0     		sub	sp, sp, #8
 1810              	.LCFI108:
 1811              		.cfi_def_cfa_offset 16
 1812 0004 00AF     		add	r7, sp, #0
 1813              	.LCFI109:
 1814              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc03sYHg.s 			page 59


 1815 0006 7860     		str	r0, [r7, #4]
 1816              		.loc 10 112 0
 1817 0008 7B68     		ldr	r3, [r7, #4]
 1818 000a 5969     		ldr	r1, [r3, #20]
 1819 000c 7B68     		ldr	r3, [r7, #4]
 1820 000e 1A69     		ldr	r2, [r3, #16]
 1821 0010 0023     		movs	r3, #0
 1822 0012 9142     		cmp	r1, r2
 1823 0014 5B41     		adcs	r3, r3, r3
 1824 0016 DBB2     		uxtb	r3, r3
 1825 0018 1800     		movs	r0, r3
 1826 001a BD46     		mov	sp, r7
 1827 001c 02B0     		add	sp, sp, #8
 1828              		@ sp needed
 1829 001e 80BD     		pop	{r7, pc}
 1830              		.cfi_endproc
 1831              	.LFE2969:
 1833              		.section	.text._ZN5Timer5pauseEv,"ax",%progbits
 1834              		.align	1
 1835              		.global	_ZN5Timer5pauseEv
 1836              		.syntax unified
 1837              		.code	16
 1838              		.thumb_func
 1839              		.fpu softvfp
 1841              	_ZN5Timer5pauseEv:
 1842              	.LFB2970:
 113:mculib3/src/timers.h **** void     Timer::pause()      { tick_unsubscribe(); }
 1843              		.loc 10 113 0
 1844              		.cfi_startproc
 1845              		@ args = 0, pretend = 0, frame = 8
 1846              		@ frame_needed = 1, uses_anonymous_args = 0
 1847 0000 80B5     		push	{r7, lr}
 1848              	.LCFI110:
 1849              		.cfi_def_cfa_offset 8
 1850              		.cfi_offset 7, -8
 1851              		.cfi_offset 14, -4
 1852 0002 82B0     		sub	sp, sp, #8
 1853              	.LCFI111:
 1854              		.cfi_def_cfa_offset 16
 1855 0004 00AF     		add	r7, sp, #0
 1856              	.LCFI112:
 1857              		.cfi_def_cfa_register 7
 1858 0006 7860     		str	r0, [r7, #4]
 1859              		.loc 10 113 0
 1860 0008 7B68     		ldr	r3, [r7, #4]
 1861 000a 1800     		movs	r0, r3
 1862 000c FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 1863 0010 C046     		nop
 1864 0012 BD46     		mov	sp, r7
 1865 0014 02B0     		add	sp, sp, #8
 1866              		@ sp needed
 1867 0016 80BD     		pop	{r7, pc}
 1868              		.cfi_endproc
 1869              	.LFE2970:
 1871              		.section	.text._ZN5Timer5startEv,"ax",%progbits
 1872              		.align	1
 1873              		.global	_ZN5Timer5startEv
ARM GAS  /tmp/cc03sYHg.s 			page 60


 1874              		.syntax unified
 1875              		.code	16
 1876              		.thumb_func
 1877              		.fpu softvfp
 1879              	_ZN5Timer5startEv:
 1880              	.LFB2971:
 114:mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 1881              		.loc 10 114 0
 1882              		.cfi_startproc
 1883              		@ args = 0, pretend = 0, frame = 8
 1884              		@ frame_needed = 1, uses_anonymous_args = 0
 1885 0000 80B5     		push	{r7, lr}
 1886              	.LCFI113:
 1887              		.cfi_def_cfa_offset 8
 1888              		.cfi_offset 7, -8
 1889              		.cfi_offset 14, -4
 1890 0002 82B0     		sub	sp, sp, #8
 1891              	.LCFI114:
 1892              		.cfi_def_cfa_offset 16
 1893 0004 00AF     		add	r7, sp, #0
 1894              	.LCFI115:
 1895              		.cfi_def_cfa_register 7
 1896 0006 7860     		str	r0, [r7, #4]
 1897              		.loc 10 114 0
 1898 0008 7B68     		ldr	r3, [r7, #4]
 1899 000a 1800     		movs	r0, r3
 1900 000c FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 1901 0010 C046     		nop
 1902 0012 BD46     		mov	sp, r7
 1903 0014 02B0     		add	sp, sp, #8
 1904              		@ sp needed
 1905 0016 80BD     		pop	{r7, pc}
 1906              		.cfi_endproc
 1907              	.LFE2971:
 1909              		.section	.text._ZN5Timer7isCountEv,"ax",%progbits
 1910              		.align	1
 1911              		.global	_ZN5Timer7isCountEv
 1912              		.syntax unified
 1913              		.code	16
 1914              		.thumb_func
 1915              		.fpu softvfp
 1917              	_ZN5Timer7isCountEv:
 1918              	.LFB2972:
 115:mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 1919              		.loc 10 115 0
 1920              		.cfi_startproc
 1921              		@ args = 0, pretend = 0, frame = 8
 1922              		@ frame_needed = 1, uses_anonymous_args = 0
 1923 0000 80B5     		push	{r7, lr}
 1924              	.LCFI116:
 1925              		.cfi_def_cfa_offset 8
 1926              		.cfi_offset 7, -8
 1927              		.cfi_offset 14, -4
 1928 0002 82B0     		sub	sp, sp, #8
 1929              	.LCFI117:
 1930              		.cfi_def_cfa_offset 16
 1931 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc03sYHg.s 			page 61


 1932              	.LCFI118:
 1933              		.cfi_def_cfa_register 7
 1934 0006 7860     		str	r0, [r7, #4]
 1935              		.loc 10 115 0
 1936 0008 7B68     		ldr	r3, [r7, #4]
 1937 000a 1B7B     		ldrb	r3, [r3, #12]
 1938 000c 1800     		movs	r0, r3
 1939 000e BD46     		mov	sp, r7
 1940 0010 02B0     		add	sp, sp, #8
 1941              		@ sp needed
 1942 0012 80BD     		pop	{r7, pc}
 1943              		.cfi_endproc
 1944              	.LFE2972:
 1946              		.section	.text._ZN5Timer10timePassedEv,"ax",%progbits
 1947              		.align	1
 1948              		.global	_ZN5Timer10timePassedEv
 1949              		.syntax unified
 1950              		.code	16
 1951              		.thumb_func
 1952              		.fpu softvfp
 1954              	_ZN5Timer10timePassedEv:
 1955              	.LFB2973:
 116:mculib3/src/timers.h **** uint32_t Timer::timePassed() { return timePassed_; }
 1956              		.loc 10 116 0
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 8
 1959              		@ frame_needed = 1, uses_anonymous_args = 0
 1960 0000 80B5     		push	{r7, lr}
 1961              	.LCFI119:
 1962              		.cfi_def_cfa_offset 8
 1963              		.cfi_offset 7, -8
 1964              		.cfi_offset 14, -4
 1965 0002 82B0     		sub	sp, sp, #8
 1966              	.LCFI120:
 1967              		.cfi_def_cfa_offset 16
 1968 0004 00AF     		add	r7, sp, #0
 1969              	.LCFI121:
 1970              		.cfi_def_cfa_register 7
 1971 0006 7860     		str	r0, [r7, #4]
 1972              		.loc 10 116 0
 1973 0008 7B68     		ldr	r3, [r7, #4]
 1974 000a 5B69     		ldr	r3, [r3, #20]
 1975 000c 1800     		movs	r0, r3
 1976 000e BD46     		mov	sp, r7
 1977 0010 02B0     		add	sp, sp, #8
 1978              		@ sp needed
 1979 0012 80BD     		pop	{r7, pc}
 1980              		.cfi_endproc
 1981              	.LFE2973:
 1983              		.section	.text._ZN5Timer8timeLeftEv,"ax",%progbits
 1984              		.align	1
 1985              		.global	_ZN5Timer8timeLeftEv
 1986              		.syntax unified
 1987              		.code	16
 1988              		.thumb_func
 1989              		.fpu softvfp
 1991              	_ZN5Timer8timeLeftEv:
ARM GAS  /tmp/cc03sYHg.s 			page 62


 1992              	.LFB2974:
 117:mculib3/src/timers.h **** uint32_t Timer::timeLeft(  ) { return timeSet - timePassed_; }
 1993              		.loc 10 117 0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 8
 1996              		@ frame_needed = 1, uses_anonymous_args = 0
 1997 0000 80B5     		push	{r7, lr}
 1998              	.LCFI122:
 1999              		.cfi_def_cfa_offset 8
 2000              		.cfi_offset 7, -8
 2001              		.cfi_offset 14, -4
 2002 0002 82B0     		sub	sp, sp, #8
 2003              	.LCFI123:
 2004              		.cfi_def_cfa_offset 16
 2005 0004 00AF     		add	r7, sp, #0
 2006              	.LCFI124:
 2007              		.cfi_def_cfa_register 7
 2008 0006 7860     		str	r0, [r7, #4]
 2009              		.loc 10 117 0
 2010 0008 7B68     		ldr	r3, [r7, #4]
 2011 000a 1A69     		ldr	r2, [r3, #16]
 2012 000c 7B68     		ldr	r3, [r7, #4]
 2013 000e 5B69     		ldr	r3, [r3, #20]
 2014 0010 D31A     		subs	r3, r2, r3
 2015 0012 1800     		movs	r0, r3
 2016 0014 BD46     		mov	sp, r7
 2017 0016 02B0     		add	sp, sp, #8
 2018              		@ sp needed
 2019 0018 80BD     		pop	{r7, pc}
 2020              		.cfi_endproc
 2021              	.LFE2974:
 2023              		.section	.text._ZN5Timer9isGreaterEm,"ax",%progbits
 2024              		.align	1
 2025              		.global	_ZN5Timer9isGreaterEm
 2026              		.syntax unified
 2027              		.code	16
 2028              		.thumb_func
 2029              		.fpu softvfp
 2031              	_ZN5Timer9isGreaterEm:
 2032              	.LFB2975:
 118:mculib3/src/timers.h **** bool     Timer::isGreater (uint32_t val) { return timePassed_ > val; }
 2033              		.loc 10 118 0
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 8
 2036              		@ frame_needed = 1, uses_anonymous_args = 0
 2037 0000 80B5     		push	{r7, lr}
 2038              	.LCFI125:
 2039              		.cfi_def_cfa_offset 8
 2040              		.cfi_offset 7, -8
 2041              		.cfi_offset 14, -4
 2042 0002 82B0     		sub	sp, sp, #8
 2043              	.LCFI126:
 2044              		.cfi_def_cfa_offset 16
 2045 0004 00AF     		add	r7, sp, #0
 2046              	.LCFI127:
 2047              		.cfi_def_cfa_register 7
 2048 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 63


 2049 0008 3960     		str	r1, [r7]
 2050              		.loc 10 118 0
 2051 000a 7B68     		ldr	r3, [r7, #4]
 2052 000c 5B69     		ldr	r3, [r3, #20]
 2053 000e 3A68     		ldr	r2, [r7]
 2054 0010 9A42     		cmp	r2, r3
 2055 0012 9B41     		sbcs	r3, r3, r3
 2056 0014 5B42     		rsbs	r3, r3, #0
 2057 0016 DBB2     		uxtb	r3, r3
 2058 0018 1800     		movs	r0, r3
 2059 001a BD46     		mov	sp, r7
 2060 001c 02B0     		add	sp, sp, #8
 2061              		@ sp needed
 2062 001e 80BD     		pop	{r7, pc}
 2063              		.cfi_endproc
 2064              	.LFE2975:
 2066              		.section	.text._ZN14TickSubscriber16tick_unsubscribeEv,"ax",%progbits
 2067              		.align	1
 2068              		.global	_ZN14TickSubscriber16tick_unsubscribeEv
 2069              		.syntax unified
 2070              		.code	16
 2071              		.thumb_func
 2072              		.fpu softvfp
 2074              	_ZN14TickSubscriber16tick_unsubscribeEv:
 2075              	.LFB2976:
 119:mculib3/src/timers.h **** 
 120:mculib3/src/timers.h **** 
 121:mculib3/src/timers.h **** 
 122:mculib3/src/timers.h **** void TickSubscriber::tick_unsubscribe()
 123:mculib3/src/timers.h **** {
 2076              		.loc 10 123 0
 2077              		.cfi_startproc
 2078              		@ args = 0, pretend = 0, frame = 8
 2079              		@ frame_needed = 1, uses_anonymous_args = 0
 2080 0000 80B5     		push	{r7, lr}
 2081              	.LCFI128:
 2082              		.cfi_def_cfa_offset 8
 2083              		.cfi_offset 7, -8
 2084              		.cfi_offset 14, -4
 2085 0002 82B0     		sub	sp, sp, #8
 2086              	.LCFI129:
 2087              		.cfi_def_cfa_offset 16
 2088 0004 00AF     		add	r7, sp, #0
 2089              	.LCFI130:
 2090              		.cfi_def_cfa_register 7
 2091 0006 7860     		str	r0, [r7, #4]
 124:mculib3/src/timers.h ****    if (subscribed) {
 2092              		.loc 10 124 0
 2093 0008 7B68     		ldr	r3, [r7, #4]
 2094 000a 1B7B     		ldrb	r3, [r3, #12]
 2095 000c 002B     		cmp	r3, #0
 2096 000e 08D0     		beq	.L110
 125:mculib3/src/timers.h ****       subscribed = false;
 2097              		.loc 10 125 0
 2098 0010 7B68     		ldr	r3, [r7, #4]
 2099 0012 0022     		movs	r2, #0
 2100 0014 1A73     		strb	r2, [r3, #12]
ARM GAS  /tmp/cc03sYHg.s 			page 64


 126:mculib3/src/timers.h ****       tickUpdater.unsubscribe (*this);
 2101              		.loc 10 126 0
 2102 0016 7A68     		ldr	r2, [r7, #4]
 2103 0018 044B     		ldr	r3, .L111
 2104 001a 1100     		movs	r1, r2
 2105 001c 1800     		movs	r0, r3
 2106 001e FFF7FEFF 		bl	_ZN9Publisher11unsubscribeER10Subscriber
 2107              	.L110:
 127:mculib3/src/timers.h ****    }
 128:mculib3/src/timers.h **** }
 2108              		.loc 10 128 0
 2109 0022 C046     		nop
 2110 0024 BD46     		mov	sp, r7
 2111 0026 02B0     		add	sp, sp, #8
 2112              		@ sp needed
 2113 0028 80BD     		pop	{r7, pc}
 2114              	.L112:
 2115 002a C046     		.align	2
 2116              	.L111:
 2117 002c 00000000 		.word	tickUpdater
 2118              		.cfi_endproc
 2119              	.LFE2976:
 2121              		.section	.text._ZN14TickSubscriber14tick_subscribeEv,"ax",%progbits
 2122              		.align	1
 2123              		.global	_ZN14TickSubscriber14tick_subscribeEv
 2124              		.syntax unified
 2125              		.code	16
 2126              		.thumb_func
 2127              		.fpu softvfp
 2129              	_ZN14TickSubscriber14tick_subscribeEv:
 2130              	.LFB2977:
 129:mculib3/src/timers.h **** 
 130:mculib3/src/timers.h **** 
 131:mculib3/src/timers.h **** void TickSubscriber::tick_subscribe()
 132:mculib3/src/timers.h **** {
 2131              		.loc 10 132 0
 2132              		.cfi_startproc
 2133              		@ args = 0, pretend = 0, frame = 8
 2134              		@ frame_needed = 1, uses_anonymous_args = 0
 2135 0000 80B5     		push	{r7, lr}
 2136              	.LCFI131:
 2137              		.cfi_def_cfa_offset 8
 2138              		.cfi_offset 7, -8
 2139              		.cfi_offset 14, -4
 2140 0002 82B0     		sub	sp, sp, #8
 2141              	.LCFI132:
 2142              		.cfi_def_cfa_offset 16
 2143 0004 00AF     		add	r7, sp, #0
 2144              	.LCFI133:
 2145              		.cfi_def_cfa_register 7
 2146 0006 7860     		str	r0, [r7, #4]
 133:mculib3/src/timers.h ****    if (not subscribed) {
 2147              		.loc 10 133 0
 2148 0008 7B68     		ldr	r3, [r7, #4]
 2149 000a 1B7B     		ldrb	r3, [r3, #12]
 2150 000c 0122     		movs	r2, #1
 2151 000e 5340     		eors	r3, r2
ARM GAS  /tmp/cc03sYHg.s 			page 65


 2152 0010 DBB2     		uxtb	r3, r3
 2153 0012 002B     		cmp	r3, #0
 2154 0014 08D0     		beq	.L115
 134:mculib3/src/timers.h ****       subscribed = true;
 2155              		.loc 10 134 0
 2156 0016 7B68     		ldr	r3, [r7, #4]
 2157 0018 0122     		movs	r2, #1
 2158 001a 1A73     		strb	r2, [r3, #12]
 135:mculib3/src/timers.h ****       tickUpdater.subscribe (*this);
 2159              		.loc 10 135 0
 2160 001c 7A68     		ldr	r2, [r7, #4]
 2161 001e 044B     		ldr	r3, .L116
 2162 0020 1100     		movs	r1, r2
 2163 0022 1800     		movs	r0, r3
 2164 0024 FFF7FEFF 		bl	_ZN9Publisher9subscribeER10Subscriber
 2165              	.L115:
 136:mculib3/src/timers.h ****    }
 137:mculib3/src/timers.h **** }
 2166              		.loc 10 137 0
 2167 0028 C046     		nop
 2168 002a BD46     		mov	sp, r7
 2169 002c 02B0     		add	sp, sp, #8
 2170              		@ sp needed
 2171 002e 80BD     		pop	{r7, pc}
 2172              	.L117:
 2173              		.align	2
 2174              	.L116:
 2175 0030 00000000 		.word	tickUpdater
 2176              		.cfi_endproc
 2177              	.LFE2977:
 2179              		.section	.rodata._ZL13crc_low_table,"a",%progbits
 2180              		.align	2
 2183              	_ZL13crc_low_table:
 2184 0000 00       		.byte	0
 2185 0001 C1       		.byte	-63
 2186 0002 81       		.byte	-127
 2187 0003 40       		.byte	64
 2188 0004 01       		.byte	1
 2189 0005 C0       		.byte	-64
 2190 0006 80       		.byte	-128
 2191 0007 41       		.byte	65
 2192 0008 01       		.byte	1
 2193 0009 C0       		.byte	-64
 2194 000a 80       		.byte	-128
 2195 000b 41       		.byte	65
 2196 000c 00       		.byte	0
 2197 000d C1       		.byte	-63
 2198 000e 81       		.byte	-127
 2199 000f 40       		.byte	64
 2200 0010 01       		.byte	1
 2201 0011 C0       		.byte	-64
 2202 0012 80       		.byte	-128
 2203 0013 41       		.byte	65
 2204 0014 00       		.byte	0
 2205 0015 C1       		.byte	-63
 2206 0016 81       		.byte	-127
 2207 0017 40       		.byte	64
ARM GAS  /tmp/cc03sYHg.s 			page 66


 2208 0018 00       		.byte	0
 2209 0019 C1       		.byte	-63
 2210 001a 81       		.byte	-127
 2211 001b 40       		.byte	64
 2212 001c 01       		.byte	1
 2213 001d C0       		.byte	-64
 2214 001e 80       		.byte	-128
 2215 001f 41       		.byte	65
 2216 0020 01       		.byte	1
 2217 0021 C0       		.byte	-64
 2218 0022 80       		.byte	-128
 2219 0023 41       		.byte	65
 2220 0024 00       		.byte	0
 2221 0025 C1       		.byte	-63
 2222 0026 81       		.byte	-127
 2223 0027 40       		.byte	64
 2224 0028 00       		.byte	0
 2225 0029 C1       		.byte	-63
 2226 002a 81       		.byte	-127
 2227 002b 40       		.byte	64
 2228 002c 01       		.byte	1
 2229 002d C0       		.byte	-64
 2230 002e 80       		.byte	-128
 2231 002f 41       		.byte	65
 2232 0030 00       		.byte	0
 2233 0031 C1       		.byte	-63
 2234 0032 81       		.byte	-127
 2235 0033 40       		.byte	64
 2236 0034 01       		.byte	1
 2237 0035 C0       		.byte	-64
 2238 0036 80       		.byte	-128
 2239 0037 41       		.byte	65
 2240 0038 01       		.byte	1
 2241 0039 C0       		.byte	-64
 2242 003a 80       		.byte	-128
 2243 003b 41       		.byte	65
 2244 003c 00       		.byte	0
 2245 003d C1       		.byte	-63
 2246 003e 81       		.byte	-127
 2247 003f 40       		.byte	64
 2248 0040 01       		.byte	1
 2249 0041 C0       		.byte	-64
 2250 0042 80       		.byte	-128
 2251 0043 41       		.byte	65
 2252 0044 00       		.byte	0
 2253 0045 C1       		.byte	-63
 2254 0046 81       		.byte	-127
 2255 0047 40       		.byte	64
 2256 0048 00       		.byte	0
 2257 0049 C1       		.byte	-63
 2258 004a 81       		.byte	-127
 2259 004b 40       		.byte	64
 2260 004c 01       		.byte	1
 2261 004d C0       		.byte	-64
 2262 004e 80       		.byte	-128
 2263 004f 41       		.byte	65
 2264 0050 00       		.byte	0
ARM GAS  /tmp/cc03sYHg.s 			page 67


 2265 0051 C1       		.byte	-63
 2266 0052 81       		.byte	-127
 2267 0053 40       		.byte	64
 2268 0054 01       		.byte	1
 2269 0055 C0       		.byte	-64
 2270 0056 80       		.byte	-128
 2271 0057 41       		.byte	65
 2272 0058 01       		.byte	1
 2273 0059 C0       		.byte	-64
 2274 005a 80       		.byte	-128
 2275 005b 41       		.byte	65
 2276 005c 00       		.byte	0
 2277 005d C1       		.byte	-63
 2278 005e 81       		.byte	-127
 2279 005f 40       		.byte	64
 2280 0060 00       		.byte	0
 2281 0061 C1       		.byte	-63
 2282 0062 81       		.byte	-127
 2283 0063 40       		.byte	64
 2284 0064 01       		.byte	1
 2285 0065 C0       		.byte	-64
 2286 0066 80       		.byte	-128
 2287 0067 41       		.byte	65
 2288 0068 01       		.byte	1
 2289 0069 C0       		.byte	-64
 2290 006a 80       		.byte	-128
 2291 006b 41       		.byte	65
 2292 006c 00       		.byte	0
 2293 006d C1       		.byte	-63
 2294 006e 81       		.byte	-127
 2295 006f 40       		.byte	64
 2296 0070 01       		.byte	1
 2297 0071 C0       		.byte	-64
 2298 0072 80       		.byte	-128
 2299 0073 41       		.byte	65
 2300 0074 00       		.byte	0
 2301 0075 C1       		.byte	-63
 2302 0076 81       		.byte	-127
 2303 0077 40       		.byte	64
 2304 0078 00       		.byte	0
 2305 0079 C1       		.byte	-63
 2306 007a 81       		.byte	-127
 2307 007b 40       		.byte	64
 2308 007c 01       		.byte	1
 2309 007d C0       		.byte	-64
 2310 007e 80       		.byte	-128
 2311 007f 41       		.byte	65
 2312 0080 01       		.byte	1
 2313 0081 C0       		.byte	-64
 2314 0082 80       		.byte	-128
 2315 0083 41       		.byte	65
 2316 0084 00       		.byte	0
 2317 0085 C1       		.byte	-63
 2318 0086 81       		.byte	-127
 2319 0087 40       		.byte	64
 2320 0088 00       		.byte	0
 2321 0089 C1       		.byte	-63
ARM GAS  /tmp/cc03sYHg.s 			page 68


 2322 008a 81       		.byte	-127
 2323 008b 40       		.byte	64
 2324 008c 01       		.byte	1
 2325 008d C0       		.byte	-64
 2326 008e 80       		.byte	-128
 2327 008f 41       		.byte	65
 2328 0090 00       		.byte	0
 2329 0091 C1       		.byte	-63
 2330 0092 81       		.byte	-127
 2331 0093 40       		.byte	64
 2332 0094 01       		.byte	1
 2333 0095 C0       		.byte	-64
 2334 0096 80       		.byte	-128
 2335 0097 41       		.byte	65
 2336 0098 01       		.byte	1
 2337 0099 C0       		.byte	-64
 2338 009a 80       		.byte	-128
 2339 009b 41       		.byte	65
 2340 009c 00       		.byte	0
 2341 009d C1       		.byte	-63
 2342 009e 81       		.byte	-127
 2343 009f 40       		.byte	64
 2344 00a0 00       		.byte	0
 2345 00a1 C1       		.byte	-63
 2346 00a2 81       		.byte	-127
 2347 00a3 40       		.byte	64
 2348 00a4 01       		.byte	1
 2349 00a5 C0       		.byte	-64
 2350 00a6 80       		.byte	-128
 2351 00a7 41       		.byte	65
 2352 00a8 01       		.byte	1
 2353 00a9 C0       		.byte	-64
 2354 00aa 80       		.byte	-128
 2355 00ab 41       		.byte	65
 2356 00ac 00       		.byte	0
 2357 00ad C1       		.byte	-63
 2358 00ae 81       		.byte	-127
 2359 00af 40       		.byte	64
 2360 00b0 01       		.byte	1
 2361 00b1 C0       		.byte	-64
 2362 00b2 80       		.byte	-128
 2363 00b3 41       		.byte	65
 2364 00b4 00       		.byte	0
 2365 00b5 C1       		.byte	-63
 2366 00b6 81       		.byte	-127
 2367 00b7 40       		.byte	64
 2368 00b8 00       		.byte	0
 2369 00b9 C1       		.byte	-63
 2370 00ba 81       		.byte	-127
 2371 00bb 40       		.byte	64
 2372 00bc 01       		.byte	1
 2373 00bd C0       		.byte	-64
 2374 00be 80       		.byte	-128
 2375 00bf 41       		.byte	65
 2376 00c0 00       		.byte	0
 2377 00c1 C1       		.byte	-63
 2378 00c2 81       		.byte	-127
ARM GAS  /tmp/cc03sYHg.s 			page 69


 2379 00c3 40       		.byte	64
 2380 00c4 01       		.byte	1
 2381 00c5 C0       		.byte	-64
 2382 00c6 80       		.byte	-128
 2383 00c7 41       		.byte	65
 2384 00c8 01       		.byte	1
 2385 00c9 C0       		.byte	-64
 2386 00ca 80       		.byte	-128
 2387 00cb 41       		.byte	65
 2388 00cc 00       		.byte	0
 2389 00cd C1       		.byte	-63
 2390 00ce 81       		.byte	-127
 2391 00cf 40       		.byte	64
 2392 00d0 01       		.byte	1
 2393 00d1 C0       		.byte	-64
 2394 00d2 80       		.byte	-128
 2395 00d3 41       		.byte	65
 2396 00d4 00       		.byte	0
 2397 00d5 C1       		.byte	-63
 2398 00d6 81       		.byte	-127
 2399 00d7 40       		.byte	64
 2400 00d8 00       		.byte	0
 2401 00d9 C1       		.byte	-63
 2402 00da 81       		.byte	-127
 2403 00db 40       		.byte	64
 2404 00dc 01       		.byte	1
 2405 00dd C0       		.byte	-64
 2406 00de 80       		.byte	-128
 2407 00df 41       		.byte	65
 2408 00e0 01       		.byte	1
 2409 00e1 C0       		.byte	-64
 2410 00e2 80       		.byte	-128
 2411 00e3 41       		.byte	65
 2412 00e4 00       		.byte	0
 2413 00e5 C1       		.byte	-63
 2414 00e6 81       		.byte	-127
 2415 00e7 40       		.byte	64
 2416 00e8 00       		.byte	0
 2417 00e9 C1       		.byte	-63
 2418 00ea 81       		.byte	-127
 2419 00eb 40       		.byte	64
 2420 00ec 01       		.byte	1
 2421 00ed C0       		.byte	-64
 2422 00ee 80       		.byte	-128
 2423 00ef 41       		.byte	65
 2424 00f0 00       		.byte	0
 2425 00f1 C1       		.byte	-63
 2426 00f2 81       		.byte	-127
 2427 00f3 40       		.byte	64
 2428 00f4 01       		.byte	1
 2429 00f5 C0       		.byte	-64
 2430 00f6 80       		.byte	-128
 2431 00f7 41       		.byte	65
 2432 00f8 01       		.byte	1
 2433 00f9 C0       		.byte	-64
 2434 00fa 80       		.byte	-128
 2435 00fb 41       		.byte	65
ARM GAS  /tmp/cc03sYHg.s 			page 70


 2436 00fc 00       		.byte	0
 2437 00fd C1       		.byte	-63
 2438 00fe 81       		.byte	-127
 2439 00ff 40       		.byte	64
 2440              		.section	.rodata._ZL14crc_high_table,"a",%progbits
 2441              		.align	2
 2444              	_ZL14crc_high_table:
 2445 0000 00       		.byte	0
 2446 0001 C0       		.byte	-64
 2447 0002 C1       		.byte	-63
 2448 0003 01       		.byte	1
 2449 0004 C3       		.byte	-61
 2450 0005 03       		.byte	3
 2451 0006 02       		.byte	2
 2452 0007 C2       		.byte	-62
 2453 0008 C6       		.byte	-58
 2454 0009 06       		.byte	6
 2455 000a 07       		.byte	7
 2456 000b C7       		.byte	-57
 2457 000c 05       		.byte	5
 2458 000d C5       		.byte	-59
 2459 000e C4       		.byte	-60
 2460 000f 04       		.byte	4
 2461 0010 CC       		.byte	-52
 2462 0011 0C       		.byte	12
 2463 0012 0D       		.byte	13
 2464 0013 CD       		.byte	-51
 2465 0014 0F       		.byte	15
 2466 0015 CF       		.byte	-49
 2467 0016 CE       		.byte	-50
 2468 0017 0E       		.byte	14
 2469 0018 0A       		.byte	10
 2470 0019 CA       		.byte	-54
 2471 001a CB       		.byte	-53
 2472 001b 0B       		.byte	11
 2473 001c C9       		.byte	-55
 2474 001d 09       		.byte	9
 2475 001e 08       		.byte	8
 2476 001f C8       		.byte	-56
 2477 0020 D8       		.byte	-40
 2478 0021 18       		.byte	24
 2479 0022 19       		.byte	25
 2480 0023 D9       		.byte	-39
 2481 0024 1B       		.byte	27
 2482 0025 DB       		.byte	-37
 2483 0026 DA       		.byte	-38
 2484 0027 1A       		.byte	26
 2485 0028 1E       		.byte	30
 2486 0029 DE       		.byte	-34
 2487 002a DF       		.byte	-33
 2488 002b 1F       		.byte	31
 2489 002c DD       		.byte	-35
 2490 002d 1D       		.byte	29
 2491 002e 1C       		.byte	28
 2492 002f DC       		.byte	-36
 2493 0030 14       		.byte	20
 2494 0031 D4       		.byte	-44
ARM GAS  /tmp/cc03sYHg.s 			page 71


 2495 0032 D5       		.byte	-43
 2496 0033 15       		.byte	21
 2497 0034 D7       		.byte	-41
 2498 0035 17       		.byte	23
 2499 0036 16       		.byte	22
 2500 0037 D6       		.byte	-42
 2501 0038 D2       		.byte	-46
 2502 0039 12       		.byte	18
 2503 003a 13       		.byte	19
 2504 003b D3       		.byte	-45
 2505 003c 11       		.byte	17
 2506 003d D1       		.byte	-47
 2507 003e D0       		.byte	-48
 2508 003f 10       		.byte	16
 2509 0040 F0       		.byte	-16
 2510 0041 30       		.byte	48
 2511 0042 31       		.byte	49
 2512 0043 F1       		.byte	-15
 2513 0044 33       		.byte	51
 2514 0045 F3       		.byte	-13
 2515 0046 F2       		.byte	-14
 2516 0047 32       		.byte	50
 2517 0048 36       		.byte	54
 2518 0049 F6       		.byte	-10
 2519 004a F7       		.byte	-9
 2520 004b 37       		.byte	55
 2521 004c F5       		.byte	-11
 2522 004d 35       		.byte	53
 2523 004e 34       		.byte	52
 2524 004f F4       		.byte	-12
 2525 0050 3C       		.byte	60
 2526 0051 FC       		.byte	-4
 2527 0052 FD       		.byte	-3
 2528 0053 3D       		.byte	61
 2529 0054 FF       		.byte	-1
 2530 0055 3F       		.byte	63
 2531 0056 3E       		.byte	62
 2532 0057 FE       		.byte	-2
 2533 0058 FA       		.byte	-6
 2534 0059 3A       		.byte	58
 2535 005a 3B       		.byte	59
 2536 005b FB       		.byte	-5
 2537 005c 39       		.byte	57
 2538 005d F9       		.byte	-7
 2539 005e F8       		.byte	-8
 2540 005f 38       		.byte	56
 2541 0060 28       		.byte	40
 2542 0061 E8       		.byte	-24
 2543 0062 E9       		.byte	-23
 2544 0063 29       		.byte	41
 2545 0064 EB       		.byte	-21
 2546 0065 2B       		.byte	43
 2547 0066 2A       		.byte	42
 2548 0067 EA       		.byte	-22
 2549 0068 EE       		.byte	-18
 2550 0069 2E       		.byte	46
 2551 006a 2F       		.byte	47
ARM GAS  /tmp/cc03sYHg.s 			page 72


 2552 006b EF       		.byte	-17
 2553 006c 2D       		.byte	45
 2554 006d ED       		.byte	-19
 2555 006e EC       		.byte	-20
 2556 006f 2C       		.byte	44
 2557 0070 E4       		.byte	-28
 2558 0071 24       		.byte	36
 2559 0072 25       		.byte	37
 2560 0073 E5       		.byte	-27
 2561 0074 27       		.byte	39
 2562 0075 E7       		.byte	-25
 2563 0076 E6       		.byte	-26
 2564 0077 26       		.byte	38
 2565 0078 22       		.byte	34
 2566 0079 E2       		.byte	-30
 2567 007a E3       		.byte	-29
 2568 007b 23       		.byte	35
 2569 007c E1       		.byte	-31
 2570 007d 21       		.byte	33
 2571 007e 20       		.byte	32
 2572 007f E0       		.byte	-32
 2573 0080 A0       		.byte	-96
 2574 0081 60       		.byte	96
 2575 0082 61       		.byte	97
 2576 0083 A1       		.byte	-95
 2577 0084 63       		.byte	99
 2578 0085 A3       		.byte	-93
 2579 0086 A2       		.byte	-94
 2580 0087 62       		.byte	98
 2581 0088 66       		.byte	102
 2582 0089 A6       		.byte	-90
 2583 008a A7       		.byte	-89
 2584 008b 67       		.byte	103
 2585 008c A5       		.byte	-91
 2586 008d 65       		.byte	101
 2587 008e 64       		.byte	100
 2588 008f A4       		.byte	-92
 2589 0090 6C       		.byte	108
 2590 0091 AC       		.byte	-84
 2591 0092 AD       		.byte	-83
 2592 0093 6D       		.byte	109
 2593 0094 AF       		.byte	-81
 2594 0095 6F       		.byte	111
 2595 0096 6E       		.byte	110
 2596 0097 AE       		.byte	-82
 2597 0098 AA       		.byte	-86
 2598 0099 6A       		.byte	106
 2599 009a 6B       		.byte	107
 2600 009b AB       		.byte	-85
 2601 009c 69       		.byte	105
 2602 009d A9       		.byte	-87
 2603 009e A8       		.byte	-88
 2604 009f 68       		.byte	104
 2605 00a0 78       		.byte	120
 2606 00a1 B8       		.byte	-72
 2607 00a2 B9       		.byte	-71
 2608 00a3 79       		.byte	121
ARM GAS  /tmp/cc03sYHg.s 			page 73


 2609 00a4 BB       		.byte	-69
 2610 00a5 7B       		.byte	123
 2611 00a6 7A       		.byte	122
 2612 00a7 BA       		.byte	-70
 2613 00a8 BE       		.byte	-66
 2614 00a9 7E       		.byte	126
 2615 00aa 7F       		.byte	127
 2616 00ab BF       		.byte	-65
 2617 00ac 7D       		.byte	125
 2618 00ad BD       		.byte	-67
 2619 00ae BC       		.byte	-68
 2620 00af 7C       		.byte	124
 2621 00b0 B4       		.byte	-76
 2622 00b1 74       		.byte	116
 2623 00b2 75       		.byte	117
 2624 00b3 B5       		.byte	-75
 2625 00b4 77       		.byte	119
 2626 00b5 B7       		.byte	-73
 2627 00b6 B6       		.byte	-74
 2628 00b7 76       		.byte	118
 2629 00b8 72       		.byte	114
 2630 00b9 B2       		.byte	-78
 2631 00ba B3       		.byte	-77
 2632 00bb 73       		.byte	115
 2633 00bc B1       		.byte	-79
 2634 00bd 71       		.byte	113
 2635 00be 70       		.byte	112
 2636 00bf B0       		.byte	-80
 2637 00c0 50       		.byte	80
 2638 00c1 90       		.byte	-112
 2639 00c2 91       		.byte	-111
 2640 00c3 51       		.byte	81
 2641 00c4 93       		.byte	-109
 2642 00c5 53       		.byte	83
 2643 00c6 52       		.byte	82
 2644 00c7 92       		.byte	-110
 2645 00c8 96       		.byte	-106
 2646 00c9 56       		.byte	86
 2647 00ca 57       		.byte	87
 2648 00cb 97       		.byte	-105
 2649 00cc 55       		.byte	85
 2650 00cd 95       		.byte	-107
 2651 00ce 94       		.byte	-108
 2652 00cf 54       		.byte	84
 2653 00d0 9C       		.byte	-100
 2654 00d1 5C       		.byte	92
 2655 00d2 5D       		.byte	93
 2656 00d3 9D       		.byte	-99
 2657 00d4 5F       		.byte	95
 2658 00d5 9F       		.byte	-97
 2659 00d6 9E       		.byte	-98
 2660 00d7 5E       		.byte	94
 2661 00d8 5A       		.byte	90
 2662 00d9 9A       		.byte	-102
 2663 00da 9B       		.byte	-101
 2664 00db 5B       		.byte	91
 2665 00dc 99       		.byte	-103
ARM GAS  /tmp/cc03sYHg.s 			page 74


 2666 00dd 59       		.byte	89
 2667 00de 58       		.byte	88
 2668 00df 98       		.byte	-104
 2669 00e0 88       		.byte	-120
 2670 00e1 48       		.byte	72
 2671 00e2 49       		.byte	73
 2672 00e3 89       		.byte	-119
 2673 00e4 4B       		.byte	75
 2674 00e5 8B       		.byte	-117
 2675 00e6 8A       		.byte	-118
 2676 00e7 4A       		.byte	74
 2677 00e8 4E       		.byte	78
 2678 00e9 8E       		.byte	-114
 2679 00ea 8F       		.byte	-113
 2680 00eb 4F       		.byte	79
 2681 00ec 8D       		.byte	-115
 2682 00ed 4D       		.byte	77
 2683 00ee 4C       		.byte	76
 2684 00ef 8C       		.byte	-116
 2685 00f0 44       		.byte	68
 2686 00f1 84       		.byte	-124
 2687 00f2 85       		.byte	-123
 2688 00f3 45       		.byte	69
 2689 00f4 87       		.byte	-121
 2690 00f5 47       		.byte	71
 2691 00f6 46       		.byte	70
 2692 00f7 86       		.byte	-122
 2693 00f8 82       		.byte	-126
 2694 00f9 42       		.byte	66
 2695 00fa 43       		.byte	67
 2696 00fb 83       		.byte	-125
 2697 00fc 41       		.byte	65
 2698 00fd 81       		.byte	-127
 2699 00fe 80       		.byte	-128
 2700 00ff 40       		.byte	64
 2701              		.section	.text._ZN3mcu4GPIO3setEj,"axG",%progbits,_ZN3mcu4GPIO3setEj,comdat
 2702              		.align	1
 2703              		.weak	_ZN3mcu4GPIO3setEj
 2704              		.syntax unified
 2705              		.code	16
 2706              		.thumb_func
 2707              		.fpu softvfp
 2709              	_ZN3mcu4GPIO3setEj:
 2710              	.LFB2985:
 2711              		.file 11 "mculib3/src/periph/gpio_f0_f4_f7.h"
   1:mculib3/src/periph/gpio_f0_f4_f7.h **** #pragma once
   2:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   3:mculib3/src/periph/gpio_f0_f4_f7.h **** #include "bits_gpio_f0_f4_f7.h"
   4:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   5:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   6:mculib3/src/periph/gpio_f0_f4_f7.h **** namespace mcu {
   7:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   8:mculib3/src/periph/gpio_f0_f4_f7.h **** enum class PinMode {
   9:mculib3/src/periph/gpio_f0_f4_f7.h ****    Input, Output, Analog,
  10:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_0 , Alternate_1 , Alternate_2 , Alternate_3,
  11:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_4 , Alternate_5 , Alternate_6 , Alternate_7,
  12:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
ARM GAS  /tmp/cc03sYHg.s 			page 75


  13:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_8 , Alternate_9 , Alternate_10, Alternate_11,
  14:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_12, Alternate_13, Alternate_14, Alternate_15,
  15:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  16:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4)
  17:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART1_TX = Alternate_7, USART1_RX = Alternate_7,
  18:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART2_TX = Alternate_7, USART2_RX = Alternate_7,
  19:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART3_TX = Alternate_7, USART3_RX = Alternate_7,
  20:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART4_TX = Alternate_8, USART4_RX = Alternate_8,
  21:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART5_TX = Alternate_8, USART5_RX = Alternate_8,
  22:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART6_TX = Alternate_8, USART6_RX = Alternate_8,
  23:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  24:mculib3/src/periph/gpio_f0_f4_f7.h **** };
  25:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  26:mculib3/src/periph/gpio_f0_f4_f7.h **** class GPIO {
  27:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::MODER   MODER;   // mode register,                offset: 0x00
  28:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OTYPER  OTYPER;  // output type register,         offset: 0x04
  29:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OSPEEDR OSPEEDR; // output speed register,        offset: 0x08
  30:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::PUPDR   PUPDR;   // pull-up/pull-down register,   offset: 0x0C
  31:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      IDR;     // input data register,          offset: 0x10
  32:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      ODR;     // output data register,         offset: 0x14
  33:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BSRR;    // bit set/reset register,       offset: 0x18
  34:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           LCKR;    // configuration lock register,  offset: 0x1C
  35:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::AFR     AFR;     // alternate function registers, offset: 0x20-0x24
  36:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F0)
  37:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BRR;     // bit reset register,           offset: 0x28
  38:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  39:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  40:mculib3/src/periph/gpio_f0_f4_f7.h **** public:
  41:mculib3/src/periph/gpio_f0_f4_f7.h ****    using CMSIS_type   = GPIO_TypeDef;
  42:mculib3/src/periph/gpio_f0_f4_f7.h ****    using Mode = GPIO_bits::MODER::Mode;
  43:mculib3/src/periph/gpio_f0_f4_f7.h ****    using AF   = GPIO_bits::  AFR::AF;
  44:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  45:mculib3/src/periph/gpio_f0_f4_f7.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  46:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  47:mculib3/src/periph/gpio_f0_f4_f7.h ****    void set      (size_t n) { BSRR = (1 << n);               }
 2712              		.loc 11 47 0
 2713              		.cfi_startproc
 2714              		@ args = 0, pretend = 0, frame = 8
 2715              		@ frame_needed = 1, uses_anonymous_args = 0
 2716 0000 80B5     		push	{r7, lr}
 2717              	.LCFI134:
 2718              		.cfi_def_cfa_offset 8
 2719              		.cfi_offset 7, -8
 2720              		.cfi_offset 14, -4
 2721 0002 82B0     		sub	sp, sp, #8
 2722              	.LCFI135:
 2723              		.cfi_def_cfa_offset 16
 2724 0004 00AF     		add	r7, sp, #0
 2725              	.LCFI136:
 2726              		.cfi_def_cfa_register 7
 2727 0006 7860     		str	r0, [r7, #4]
 2728 0008 3960     		str	r1, [r7]
 2729              		.loc 11 47 0
 2730 000a 0122     		movs	r2, #1
 2731 000c 3B68     		ldr	r3, [r7]
 2732 000e 9A40     		lsls	r2, r2, r3
 2733 0010 1300     		movs	r3, r2
ARM GAS  /tmp/cc03sYHg.s 			page 76


 2734 0012 1A00     		movs	r2, r3
 2735 0014 7B68     		ldr	r3, [r7, #4]
 2736 0016 9A61     		str	r2, [r3, #24]
 2737 0018 C046     		nop
 2738 001a BD46     		mov	sp, r7
 2739 001c 02B0     		add	sp, sp, #8
 2740              		@ sp needed
 2741 001e 80BD     		pop	{r7, pc}
 2742              		.cfi_endproc
 2743              	.LFE2985:
 2745              		.section	.text._ZN3mcu4GPIO5clearEj,"axG",%progbits,_ZN3mcu4GPIO5clearEj,comdat
 2746              		.align	1
 2747              		.weak	_ZN3mcu4GPIO5clearEj
 2748              		.syntax unified
 2749              		.code	16
 2750              		.thumb_func
 2751              		.fpu softvfp
 2753              	_ZN3mcu4GPIO5clearEj:
 2754              	.LFB2986:
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 2755              		.loc 11 48 0
 2756              		.cfi_startproc
 2757              		@ args = 0, pretend = 0, frame = 8
 2758              		@ frame_needed = 1, uses_anonymous_args = 0
 2759 0000 80B5     		push	{r7, lr}
 2760              	.LCFI137:
 2761              		.cfi_def_cfa_offset 8
 2762              		.cfi_offset 7, -8
 2763              		.cfi_offset 14, -4
 2764 0002 82B0     		sub	sp, sp, #8
 2765              	.LCFI138:
 2766              		.cfi_def_cfa_offset 16
 2767 0004 00AF     		add	r7, sp, #0
 2768              	.LCFI139:
 2769              		.cfi_def_cfa_register 7
 2770 0006 7860     		str	r0, [r7, #4]
 2771 0008 3960     		str	r1, [r7]
 2772              		.loc 11 48 0
 2773 000a 3B68     		ldr	r3, [r7]
 2774 000c 1033     		adds	r3, r3, #16
 2775 000e 0122     		movs	r2, #1
 2776 0010 9A40     		lsls	r2, r2, r3
 2777 0012 1300     		movs	r3, r2
 2778 0014 1A00     		movs	r2, r3
 2779 0016 7B68     		ldr	r3, [r7, #4]
 2780 0018 9A61     		str	r2, [r3, #24]
 2781 001a C046     		nop
 2782 001c BD46     		mov	sp, r7
 2783 001e 02B0     		add	sp, sp, #8
 2784              		@ sp needed
 2785 0020 80BD     		pop	{r7, pc}
 2786              		.cfi_endproc
 2787              	.LFE2986:
 2789              		.section	.text._ZN3mcu4GPIO6is_setEj,"axG",%progbits,_ZN3mcu4GPIO6is_setEj,comdat
 2790              		.align	1
 2791              		.weak	_ZN3mcu4GPIO6is_setEj
 2792              		.syntax unified
ARM GAS  /tmp/cc03sYHg.s 			page 77


 2793              		.code	16
 2794              		.thumb_func
 2795              		.fpu softvfp
 2797              	_ZN3mcu4GPIO6is_setEj:
 2798              	.LFB2987:
  49:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 2799              		.loc 11 49 0
 2800              		.cfi_startproc
 2801              		@ args = 0, pretend = 0, frame = 8
 2802              		@ frame_needed = 1, uses_anonymous_args = 0
 2803 0000 80B5     		push	{r7, lr}
 2804              	.LCFI140:
 2805              		.cfi_def_cfa_offset 8
 2806              		.cfi_offset 7, -8
 2807              		.cfi_offset 14, -4
 2808 0002 82B0     		sub	sp, sp, #8
 2809              	.LCFI141:
 2810              		.cfi_def_cfa_offset 16
 2811 0004 00AF     		add	r7, sp, #0
 2812              	.LCFI142:
 2813              		.cfi_def_cfa_register 7
 2814 0006 7860     		str	r0, [r7, #4]
 2815 0008 3960     		str	r1, [r7]
 2816              		.loc 11 49 0
 2817 000a 7B68     		ldr	r3, [r7, #4]
 2818 000c 1B69     		ldr	r3, [r3, #16]
 2819 000e 0121     		movs	r1, #1
 2820 0010 3A68     		ldr	r2, [r7]
 2821 0012 9140     		lsls	r1, r1, r2
 2822 0014 0A00     		movs	r2, r1
 2823 0016 1340     		ands	r3, r2
 2824 0018 5A1E     		subs	r2, r3, #1
 2825 001a 9341     		sbcs	r3, r3, r2
 2826 001c DBB2     		uxtb	r3, r3
 2827 001e 1800     		movs	r0, r3
 2828 0020 BD46     		mov	sp, r7
 2829 0022 02B0     		add	sp, sp, #8
 2830              		@ sp needed
 2831 0024 80BD     		pop	{r7, pc}
 2832              		.cfi_endproc
 2833              	.LFE2987:
 2835              		.section	.rodata._ZN12_GLOBAL__N_1L12fibo_exampleE,"a",%progbits
 2836              		.align	2
 2839              	_ZN12_GLOBAL__N_1L12fibo_exampleE:
 2840 0000 01000000 		.word	1
 2841 0004 01000000 		.word	1
 2842 0008 02000000 		.word	2
 2843 000c 03000000 		.word	3
 2844 0010 05000000 		.word	5
 2845 0014 08000000 		.word	8
 2846              		.section	.text._ZN3PinC2ERN3mcu4GPIOEi,"axG",%progbits,_ZN3PinC5ERN3mcu4GPIOEi,comdat
 2847              		.align	1
 2848              		.weak	_ZN3PinC2ERN3mcu4GPIOEi
 2849              		.syntax unified
 2850              		.code	16
 2851              		.thumb_func
 2852              		.fpu softvfp
ARM GAS  /tmp/cc03sYHg.s 			page 78


 2854              	_ZN3PinC2ERN3mcu4GPIOEi:
 2855              	.LFB3534:
 2856              		.file 12 "mculib3/src/pin.h"
   1:mculib3/src/pin.h **** #pragma once
   2:mculib3/src/pin.h **** 
   3:mculib3/src/pin.h **** #include "periph_gpio.h"
   4:mculib3/src/pin.h **** #include "pins.h"
   5:mculib3/src/pin.h **** #include "meta.h"
   6:mculib3/src/pin.h **** 
   7:mculib3/src/pin.h **** #if defined(USE_MOCK_GPIO)
   8:mculib3/src/pin.h **** using GPIO = mock::GPIO;
   9:mculib3/src/pin.h **** #else
  10:mculib3/src/pin.h **** using GPIO = mcu::GPIO;
  11:mculib3/src/pin.h **** #endif
  12:mculib3/src/pin.h **** 
  13:mculib3/src/pin.h **** class Pin {
  14:mculib3/src/pin.h ****    GPIO& port;
  15:mculib3/src/pin.h ****    const int n;
  16:mculib3/src/pin.h **** public:
  17:mculib3/src/pin.h ****    Pin (GPIO& port, int n) : port{port}, n{n} {}
 2857              		.loc 12 17 0
 2858              		.cfi_startproc
 2859              		@ args = 0, pretend = 0, frame = 16
 2860              		@ frame_needed = 1, uses_anonymous_args = 0
 2861 0000 80B5     		push	{r7, lr}
 2862              	.LCFI143:
 2863              		.cfi_def_cfa_offset 8
 2864              		.cfi_offset 7, -8
 2865              		.cfi_offset 14, -4
 2866 0002 84B0     		sub	sp, sp, #16
 2867              	.LCFI144:
 2868              		.cfi_def_cfa_offset 24
 2869 0004 00AF     		add	r7, sp, #0
 2870              	.LCFI145:
 2871              		.cfi_def_cfa_register 7
 2872 0006 F860     		str	r0, [r7, #12]
 2873 0008 B960     		str	r1, [r7, #8]
 2874 000a 7A60     		str	r2, [r7, #4]
 2875              	.LBB12:
 2876              		.loc 12 17 0
 2877 000c FB68     		ldr	r3, [r7, #12]
 2878 000e BA68     		ldr	r2, [r7, #8]
 2879 0010 1A60     		str	r2, [r3]
 2880 0012 FB68     		ldr	r3, [r7, #12]
 2881 0014 7A68     		ldr	r2, [r7, #4]
 2882 0016 5A60     		str	r2, [r3, #4]
 2883              	.LBE12:
 2884 0018 FB68     		ldr	r3, [r7, #12]
 2885 001a 1800     		movs	r0, r3
 2886 001c BD46     		mov	sp, r7
 2887 001e 04B0     		add	sp, sp, #16
 2888              		@ sp needed
 2889 0020 80BD     		pop	{r7, pc}
 2890              		.cfi_endproc
 2891              	.LFE3534:
 2893              		.weak	_ZN3PinC1ERN3mcu4GPIOEi
 2894              		.thumb_set _ZN3PinC1ERN3mcu4GPIOEi,_ZN3PinC2ERN3mcu4GPIOEi
ARM GAS  /tmp/cc03sYHg.s 			page 79


 2895              		.section	.text._ZN3Pin3setEv,"axG",%progbits,_ZN3Pin3setEv,comdat
 2896              		.align	1
 2897              		.weak	_ZN3Pin3setEv
 2898              		.syntax unified
 2899              		.code	16
 2900              		.thumb_func
 2901              		.fpu softvfp
 2903              	_ZN3Pin3setEv:
 2904              	.LFB3537:
  18:mculib3/src/pin.h **** 
  19:mculib3/src/pin.h ****    template<class Pin_, mcu::PinMode mode = mcu::PinMode::Input> static auto& make()
  20:mculib3/src/pin.h ****    {
  21:mculib3/src/pin.h ****       static Pin pin { mcu::make_reference<Pin_::periph>(), Pin_::n };
  22:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
  23:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
  24:mculib3/src/pin.h ****       pin.port.template init<Pin_, mode>();
  25:mculib3/src/pin.h ****       return pin;
  26:mculib3/src/pin.h ****    }
  27:mculib3/src/pin.h **** 
  28:mculib3/src/pin.h ****    void set()       { port.set(n);             }
 2905              		.loc 12 28 0
 2906              		.cfi_startproc
 2907              		@ args = 0, pretend = 0, frame = 8
 2908              		@ frame_needed = 1, uses_anonymous_args = 0
 2909 0000 80B5     		push	{r7, lr}
 2910              	.LCFI146:
 2911              		.cfi_def_cfa_offset 8
 2912              		.cfi_offset 7, -8
 2913              		.cfi_offset 14, -4
 2914 0002 82B0     		sub	sp, sp, #8
 2915              	.LCFI147:
 2916              		.cfi_def_cfa_offset 16
 2917 0004 00AF     		add	r7, sp, #0
 2918              	.LCFI148:
 2919              		.cfi_def_cfa_register 7
 2920 0006 7860     		str	r0, [r7, #4]
 2921              		.loc 12 28 0
 2922 0008 7B68     		ldr	r3, [r7, #4]
 2923 000a 1A68     		ldr	r2, [r3]
 2924 000c 7B68     		ldr	r3, [r7, #4]
 2925 000e 5B68     		ldr	r3, [r3, #4]
 2926 0010 1900     		movs	r1, r3
 2927 0012 1000     		movs	r0, r2
 2928 0014 FFF7FEFF 		bl	_ZN3mcu4GPIO3setEj
 2929 0018 C046     		nop
 2930 001a BD46     		mov	sp, r7
 2931 001c 02B0     		add	sp, sp, #8
 2932              		@ sp needed
 2933 001e 80BD     		pop	{r7, pc}
 2934              		.cfi_endproc
 2935              	.LFE3537:
 2937              		.section	.text._ZN3Pin5clearEv,"axG",%progbits,_ZN3Pin5clearEv,comdat
 2938              		.align	1
 2939              		.weak	_ZN3Pin5clearEv
 2940              		.syntax unified
 2941              		.code	16
 2942              		.thumb_func
ARM GAS  /tmp/cc03sYHg.s 			page 80


 2943              		.fpu softvfp
 2945              	_ZN3Pin5clearEv:
 2946              	.LFB3538:
  29:mculib3/src/pin.h ****    void clear()     { port.clear(n);           }
 2947              		.loc 12 29 0
 2948              		.cfi_startproc
 2949              		@ args = 0, pretend = 0, frame = 8
 2950              		@ frame_needed = 1, uses_anonymous_args = 0
 2951 0000 80B5     		push	{r7, lr}
 2952              	.LCFI149:
 2953              		.cfi_def_cfa_offset 8
 2954              		.cfi_offset 7, -8
 2955              		.cfi_offset 14, -4
 2956 0002 82B0     		sub	sp, sp, #8
 2957              	.LCFI150:
 2958              		.cfi_def_cfa_offset 16
 2959 0004 00AF     		add	r7, sp, #0
 2960              	.LCFI151:
 2961              		.cfi_def_cfa_register 7
 2962 0006 7860     		str	r0, [r7, #4]
 2963              		.loc 12 29 0
 2964 0008 7B68     		ldr	r3, [r7, #4]
 2965 000a 1A68     		ldr	r2, [r3]
 2966 000c 7B68     		ldr	r3, [r7, #4]
 2967 000e 5B68     		ldr	r3, [r3, #4]
 2968 0010 1900     		movs	r1, r3
 2969 0012 1000     		movs	r0, r2
 2970 0014 FFF7FEFF 		bl	_ZN3mcu4GPIO5clearEj
 2971 0018 C046     		nop
 2972 001a BD46     		mov	sp, r7
 2973 001c 02B0     		add	sp, sp, #8
 2974              		@ sp needed
 2975 001e 80BD     		pop	{r7, pc}
 2976              		.cfi_endproc
 2977              	.LFE3538:
 2979              		.section	.text._ZN3Pin6is_setEv,"axG",%progbits,_ZN3Pin6is_setEv,comdat
 2980              		.align	1
 2981              		.weak	_ZN3Pin6is_setEv
 2982              		.syntax unified
 2983              		.code	16
 2984              		.thumb_func
 2985              		.fpu softvfp
 2987              	_ZN3Pin6is_setEv:
 2988              	.LFB3539:
  30:mculib3/src/pin.h ****    bool is_set()    { return port.is_set(n);   }
 2989              		.loc 12 30 0
 2990              		.cfi_startproc
 2991              		@ args = 0, pretend = 0, frame = 8
 2992              		@ frame_needed = 1, uses_anonymous_args = 0
 2993 0000 80B5     		push	{r7, lr}
 2994              	.LCFI152:
 2995              		.cfi_def_cfa_offset 8
 2996              		.cfi_offset 7, -8
 2997              		.cfi_offset 14, -4
 2998 0002 82B0     		sub	sp, sp, #8
 2999              	.LCFI153:
 3000              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc03sYHg.s 			page 81


 3001 0004 00AF     		add	r7, sp, #0
 3002              	.LCFI154:
 3003              		.cfi_def_cfa_register 7
 3004 0006 7860     		str	r0, [r7, #4]
 3005              		.loc 12 30 0
 3006 0008 7B68     		ldr	r3, [r7, #4]
 3007 000a 1A68     		ldr	r2, [r3]
 3008 000c 7B68     		ldr	r3, [r7, #4]
 3009 000e 5B68     		ldr	r3, [r3, #4]
 3010 0010 1900     		movs	r1, r3
 3011 0012 1000     		movs	r0, r2
 3012 0014 FFF7FEFF 		bl	_ZN3mcu4GPIO6is_setEj
 3013 0018 0300     		movs	r3, r0
 3014 001a 1800     		movs	r0, r3
 3015 001c BD46     		mov	sp, r7
 3016 001e 02B0     		add	sp, sp, #8
 3017              		@ sp needed
 3018 0020 80BD     		pop	{r7, pc}
 3019              		.cfi_endproc
 3020              	.LFE3539:
 3022              		.section	.text._ZN3PinaSEb,"axG",%progbits,_ZN3PinaSEb,comdat
 3023              		.align	1
 3024              		.weak	_ZN3PinaSEb
 3025              		.syntax unified
 3026              		.code	16
 3027              		.thumb_func
 3028              		.fpu softvfp
 3030              	_ZN3PinaSEb:
 3031              	.LFB3541:
  31:mculib3/src/pin.h ****    void toggle()    { port.toggle(n);          }
  32:mculib3/src/pin.h **** 
  33:mculib3/src/pin.h ****    bool operator=  (bool v) { v ? set() : clear(); return v; }
 3032              		.loc 12 33 0
 3033              		.cfi_startproc
 3034              		@ args = 0, pretend = 0, frame = 8
 3035              		@ frame_needed = 1, uses_anonymous_args = 0
 3036 0000 80B5     		push	{r7, lr}
 3037              	.LCFI155:
 3038              		.cfi_def_cfa_offset 8
 3039              		.cfi_offset 7, -8
 3040              		.cfi_offset 14, -4
 3041 0002 82B0     		sub	sp, sp, #8
 3042              	.LCFI156:
 3043              		.cfi_def_cfa_offset 16
 3044 0004 00AF     		add	r7, sp, #0
 3045              	.LCFI157:
 3046              		.cfi_def_cfa_register 7
 3047 0006 7860     		str	r0, [r7, #4]
 3048 0008 0A00     		movs	r2, r1
 3049 000a FB1C     		adds	r3, r7, #3
 3050 000c 1A70     		strb	r2, [r3]
 3051              		.loc 12 33 0
 3052 000e FB1C     		adds	r3, r7, #3
 3053 0010 1B78     		ldrb	r3, [r3]
 3054 0012 002B     		cmp	r3, #0
 3055 0014 04D0     		beq	.L129
 3056              		.loc 12 33 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/cc03sYHg.s 			page 82


 3057 0016 7B68     		ldr	r3, [r7, #4]
 3058 0018 1800     		movs	r0, r3
 3059 001a FFF7FEFF 		bl	_ZN3Pin3setEv
 3060 001e 03E0     		b	.L130
 3061              	.L129:
 3062              		.loc 12 33 0 discriminator 2
 3063 0020 7B68     		ldr	r3, [r7, #4]
 3064 0022 1800     		movs	r0, r3
 3065 0024 FFF7FEFF 		bl	_ZN3Pin5clearEv
 3066              	.L130:
 3067              		.loc 12 33 0 discriminator 4
 3068 0028 FB1C     		adds	r3, r7, #3
 3069 002a 1B78     		ldrb	r3, [r3]
 3070 002c 1800     		movs	r0, r3
 3071 002e BD46     		mov	sp, r7
 3072 0030 02B0     		add	sp, sp, #8
 3073              		@ sp needed
 3074 0032 80BD     		pop	{r7, pc}
 3075              		.cfi_endproc
 3076              	.LFE3541:
 3078              		.section	.text._ZN3PincvbEv,"axG",%progbits,_ZN3PincvbEv,comdat
 3079              		.align	1
 3080              		.weak	_ZN3PincvbEv
 3081              		.syntax unified
 3082              		.code	16
 3083              		.thumb_func
 3084              		.fpu softvfp
 3086              	_ZN3PincvbEv:
 3087              	.LFB3543:
  34:mculib3/src/pin.h ****    bool operator^= (bool v) 
  35:mculib3/src/pin.h ****    {
  36:mculib3/src/pin.h ****       auto tmp {is_set()};
  37:mculib3/src/pin.h ****       if (v) toggle();
  38:mculib3/src/pin.h ****       return tmp ^ v;
  39:mculib3/src/pin.h ****    }
  40:mculib3/src/pin.h ****    operator bool() { return is_set(); }
 3088              		.loc 12 40 0 is_stmt 1
 3089              		.cfi_startproc
 3090              		@ args = 0, pretend = 0, frame = 8
 3091              		@ frame_needed = 1, uses_anonymous_args = 0
 3092 0000 80B5     		push	{r7, lr}
 3093              	.LCFI158:
 3094              		.cfi_def_cfa_offset 8
 3095              		.cfi_offset 7, -8
 3096              		.cfi_offset 14, -4
 3097 0002 82B0     		sub	sp, sp, #8
 3098              	.LCFI159:
 3099              		.cfi_def_cfa_offset 16
 3100 0004 00AF     		add	r7, sp, #0
 3101              	.LCFI160:
 3102              		.cfi_def_cfa_register 7
 3103 0006 7860     		str	r0, [r7, #4]
 3104              		.loc 12 40 0
 3105 0008 7B68     		ldr	r3, [r7, #4]
 3106 000a 1800     		movs	r0, r3
 3107 000c FFF7FEFF 		bl	_ZN3Pin6is_setEv
 3108 0010 0300     		movs	r3, r0
ARM GAS  /tmp/cc03sYHg.s 			page 83


 3109 0012 1800     		movs	r0, r3
 3110 0014 BD46     		mov	sp, r7
 3111 0016 02B0     		add	sp, sp, #8
 3112              		@ sp needed
 3113 0018 80BD     		pop	{r7, pc}
 3114              		.cfi_endproc
 3115              	.LFE3543:
 3117              		.section	.text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE,"axG",%progbits,_ZN3mcu5USART3setENS_
 3118              		.align	1
 3119              		.weak	_ZN3mcu5USART3setENS_10USART_bits3CR16ParityE
 3120              		.syntax unified
 3121              		.code	16
 3122              		.thumb_func
 3123              		.fpu softvfp
 3125              	_ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:
 3126              	.LFB3546:
 3127              		.file 13 "mculib3/src/periph/usart_f0.h"
   1:mculib3/src/periph/usart_f0.h **** #pragma once
   2:mculib3/src/periph/usart_f0.h **** 
   3:mculib3/src/periph/usart_f0.h **** #include <type_traits>
   4:mculib3/src/periph/usart_f0.h **** #include "bits_usart_f0.h"
   5:mculib3/src/periph/usart_f0.h **** #include "periph_rcc.h"
   6:mculib3/src/periph/usart_f0.h **** #include "pin.h"
   7:mculib3/src/periph/usart_f0.h **** #include "meta.h"
   8:mculib3/src/periph/usart_f0.h **** 
   9:mculib3/src/periph/usart_f0.h **** namespace mcu {
  10:mculib3/src/periph/usart_f0.h **** 
  11:mculib3/src/periph/usart_f0.h **** class USART {
  12:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR1 CR1;  // Control register 1,                offset: 0x00 
  13:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR2 CR2;  // Control register 2,                offset: 0x04 
  14:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR3 CR3;  // Control register 3,                offset: 0x08
  15:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        BRR;  // Baud rate register,                offset: 0x0C
  16:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        GTPR; // Guard time and prescaler register, offset: 0x10
  17:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RTOR; // Receiver Time Out register,        offset: 0x14  
  18:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RQR;  // Request register,                  offset: 0x18
  19:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ISR;  // Interrupt and status register,     offset: 0x1C
  20:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ICR;  // Interrupt flag Clear register,     offset: 0x20
  21:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RDR;  // Receive Data register,             offset: 0x24
  22:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        TDR;  // Transmit Data register,            offset: 0x28
  23:mculib3/src/periph/usart_f0.h **** 
  24:mculib3/src/periph/usart_f0.h **** public:
  25:mculib3/src/periph/usart_f0.h ****    using CMSIS_type     = USART_TypeDef;
  26:mculib3/src/periph/usart_f0.h ****    using Parity         = USART_bits::CR1::Parity;
  27:mculib3/src/periph/usart_f0.h ****    using DataBits       = USART_bits::CR1::DataBits;
  28:mculib3/src/periph/usart_f0.h ****    using StopBits       = USART_bits::CR2::StopBits;
  29:mculib3/src/periph/usart_f0.h **** 
  30:mculib3/src/periph/usart_f0.h ****    enum Baudrate {
  31:mculib3/src/periph/usart_f0.h ****       BR9600   = 0b000, // modbus time 4 ms
  32:mculib3/src/periph/usart_f0.h ****       BR14400  = 0b001, // modbus time 3 ms
  33:mculib3/src/periph/usart_f0.h ****       BR19200  = 0b010, // modbus time 2 ms
  34:mculib3/src/periph/usart_f0.h ****       BR28800  = 0b011, // modbus time 2 ms
  35:mculib3/src/periph/usart_f0.h ****       BR38400  = 0b100, // modbus time 2 ms
  36:mculib3/src/periph/usart_f0.h ****       BR57600  = 0b101, // modbus time 2 ms
  37:mculib3/src/periph/usart_f0.h ****       BR76800  = 0b110, // modbus time 2 ms
  38:mculib3/src/periph/usart_f0.h ****       BR115200 = 0b111  // modbus time 2 ms
  39:mculib3/src/periph/usart_f0.h ****    };
  40:mculib3/src/periph/usart_f0.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 84


  41:mculib3/src/periph/usart_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  42:mculib3/src/periph/usart_f0.h **** 
  43:mculib3/src/periph/usart_f0.h ****    USART& set (Parity         v)         {CR1.PS    = v; return *this;}
 3128              		.loc 13 43 0
 3129              		.cfi_startproc
 3130              		@ args = 0, pretend = 0, frame = 8
 3131              		@ frame_needed = 1, uses_anonymous_args = 0
 3132 0000 80B5     		push	{r7, lr}
 3133              	.LCFI161:
 3134              		.cfi_def_cfa_offset 8
 3135              		.cfi_offset 7, -8
 3136              		.cfi_offset 14, -4
 3137 0002 82B0     		sub	sp, sp, #8
 3138              	.LCFI162:
 3139              		.cfi_def_cfa_offset 16
 3140 0004 00AF     		add	r7, sp, #0
 3141              	.LCFI163:
 3142              		.cfi_def_cfa_register 7
 3143 0006 7860     		str	r0, [r7, #4]
 3144 0008 0A00     		movs	r2, r1
 3145 000a FB1C     		adds	r3, r7, #3
 3146 000c 1A70     		strb	r2, [r3]
 3147              		.loc 13 43 0
 3148 000e FB1C     		adds	r3, r7, #3
 3149 0010 1B78     		ldrb	r3, [r3]
 3150 0012 0122     		movs	r2, #1
 3151 0014 1340     		ands	r3, r2
 3152 0016 DAB2     		uxtb	r2, r3
 3153 0018 7B68     		ldr	r3, [r7, #4]
 3154 001a 0121     		movs	r1, #1
 3155 001c 0A40     		ands	r2, r1
 3156 001e 5202     		lsls	r2, r2, #9
 3157 0020 1968     		ldr	r1, [r3]
 3158 0022 0448     		ldr	r0, .L136
 3159 0024 0140     		ands	r1, r0
 3160 0026 0A43     		orrs	r2, r1
 3161 0028 1A60     		str	r2, [r3]
 3162 002a 7B68     		ldr	r3, [r7, #4]
 3163 002c 1800     		movs	r0, r3
 3164 002e BD46     		mov	sp, r7
 3165 0030 02B0     		add	sp, sp, #8
 3166              		@ sp needed
 3167 0032 80BD     		pop	{r7, pc}
 3168              	.L137:
 3169              		.align	2
 3170              	.L136:
 3171 0034 FFFDFFFF 		.word	-513
 3172              		.cfi_endproc
 3173              	.LFE3546:
 3175              		.section	.text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE,"axG",%progbits,_ZN3mcu5USART3setEN
 3176              		.align	1
 3177              		.weak	_ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE
 3178              		.syntax unified
 3179              		.code	16
 3180              		.thumb_func
 3181              		.fpu softvfp
 3183              	_ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:
ARM GAS  /tmp/cc03sYHg.s 			page 85


 3184              	.LFB3547:
  44:mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
 3185              		.loc 13 44 0
 3186              		.cfi_startproc
 3187              		@ args = 0, pretend = 0, frame = 8
 3188              		@ frame_needed = 1, uses_anonymous_args = 0
 3189 0000 80B5     		push	{r7, lr}
 3190              	.LCFI164:
 3191              		.cfi_def_cfa_offset 8
 3192              		.cfi_offset 7, -8
 3193              		.cfi_offset 14, -4
 3194 0002 82B0     		sub	sp, sp, #8
 3195              	.LCFI165:
 3196              		.cfi_def_cfa_offset 16
 3197 0004 00AF     		add	r7, sp, #0
 3198              	.LCFI166:
 3199              		.cfi_def_cfa_register 7
 3200 0006 7860     		str	r0, [r7, #4]
 3201 0008 0A00     		movs	r2, r1
 3202 000a FB1C     		adds	r3, r7, #3
 3203 000c 1A70     		strb	r2, [r3]
 3204              		.loc 13 44 0
 3205 000e FB1C     		adds	r3, r7, #3
 3206 0010 1B78     		ldrb	r3, [r3]
 3207 0012 0122     		movs	r2, #1
 3208 0014 1340     		ands	r3, r2
 3209 0016 DAB2     		uxtb	r2, r3
 3210 0018 7B68     		ldr	r3, [r7, #4]
 3211 001a 0121     		movs	r1, #1
 3212 001c 0A40     		ands	r2, r1
 3213 001e 1203     		lsls	r2, r2, #12
 3214 0020 1968     		ldr	r1, [r3]
 3215 0022 0448     		ldr	r0, .L140
 3216 0024 0140     		ands	r1, r0
 3217 0026 0A43     		orrs	r2, r1
 3218 0028 1A60     		str	r2, [r3]
 3219 002a 7B68     		ldr	r3, [r7, #4]
 3220 002c 1800     		movs	r0, r3
 3221 002e BD46     		mov	sp, r7
 3222 0030 02B0     		add	sp, sp, #8
 3223              		@ sp needed
 3224 0032 80BD     		pop	{r7, pc}
 3225              	.L141:
 3226              		.align	2
 3227              	.L140:
 3228 0034 FFEFFFFF 		.word	-4097
 3229              		.cfi_endproc
 3230              	.LFE3547:
 3232              		.section	.text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE,"axG",%progbits,_ZN3mcu5USART3setEN
 3233              		.align	1
 3234              		.weak	_ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE
 3235              		.syntax unified
 3236              		.code	16
 3237              		.thumb_func
 3238              		.fpu softvfp
 3240              	_ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:
 3241              	.LFB3548:
ARM GAS  /tmp/cc03sYHg.s 			page 86


  45:mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
 3242              		.loc 13 45 0
 3243              		.cfi_startproc
 3244              		@ args = 0, pretend = 0, frame = 8
 3245              		@ frame_needed = 1, uses_anonymous_args = 0
 3246 0000 80B5     		push	{r7, lr}
 3247              	.LCFI167:
 3248              		.cfi_def_cfa_offset 8
 3249              		.cfi_offset 7, -8
 3250              		.cfi_offset 14, -4
 3251 0002 82B0     		sub	sp, sp, #8
 3252              	.LCFI168:
 3253              		.cfi_def_cfa_offset 16
 3254 0004 00AF     		add	r7, sp, #0
 3255              	.LCFI169:
 3256              		.cfi_def_cfa_register 7
 3257 0006 7860     		str	r0, [r7, #4]
 3258 0008 0A00     		movs	r2, r1
 3259 000a FB1C     		adds	r3, r7, #3
 3260 000c 1A70     		strb	r2, [r3]
 3261              		.loc 13 45 0
 3262 000e FB1C     		adds	r3, r7, #3
 3263 0010 1B78     		ldrb	r3, [r3]
 3264 0012 0322     		movs	r2, #3
 3265 0014 1340     		ands	r3, r2
 3266 0016 DAB2     		uxtb	r2, r3
 3267 0018 7B68     		ldr	r3, [r7, #4]
 3268 001a 0321     		movs	r1, #3
 3269 001c 0A40     		ands	r2, r1
 3270 001e 1203     		lsls	r2, r2, #12
 3271 0020 5968     		ldr	r1, [r3, #4]
 3272 0022 0448     		ldr	r0, .L144
 3273 0024 0140     		ands	r1, r0
 3274 0026 0A43     		orrs	r2, r1
 3275 0028 5A60     		str	r2, [r3, #4]
 3276 002a 7B68     		ldr	r3, [r7, #4]
 3277 002c 1800     		movs	r0, r3
 3278 002e BD46     		mov	sp, r7
 3279 0030 02B0     		add	sp, sp, #8
 3280              		@ sp needed
 3281 0032 80BD     		pop	{r7, pc}
 3282              	.L145:
 3283              		.align	2
 3284              	.L144:
 3285 0034 FFCFFFFF 		.word	-12289
 3286              		.cfi_endproc
 3287              	.LFE3548:
 3289              		.section	.text._ZN3mcu5USART6enableEv,"axG",%progbits,_ZN3mcu5USART6enableEv,comdat
 3290              		.align	1
 3291              		.weak	_ZN3mcu5USART6enableEv
 3292              		.syntax unified
 3293              		.code	16
 3294              		.thumb_func
 3295              		.fpu softvfp
 3297              	_ZN3mcu5USART6enableEv:
 3298              	.LFB3549:
  46:mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
ARM GAS  /tmp/cc03sYHg.s 			page 87


  47:mculib3/src/periph/usart_f0.h **** 
  48:mculib3/src/periph/usart_f0.h ****    USART& enable        (){CR1.UE   = true;  return *this;}
 3299              		.loc 13 48 0
 3300              		.cfi_startproc
 3301              		@ args = 0, pretend = 0, frame = 8
 3302              		@ frame_needed = 1, uses_anonymous_args = 0
 3303 0000 80B5     		push	{r7, lr}
 3304              	.LCFI170:
 3305              		.cfi_def_cfa_offset 8
 3306              		.cfi_offset 7, -8
 3307              		.cfi_offset 14, -4
 3308 0002 82B0     		sub	sp, sp, #8
 3309              	.LCFI171:
 3310              		.cfi_def_cfa_offset 16
 3311 0004 00AF     		add	r7, sp, #0
 3312              	.LCFI172:
 3313              		.cfi_def_cfa_register 7
 3314 0006 7860     		str	r0, [r7, #4]
 3315              		.loc 13 48 0
 3316 0008 7B68     		ldr	r3, [r7, #4]
 3317 000a 1A68     		ldr	r2, [r3]
 3318 000c 0121     		movs	r1, #1
 3319 000e 0A43     		orrs	r2, r1
 3320 0010 1A60     		str	r2, [r3]
 3321 0012 7B68     		ldr	r3, [r7, #4]
 3322 0014 1800     		movs	r0, r3
 3323 0016 BD46     		mov	sp, r7
 3324 0018 02B0     		add	sp, sp, #8
 3325              		@ sp needed
 3326 001a 80BD     		pop	{r7, pc}
 3327              		.cfi_endproc
 3328              	.LFE3549:
 3330              		.section	.text._ZN3mcu5USART9rx_enableEv,"axG",%progbits,_ZN3mcu5USART9rx_enableEv,comdat
 3331              		.align	1
 3332              		.weak	_ZN3mcu5USART9rx_enableEv
 3333              		.syntax unified
 3334              		.code	16
 3335              		.thumb_func
 3336              		.fpu softvfp
 3338              	_ZN3mcu5USART9rx_enableEv:
 3339              	.LFB3551:
  49:mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
  50:mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
 3340              		.loc 13 50 0
 3341              		.cfi_startproc
 3342              		@ args = 0, pretend = 0, frame = 8
 3343              		@ frame_needed = 1, uses_anonymous_args = 0
 3344 0000 80B5     		push	{r7, lr}
 3345              	.LCFI173:
 3346              		.cfi_def_cfa_offset 8
 3347              		.cfi_offset 7, -8
 3348              		.cfi_offset 14, -4
 3349 0002 82B0     		sub	sp, sp, #8
 3350              	.LCFI174:
 3351              		.cfi_def_cfa_offset 16
 3352 0004 00AF     		add	r7, sp, #0
 3353              	.LCFI175:
ARM GAS  /tmp/cc03sYHg.s 			page 88


 3354              		.cfi_def_cfa_register 7
 3355 0006 7860     		str	r0, [r7, #4]
 3356              		.loc 13 50 0
 3357 0008 7B68     		ldr	r3, [r7, #4]
 3358 000a 1A68     		ldr	r2, [r3]
 3359 000c 0421     		movs	r1, #4
 3360 000e 0A43     		orrs	r2, r1
 3361 0010 1A60     		str	r2, [r3]
 3362 0012 7B68     		ldr	r3, [r7, #4]
 3363 0014 1800     		movs	r0, r3
 3364 0016 BD46     		mov	sp, r7
 3365 0018 02B0     		add	sp, sp, #8
 3366              		@ sp needed
 3367 001a 80BD     		pop	{r7, pc}
 3368              		.cfi_endproc
 3369              	.LFE3551:
 3371              		.section	.text._ZN3mcu5USART9tx_enableEv,"axG",%progbits,_ZN3mcu5USART9tx_enableEv,comdat
 3372              		.align	1
 3373              		.weak	_ZN3mcu5USART9tx_enableEv
 3374              		.syntax unified
 3375              		.code	16
 3376              		.thumb_func
 3377              		.fpu softvfp
 3379              	_ZN3mcu5USART9tx_enableEv:
 3380              	.LFB3553:
  51:mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
  52:mculib3/src/periph/usart_f0.h ****    USART& tx_enable     (){CR1.TE   = true;  return *this;}
 3381              		.loc 13 52 0
 3382              		.cfi_startproc
 3383              		@ args = 0, pretend = 0, frame = 8
 3384              		@ frame_needed = 1, uses_anonymous_args = 0
 3385 0000 80B5     		push	{r7, lr}
 3386              	.LCFI176:
 3387              		.cfi_def_cfa_offset 8
 3388              		.cfi_offset 7, -8
 3389              		.cfi_offset 14, -4
 3390 0002 82B0     		sub	sp, sp, #8
 3391              	.LCFI177:
 3392              		.cfi_def_cfa_offset 16
 3393 0004 00AF     		add	r7, sp, #0
 3394              	.LCFI178:
 3395              		.cfi_def_cfa_register 7
 3396 0006 7860     		str	r0, [r7, #4]
 3397              		.loc 13 52 0
 3398 0008 7B68     		ldr	r3, [r7, #4]
 3399 000a 1A68     		ldr	r2, [r3]
 3400 000c 0821     		movs	r1, #8
 3401 000e 0A43     		orrs	r2, r1
 3402 0010 1A60     		str	r2, [r3]
 3403 0012 7B68     		ldr	r3, [r7, #4]
 3404 0014 1800     		movs	r0, r3
 3405 0016 BD46     		mov	sp, r7
 3406 0018 02B0     		add	sp, sp, #8
 3407              		@ sp needed
 3408 001a 80BD     		pop	{r7, pc}
 3409              		.cfi_endproc
 3410              	.LFE3553:
ARM GAS  /tmp/cc03sYHg.s 			page 89


 3412              		.section	.text._ZN3mcu5USART13DMA_tx_enableEv,"axG",%progbits,_ZN3mcu5USART13DMA_tx_enableEv,comda
 3413              		.align	1
 3414              		.weak	_ZN3mcu5USART13DMA_tx_enableEv
 3415              		.syntax unified
 3416              		.code	16
 3417              		.thumb_func
 3418              		.fpu softvfp
 3420              	_ZN3mcu5USART13DMA_tx_enableEv:
 3421              	.LFB3557:
  53:mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
  54:mculib3/src/periph/usart_f0.h ****    USART& rts_enable    (){CR3.RTSE = true;  return *this;}
  55:mculib3/src/periph/usart_f0.h ****    USART& rts_disable   (){CR3.RTSE = false; return *this;}
  56:mculib3/src/periph/usart_f0.h ****    USART& DMA_tx_enable (){CR3.DMAT = true;  return *this;}
 3422              		.loc 13 56 0
 3423              		.cfi_startproc
 3424              		@ args = 0, pretend = 0, frame = 8
 3425              		@ frame_needed = 1, uses_anonymous_args = 0
 3426 0000 80B5     		push	{r7, lr}
 3427              	.LCFI179:
 3428              		.cfi_def_cfa_offset 8
 3429              		.cfi_offset 7, -8
 3430              		.cfi_offset 14, -4
 3431 0002 82B0     		sub	sp, sp, #8
 3432              	.LCFI180:
 3433              		.cfi_def_cfa_offset 16
 3434 0004 00AF     		add	r7, sp, #0
 3435              	.LCFI181:
 3436              		.cfi_def_cfa_register 7
 3437 0006 7860     		str	r0, [r7, #4]
 3438              		.loc 13 56 0
 3439 0008 7B68     		ldr	r3, [r7, #4]
 3440 000a 9A68     		ldr	r2, [r3, #8]
 3441 000c 8021     		movs	r1, #128
 3442 000e 0A43     		orrs	r2, r1
 3443 0010 9A60     		str	r2, [r3, #8]
 3444 0012 7B68     		ldr	r3, [r7, #4]
 3445 0014 1800     		movs	r0, r3
 3446 0016 BD46     		mov	sp, r7
 3447 0018 02B0     		add	sp, sp, #8
 3448              		@ sp needed
 3449 001a 80BD     		pop	{r7, pc}
 3450              		.cfi_endproc
 3451              	.LFE3557:
 3453              		.section	.text._ZN3mcu5USART13DMA_rx_enableEv,"axG",%progbits,_ZN3mcu5USART13DMA_rx_enableEv,comda
 3454              		.align	1
 3455              		.weak	_ZN3mcu5USART13DMA_rx_enableEv
 3456              		.syntax unified
 3457              		.code	16
 3458              		.thumb_func
 3459              		.fpu softvfp
 3461              	_ZN3mcu5USART13DMA_rx_enableEv:
 3462              	.LFB3558:
  57:mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
 3463              		.loc 13 57 0
 3464              		.cfi_startproc
 3465              		@ args = 0, pretend = 0, frame = 8
 3466              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc03sYHg.s 			page 90


 3467 0000 80B5     		push	{r7, lr}
 3468              	.LCFI182:
 3469              		.cfi_def_cfa_offset 8
 3470              		.cfi_offset 7, -8
 3471              		.cfi_offset 14, -4
 3472 0002 82B0     		sub	sp, sp, #8
 3473              	.LCFI183:
 3474              		.cfi_def_cfa_offset 16
 3475 0004 00AF     		add	r7, sp, #0
 3476              	.LCFI184:
 3477              		.cfi_def_cfa_register 7
 3478 0006 7860     		str	r0, [r7, #4]
 3479              		.loc 13 57 0
 3480 0008 7B68     		ldr	r3, [r7, #4]
 3481 000a 9A68     		ldr	r2, [r3, #8]
 3482 000c 4021     		movs	r1, #64
 3483 000e 0A43     		orrs	r2, r1
 3484 0010 9A60     		str	r2, [r3, #8]
 3485 0012 7B68     		ldr	r3, [r7, #4]
 3486 0014 1800     		movs	r0, r3
 3487 0016 BD46     		mov	sp, r7
 3488 0018 02B0     		add	sp, sp, #8
 3489              		@ sp needed
 3490 001a 80BD     		pop	{r7, pc}
 3491              		.cfi_endproc
 3492              	.LFE3558:
 3494              		.section	.text._ZN3mcu5USART13parity_enableEv,"axG",%progbits,_ZN3mcu5USART13parity_enableEv,comda
 3495              		.align	1
 3496              		.weak	_ZN3mcu5USART13parity_enableEv
 3497              		.syntax unified
 3498              		.code	16
 3499              		.thumb_func
 3500              		.fpu softvfp
 3502              	_ZN3mcu5USART13parity_enableEv:
 3503              	.LFB3559:
  58:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
 3504              		.loc 13 58 0
 3505              		.cfi_startproc
 3506              		@ args = 0, pretend = 0, frame = 8
 3507              		@ frame_needed = 1, uses_anonymous_args = 0
 3508 0000 80B5     		push	{r7, lr}
 3509              	.LCFI185:
 3510              		.cfi_def_cfa_offset 8
 3511              		.cfi_offset 7, -8
 3512              		.cfi_offset 14, -4
 3513 0002 82B0     		sub	sp, sp, #8
 3514              	.LCFI186:
 3515              		.cfi_def_cfa_offset 16
 3516 0004 00AF     		add	r7, sp, #0
 3517              	.LCFI187:
 3518              		.cfi_def_cfa_register 7
 3519 0006 7860     		str	r0, [r7, #4]
 3520              		.loc 13 58 0
 3521 0008 7B68     		ldr	r3, [r7, #4]
 3522 000a 1A68     		ldr	r2, [r3]
 3523 000c 8021     		movs	r1, #128
 3524 000e C900     		lsls	r1, r1, #3
ARM GAS  /tmp/cc03sYHg.s 			page 91


 3525 0010 0A43     		orrs	r2, r1
 3526 0012 1A60     		str	r2, [r3]
 3527 0014 7B68     		ldr	r3, [r7, #4]
 3528 0016 1800     		movs	r0, r3
 3529 0018 BD46     		mov	sp, r7
 3530 001a 02B0     		add	sp, sp, #8
 3531              		@ sp needed
 3532 001c 80BD     		pop	{r7, pc}
 3533              		.cfi_endproc
 3534              	.LFE3559:
 3536              		.section	.text._ZN3mcu5USART14parity_disableEv,"axG",%progbits,_ZN3mcu5USART14parity_disableEv,com
 3537              		.align	1
 3538              		.weak	_ZN3mcu5USART14parity_disableEv
 3539              		.syntax unified
 3540              		.code	16
 3541              		.thumb_func
 3542              		.fpu softvfp
 3544              	_ZN3mcu5USART14parity_disableEv:
 3545              	.LFB3560:
  59:mculib3/src/periph/usart_f0.h ****    USART& parity_disable(){CR1.PCE  = false; return *this;}
 3546              		.loc 13 59 0
 3547              		.cfi_startproc
 3548              		@ args = 0, pretend = 0, frame = 8
 3549              		@ frame_needed = 1, uses_anonymous_args = 0
 3550 0000 80B5     		push	{r7, lr}
 3551              	.LCFI188:
 3552              		.cfi_def_cfa_offset 8
 3553              		.cfi_offset 7, -8
 3554              		.cfi_offset 14, -4
 3555 0002 82B0     		sub	sp, sp, #8
 3556              	.LCFI189:
 3557              		.cfi_def_cfa_offset 16
 3558 0004 00AF     		add	r7, sp, #0
 3559              	.LCFI190:
 3560              		.cfi_def_cfa_register 7
 3561 0006 7860     		str	r0, [r7, #4]
 3562              		.loc 13 59 0
 3563 0008 7B68     		ldr	r3, [r7, #4]
 3564 000a 1A68     		ldr	r2, [r3]
 3565 000c 0349     		ldr	r1, .L160
 3566 000e 0A40     		ands	r2, r1
 3567 0010 1A60     		str	r2, [r3]
 3568 0012 7B68     		ldr	r3, [r7, #4]
 3569 0014 1800     		movs	r0, r3
 3570 0016 BD46     		mov	sp, r7
 3571 0018 02B0     		add	sp, sp, #8
 3572              		@ sp needed
 3573 001a 80BD     		pop	{r7, pc}
 3574              	.L161:
 3575              		.align	2
 3576              	.L160:
 3577 001c FFFBFFFF 		.word	-1025
 3578              		.cfi_endproc
 3579              	.LFE3560:
 3581              		.section	.text._ZN3mcu5USART13parity_enableEb,"axG",%progbits,_ZN3mcu5USART13parity_enableEb,comda
 3582              		.align	1
 3583              		.weak	_ZN3mcu5USART13parity_enableEb
ARM GAS  /tmp/cc03sYHg.s 			page 92


 3584              		.syntax unified
 3585              		.code	16
 3586              		.thumb_func
 3587              		.fpu softvfp
 3589              	_ZN3mcu5USART13parity_enableEb:
 3590              	.LFB3561:
  60:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
 3591              		.loc 13 60 0
 3592              		.cfi_startproc
 3593              		@ args = 0, pretend = 0, frame = 8
 3594              		@ frame_needed = 1, uses_anonymous_args = 0
 3595 0000 80B5     		push	{r7, lr}
 3596              	.LCFI191:
 3597              		.cfi_def_cfa_offset 8
 3598              		.cfi_offset 7, -8
 3599              		.cfi_offset 14, -4
 3600 0002 82B0     		sub	sp, sp, #8
 3601              	.LCFI192:
 3602              		.cfi_def_cfa_offset 16
 3603 0004 00AF     		add	r7, sp, #0
 3604              	.LCFI193:
 3605              		.cfi_def_cfa_register 7
 3606 0006 7860     		str	r0, [r7, #4]
 3607 0008 0A00     		movs	r2, r1
 3608 000a FB1C     		adds	r3, r7, #3
 3609 000c 1A70     		strb	r2, [r3]
 3610              		.loc 13 60 0
 3611 000e FB1C     		adds	r3, r7, #3
 3612 0010 1B78     		ldrb	r3, [r3]
 3613 0012 002B     		cmp	r3, #0
 3614 0014 04D0     		beq	.L163
 3615              		.loc 13 60 0 is_stmt 0 discriminator 1
 3616 0016 7B68     		ldr	r3, [r7, #4]
 3617 0018 1800     		movs	r0, r3
 3618 001a FFF7FEFF 		bl	_ZN3mcu5USART13parity_enableEv
 3619 001e 03E0     		b	.L164
 3620              	.L163:
 3621              		.loc 13 60 0 discriminator 2
 3622 0020 7B68     		ldr	r3, [r7, #4]
 3623 0022 1800     		movs	r0, r3
 3624 0024 FFF7FEFF 		bl	_ZN3mcu5USART14parity_disableEv
 3625              	.L164:
 3626              		.loc 13 60 0 discriminator 4
 3627 0028 7B68     		ldr	r3, [r7, #4]
 3628 002a 1800     		movs	r0, r3
 3629 002c BD46     		mov	sp, r7
 3630 002e 02B0     		add	sp, sp, #8
 3631              		@ sp needed
 3632 0030 80BD     		pop	{r7, pc}
 3633              		.cfi_endproc
 3634              	.LFE3561:
 3636              		.section	.text._ZN3mcu5USART21enable_IDLE_interruptEb,"axG",%progbits,_ZN3mcu5USART21enable_IDLE_i
 3637              		.align	1
 3638              		.weak	_ZN3mcu5USART21enable_IDLE_interruptEb
 3639              		.syntax unified
 3640              		.code	16
 3641              		.thumb_func
ARM GAS  /tmp/cc03sYHg.s 			page 93


 3642              		.fpu softvfp
 3644              	_ZN3mcu5USART21enable_IDLE_interruptEb:
 3645              	.LFB3562:
  61:mculib3/src/periph/usart_f0.h **** 
  62:mculib3/src/periph/usart_f0.h ****    USART& enable_IDLE_interrupt (bool v = true) {CR1.IDLEIE = v;  return *this;}
 3646              		.loc 13 62 0 is_stmt 1
 3647              		.cfi_startproc
 3648              		@ args = 0, pretend = 0, frame = 8
 3649              		@ frame_needed = 1, uses_anonymous_args = 0
 3650 0000 80B5     		push	{r7, lr}
 3651              	.LCFI194:
 3652              		.cfi_def_cfa_offset 8
 3653              		.cfi_offset 7, -8
 3654              		.cfi_offset 14, -4
 3655 0002 82B0     		sub	sp, sp, #8
 3656              	.LCFI195:
 3657              		.cfi_def_cfa_offset 16
 3658 0004 00AF     		add	r7, sp, #0
 3659              	.LCFI196:
 3660              		.cfi_def_cfa_register 7
 3661 0006 7860     		str	r0, [r7, #4]
 3662 0008 0A00     		movs	r2, r1
 3663 000a FB1C     		adds	r3, r7, #3
 3664 000c 1A70     		strb	r2, [r3]
 3665              		.loc 13 62 0
 3666 000e 7B68     		ldr	r3, [r7, #4]
 3667 0010 FA1C     		adds	r2, r7, #3
 3668 0012 1278     		ldrb	r2, [r2]
 3669 0014 0121     		movs	r1, #1
 3670 0016 0A40     		ands	r2, r1
 3671 0018 1201     		lsls	r2, r2, #4
 3672 001a 1968     		ldr	r1, [r3]
 3673 001c 1020     		movs	r0, #16
 3674 001e 8143     		bics	r1, r0
 3675 0020 0A43     		orrs	r2, r1
 3676 0022 1A60     		str	r2, [r3]
 3677 0024 7B68     		ldr	r3, [r7, #4]
 3678 0026 1800     		movs	r0, r3
 3679 0028 BD46     		mov	sp, r7
 3680 002a 02B0     		add	sp, sp, #8
 3681              		@ sp needed
 3682 002c 80BD     		pop	{r7, pc}
 3683              		.cfi_endproc
 3684              	.LFE3562:
 3686              		.section	.text._ZN3mcu5USART17is_IDLE_interruptEv,"axG",%progbits,_ZN3mcu5USART17is_IDLE_interrupt
 3687              		.align	1
 3688              		.weak	_ZN3mcu5USART17is_IDLE_interruptEv
 3689              		.syntax unified
 3690              		.code	16
 3691              		.thumb_func
 3692              		.fpu softvfp
 3694              	_ZN3mcu5USART17is_IDLE_interruptEv:
 3695              	.LFB3563:
  63:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 3696              		.loc 13 63 0
 3697              		.cfi_startproc
 3698              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 94


 3699              		@ frame_needed = 1, uses_anonymous_args = 0
 3700 0000 80B5     		push	{r7, lr}
 3701              	.LCFI197:
 3702              		.cfi_def_cfa_offset 8
 3703              		.cfi_offset 7, -8
 3704              		.cfi_offset 14, -4
 3705 0002 82B0     		sub	sp, sp, #8
 3706              	.LCFI198:
 3707              		.cfi_def_cfa_offset 16
 3708 0004 00AF     		add	r7, sp, #0
 3709              	.LCFI199:
 3710              		.cfi_def_cfa_register 7
 3711 0006 7860     		str	r0, [r7, #4]
 3712              		.loc 13 63 0
 3713 0008 7B68     		ldr	r3, [r7, #4]
 3714 000a DB69     		ldr	r3, [r3, #28]
 3715 000c DB06     		lsls	r3, r3, #27
 3716 000e DB0F     		lsrs	r3, r3, #31
 3717 0010 DBB2     		uxtb	r3, r3
 3718 0012 1800     		movs	r0, r3
 3719 0014 BD46     		mov	sp, r7
 3720 0016 02B0     		add	sp, sp, #8
 3721              		@ sp needed
 3722 0018 80BD     		pop	{r7, pc}
 3723              		.cfi_endproc
 3724              	.LFE3563:
 3726              		.section	.text._ZN3mcu5USART21clear_interrupt_flagsEv,"axG",%progbits,_ZN3mcu5USART21clear_interru
 3727              		.align	1
 3728              		.weak	_ZN3mcu5USART21clear_interrupt_flagsEv
 3729              		.syntax unified
 3730              		.code	16
 3731              		.thumb_func
 3732              		.fpu softvfp
 3734              	_ZN3mcu5USART21clear_interrupt_flagsEv:
 3735              	.LFB3568:
  64:mculib3/src/periph/usart_f0.h ****    USART& enable_tx_complete_interrupt   (){CR1.TCIE   = true;  return *this;}
  65:mculib3/src/periph/usart_f0.h ****    USART& disable_tx_complete_interrupt  (){CR1.TCIE   = false; return *this;}
  66:mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete                 (){return ISR.TC;}
  67:mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete_interrupt_enable(){return CR1.TCIE;}
  68:mculib3/src/periph/usart_f0.h **** 
  69:mculib3/src/periph/usart_f0.h ****    
  70:mculib3/src/periph/usart_f0.h ****    USART& clear_interrupt_flags()
 3736              		.loc 13 70 0
 3737              		.cfi_startproc
 3738              		@ args = 0, pretend = 0, frame = 8
 3739              		@ frame_needed = 1, uses_anonymous_args = 0
 3740 0000 80B5     		push	{r7, lr}
 3741              	.LCFI200:
 3742              		.cfi_def_cfa_offset 8
 3743              		.cfi_offset 7, -8
 3744              		.cfi_offset 14, -4
 3745 0002 82B0     		sub	sp, sp, #8
 3746              	.LCFI201:
 3747              		.cfi_def_cfa_offset 16
 3748 0004 00AF     		add	r7, sp, #0
 3749              	.LCFI202:
 3750              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc03sYHg.s 			page 95


 3751 0006 7860     		str	r0, [r7, #4]
  71:mculib3/src/periph/usart_f0.h ****    {
  72:mculib3/src/periph/usart_f0.h ****       *reinterpret_cast<volatile uint32_t*>(&ICR) = 0xFFFFFFFF;
 3752              		.loc 13 72 0
 3753 0008 7B68     		ldr	r3, [r7, #4]
 3754 000a 2033     		adds	r3, r3, #32
 3755 000c 0122     		movs	r2, #1
 3756 000e 5242     		rsbs	r2, r2, #0
 3757 0010 1A60     		str	r2, [r3]
  73:mculib3/src/periph/usart_f0.h ****       return *this;
 3758              		.loc 13 73 0
 3759 0012 7B68     		ldr	r3, [r7, #4]
  74:mculib3/src/periph/usart_f0.h ****    }
 3760              		.loc 13 74 0
 3761 0014 1800     		movs	r0, r3
 3762 0016 BD46     		mov	sp, r7
 3763 0018 02B0     		add	sp, sp, #8
 3764              		@ sp needed
 3765 001a 80BD     		pop	{r7, pc}
 3766              		.cfi_endproc
 3767              	.LFE3568:
 3769              		.section	.text._ZN3mcu5USART16receive_data_adrEv,"axG",%progbits,_ZN3mcu5USART16receive_data_adrEv
 3770              		.align	1
 3771              		.weak	_ZN3mcu5USART16receive_data_adrEv
 3772              		.syntax unified
 3773              		.code	16
 3774              		.thumb_func
 3775              		.fpu softvfp
 3777              	_ZN3mcu5USART16receive_data_adrEv:
 3778              	.LFB3569:
  75:mculib3/src/periph/usart_f0.h **** 
  76:mculib3/src/periph/usart_f0.h ****    size_t receive_data_adr () {return reinterpret_cast<size_t>(&RDR);}
 3779              		.loc 13 76 0
 3780              		.cfi_startproc
 3781              		@ args = 0, pretend = 0, frame = 8
 3782              		@ frame_needed = 1, uses_anonymous_args = 0
 3783 0000 80B5     		push	{r7, lr}
 3784              	.LCFI203:
 3785              		.cfi_def_cfa_offset 8
 3786              		.cfi_offset 7, -8
 3787              		.cfi_offset 14, -4
 3788 0002 82B0     		sub	sp, sp, #8
 3789              	.LCFI204:
 3790              		.cfi_def_cfa_offset 16
 3791 0004 00AF     		add	r7, sp, #0
 3792              	.LCFI205:
 3793              		.cfi_def_cfa_register 7
 3794 0006 7860     		str	r0, [r7, #4]
 3795              		.loc 13 76 0
 3796 0008 7B68     		ldr	r3, [r7, #4]
 3797 000a 2433     		adds	r3, r3, #36
 3798 000c 1800     		movs	r0, r3
 3799 000e BD46     		mov	sp, r7
 3800 0010 02B0     		add	sp, sp, #8
 3801              		@ sp needed
 3802 0012 80BD     		pop	{r7, pc}
 3803              		.cfi_endproc
ARM GAS  /tmp/cc03sYHg.s 			page 96


 3804              	.LFE3569:
 3806              		.section	.text._ZN3mcu5USART17transmit_data_adrEv,"axG",%progbits,_ZN3mcu5USART17transmit_data_adr
 3807              		.align	1
 3808              		.weak	_ZN3mcu5USART17transmit_data_adrEv
 3809              		.syntax unified
 3810              		.code	16
 3811              		.thumb_func
 3812              		.fpu softvfp
 3814              	_ZN3mcu5USART17transmit_data_adrEv:
 3815              	.LFB3570:
  77:mculib3/src/periph/usart_f0.h ****    size_t transmit_data_adr() {return reinterpret_cast<size_t>(&TDR);}
 3816              		.loc 13 77 0
 3817              		.cfi_startproc
 3818              		@ args = 0, pretend = 0, frame = 8
 3819              		@ frame_needed = 1, uses_anonymous_args = 0
 3820 0000 80B5     		push	{r7, lr}
 3821              	.LCFI206:
 3822              		.cfi_def_cfa_offset 8
 3823              		.cfi_offset 7, -8
 3824              		.cfi_offset 14, -4
 3825 0002 82B0     		sub	sp, sp, #8
 3826              	.LCFI207:
 3827              		.cfi_def_cfa_offset 16
 3828 0004 00AF     		add	r7, sp, #0
 3829              	.LCFI208:
 3830              		.cfi_def_cfa_register 7
 3831 0006 7860     		str	r0, [r7, #4]
 3832              		.loc 13 77 0
 3833 0008 7B68     		ldr	r3, [r7, #4]
 3834 000a 2833     		adds	r3, r3, #40
 3835 000c 1800     		movs	r0, r3
 3836 000e BD46     		mov	sp, r7
 3837 0010 02B0     		add	sp, sp, #8
 3838              		@ sp needed
 3839 0012 80BD     		pop	{r7, pc}
 3840              		.cfi_endproc
 3841              	.LFE3570:
 3843              		.global	__aeabi_uidiv
 3844              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"ax",%progbits
 3845              		.align	1
 3846              		.global	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 3847              		.syntax unified
 3848              		.code	16
 3849              		.thumb_func
 3850              		.fpu softvfp
 3852              	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:
 3853              	.LFB3572:
  78:mculib3/src/periph/usart_f0.h **** 
  79:mculib3/src/periph/usart_f0.h ****    
  80:mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr Periph default_stream();
  81:mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr PinMode pin_mode();
  82:mculib3/src/periph/usart_f0.h ****    template<Periph usart, class TXpin, class RXpin> static void pin_static_assert();
  83:mculib3/src/periph/usart_f0.h **** };
  84:mculib3/src/periph/usart_f0.h **** 
  85:mculib3/src/periph/usart_f0.h **** 
  86:mculib3/src/periph/usart_f0.h **** 
  87:mculib3/src/periph/usart_f0.h **** #if not defined(USE_MOCK_USART)
ARM GAS  /tmp/cc03sYHg.s 			page 97


  88:mculib3/src/periph/usart_f0.h **** SFINAE(USART1,USART) make_reference() {return *reinterpret_cast<USART*>(USART1_BASE);}
  89:mculib3/src/periph/usart_f0.h **** #endif
  90:mculib3/src/periph/usart_f0.h **** 
  91:mculib3/src/periph/usart_f0.h **** 
  92:mculib3/src/periph/usart_f0.h **** 
  93:mculib3/src/periph/usart_f0.h **** 
  94:mculib3/src/periph/usart_f0.h **** 
  95:mculib3/src/periph/usart_f0.h **** 
  96:mculib3/src/periph/usart_f0.h **** 
  97:mculib3/src/periph/usart_f0.h **** 
  98:mculib3/src/periph/usart_f0.h **** 
  99:mculib3/src/periph/usart_f0.h **** 
 100:mculib3/src/periph/usart_f0.h **** 
 101:mculib3/src/periph/usart_f0.h **** 
 102:mculib3/src/periph/usart_f0.h **** 
 103:mculib3/src/periph/usart_f0.h **** 
 104:mculib3/src/periph/usart_f0.h **** 
 105:mculib3/src/periph/usart_f0.h **** 
 106:mculib3/src/periph/usart_f0.h **** 
 107:mculib3/src/periph/usart_f0.h **** USART& USART::set (Baudrate baudrate, Periph p)
 108:mculib3/src/periph/usart_f0.h **** {
 3854              		.loc 13 108 0
 3855              		.cfi_startproc
 3856              		@ args = 0, pretend = 0, frame = 24
 3857              		@ frame_needed = 1, uses_anonymous_args = 0
 3858 0000 90B5     		push	{r4, r7, lr}
 3859              	.LCFI209:
 3860              		.cfi_def_cfa_offset 12
 3861              		.cfi_offset 4, -12
 3862              		.cfi_offset 7, -8
 3863              		.cfi_offset 14, -4
 3864 0002 87B0     		sub	sp, sp, #28
 3865              	.LCFI210:
 3866              		.cfi_def_cfa_offset 40
 3867 0004 00AF     		add	r7, sp, #0
 3868              	.LCFI211:
 3869              		.cfi_def_cfa_register 7
 3870 0006 F860     		str	r0, [r7, #12]
 3871 0008 7A60     		str	r2, [r7, #4]
 3872 000a 0B24     		movs	r4, #11
 3873 000c 3B19     		adds	r3, r7, r4
 3874 000e 0A1C     		adds	r2, r1, #0
 3875 0010 1A70     		strb	r2, [r3]
 109:mculib3/src/periph/usart_f0.h ****    auto clock = REF(RCC).clock(p);
 3876              		.loc 13 109 0
 3877 0012 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 3878 0016 0200     		movs	r2, r0
 3879 0018 7B68     		ldr	r3, [r7, #4]
 3880 001a 1900     		movs	r1, r3
 3881 001c 1000     		movs	r0, r2
 3882 001e FFF7FEFF 		bl	_ZN3mcu3RCC5clockENS_6PeriphE
 3883 0022 0300     		movs	r3, r0
 3884 0024 7B61     		str	r3, [r7, #20]
 110:mculib3/src/periph/usart_f0.h ****    switch (baudrate) {
 3885              		.loc 13 110 0
 3886 0026 3B19     		adds	r3, r7, r4
 3887 0028 1B78     		ldrb	r3, [r3]
ARM GAS  /tmp/cc03sYHg.s 			page 98


 3888 002a 072B     		cmp	r3, #7
 3889 002c 5CD8     		bhi	.L177
 3890 002e 9A00     		lsls	r2, r3, #2
 3891 0030 304B     		ldr	r3, .L188
 3892 0032 D318     		adds	r3, r2, r3
 3893 0034 1B68     		ldr	r3, [r3]
 3894 0036 9F46     		mov	pc, r3
 3895              		.section	.rodata._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"a",%progbits
 3896              		.align	2
 3897              	.L179:
 3898 0000 38000000 		.word	.L178
 3899 0004 4E000000 		.word	.L180
 3900 0008 64000000 		.word	.L181
 3901 000c 7A000000 		.word	.L182
 3902 0010 90000000 		.word	.L183
 3903 0014 A6000000 		.word	.L184
 3904 0018 BC000000 		.word	.L185
 3905 001c D2000000 		.word	.L186
 3906              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 3907              	.L178:
 111:mculib3/src/periph/usart_f0.h ****       case BR9600:   BRR = clock/9600  ; break; 
 3908              		.loc 13 111 0
 3909 0038 7A69     		ldr	r2, [r7, #20]
 3910 003a 9623     		movs	r3, #150
 3911 003c 9901     		lsls	r1, r3, #6
 3912 003e 1000     		movs	r0, r2
 3913 0040 FFF7FEFF 		bl	__aeabi_uidiv
 3914              	.LVL1:
 3915 0044 0300     		movs	r3, r0
 3916 0046 1A00     		movs	r2, r3
 3917 0048 FB68     		ldr	r3, [r7, #12]
 3918 004a DA60     		str	r2, [r3, #12]
 3919 004c 4CE0     		b	.L177
 3920              	.L180:
 112:mculib3/src/periph/usart_f0.h ****       case BR14400:  BRR = clock/14400 ; break;
 3921              		.loc 13 112 0
 3922 004e 7A69     		ldr	r2, [r7, #20]
 3923 0050 E123     		movs	r3, #225
 3924 0052 9901     		lsls	r1, r3, #6
 3925 0054 1000     		movs	r0, r2
 3926 0056 FFF7FEFF 		bl	__aeabi_uidiv
 3927              	.LVL2:
 3928 005a 0300     		movs	r3, r0
 3929 005c 1A00     		movs	r2, r3
 3930 005e FB68     		ldr	r3, [r7, #12]
 3931 0060 DA60     		str	r2, [r3, #12]
 3932 0062 41E0     		b	.L177
 3933              	.L181:
 113:mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 3934              		.loc 13 113 0
 3935 0064 7A69     		ldr	r2, [r7, #20]
 3936 0066 9623     		movs	r3, #150
 3937 0068 D901     		lsls	r1, r3, #7
 3938 006a 1000     		movs	r0, r2
 3939 006c FFF7FEFF 		bl	__aeabi_uidiv
 3940              	.LVL3:
 3941 0070 0300     		movs	r3, r0
ARM GAS  /tmp/cc03sYHg.s 			page 99


 3942 0072 1A00     		movs	r2, r3
 3943 0074 FB68     		ldr	r3, [r7, #12]
 3944 0076 DA60     		str	r2, [r3, #12]
 3945 0078 36E0     		b	.L177
 3946              	.L182:
 114:mculib3/src/periph/usart_f0.h ****       case BR28800:  BRR = clock/28800 ; break;
 3947              		.loc 13 114 0
 3948 007a 7A69     		ldr	r2, [r7, #20]
 3949 007c E123     		movs	r3, #225
 3950 007e D901     		lsls	r1, r3, #7
 3951 0080 1000     		movs	r0, r2
 3952 0082 FFF7FEFF 		bl	__aeabi_uidiv
 3953              	.LVL4:
 3954 0086 0300     		movs	r3, r0
 3955 0088 1A00     		movs	r2, r3
 3956 008a FB68     		ldr	r3, [r7, #12]
 3957 008c DA60     		str	r2, [r3, #12]
 3958 008e 2BE0     		b	.L177
 3959              	.L183:
 115:mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 3960              		.loc 13 115 0
 3961 0090 7A69     		ldr	r2, [r7, #20]
 3962 0092 9623     		movs	r3, #150
 3963 0094 1902     		lsls	r1, r3, #8
 3964 0096 1000     		movs	r0, r2
 3965 0098 FFF7FEFF 		bl	__aeabi_uidiv
 3966              	.LVL5:
 3967 009c 0300     		movs	r3, r0
 3968 009e 1A00     		movs	r2, r3
 3969 00a0 FB68     		ldr	r3, [r7, #12]
 3970 00a2 DA60     		str	r2, [r3, #12]
 3971 00a4 20E0     		b	.L177
 3972              	.L184:
 116:mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 3973              		.loc 13 116 0
 3974 00a6 7A69     		ldr	r2, [r7, #20]
 3975 00a8 E123     		movs	r3, #225
 3976 00aa 1902     		lsls	r1, r3, #8
 3977 00ac 1000     		movs	r0, r2
 3978 00ae FFF7FEFF 		bl	__aeabi_uidiv
 3979              	.LVL6:
 3980 00b2 0300     		movs	r3, r0
 3981 00b4 1A00     		movs	r2, r3
 3982 00b6 FB68     		ldr	r3, [r7, #12]
 3983 00b8 DA60     		str	r2, [r3, #12]
 3984 00ba 15E0     		b	.L177
 3985              	.L185:
 117:mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 3986              		.loc 13 117 0
 3987 00bc 7A69     		ldr	r2, [r7, #20]
 3988 00be 9623     		movs	r3, #150
 3989 00c0 5902     		lsls	r1, r3, #9
 3990 00c2 1000     		movs	r0, r2
 3991 00c4 FFF7FEFF 		bl	__aeabi_uidiv
 3992              	.LVL7:
 3993 00c8 0300     		movs	r3, r0
 3994 00ca 1A00     		movs	r2, r3
ARM GAS  /tmp/cc03sYHg.s 			page 100


 3995 00cc FB68     		ldr	r3, [r7, #12]
 3996 00ce DA60     		str	r2, [r3, #12]
 3997 00d0 0AE0     		b	.L177
 3998              	.L186:
 118:mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 3999              		.loc 13 118 0
 4000 00d2 7A69     		ldr	r2, [r7, #20]
 4001 00d4 E123     		movs	r3, #225
 4002 00d6 5902     		lsls	r1, r3, #9
 4003 00d8 1000     		movs	r0, r2
 4004 00da FFF7FEFF 		bl	__aeabi_uidiv
 4005              	.LVL8:
 4006 00de 0300     		movs	r3, r0
 4007 00e0 1A00     		movs	r2, r3
 4008 00e2 FB68     		ldr	r3, [r7, #12]
 4009 00e4 DA60     		str	r2, [r3, #12]
 4010 00e6 C046     		nop
 4011              	.L177:
 119:mculib3/src/periph/usart_f0.h ****    }
 120:mculib3/src/periph/usart_f0.h ****    return *this;
 4012              		.loc 13 120 0
 4013 00e8 FB68     		ldr	r3, [r7, #12]
 121:mculib3/src/periph/usart_f0.h **** }
 4014              		.loc 13 121 0
 4015 00ea 1800     		movs	r0, r3
 4016 00ec BD46     		mov	sp, r7
 4017 00ee 07B0     		add	sp, sp, #28
 4018              		@ sp needed
 4019 00f0 90BD     		pop	{r4, r7, pc}
 4020              	.L189:
 4021 00f2 C046     		.align	2
 4022              	.L188:
 4023 00f4 00000000 		.word	.L179
 4024              		.cfi_endproc
 4025              	.LFE3572:
 4027              		.section	.text._ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_,"axG",%progbits,_ZN3mcu7registrIVNS_8D
 4028              		.align	1
 4029              		.weak	_ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_
 4030              		.syntax unified
 4031              		.code	16
 4032              		.thumb_func
 4033              		.fpu softvfp
 4035              	_ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_:
 4036              	.LFB3584:
 4037              		.file 14 "mculib3/src/periph/periph.h"
   1:mculib3/src/periph/periph.h **** #pragma once
   2:mculib3/src/periph/periph.h **** 
   3:mculib3/src/periph/periph.h **** #include <type_traits>
   4:mculib3/src/periph/periph.h **** #include <cstddef>
   5:mculib3/src/periph/periph.h **** #include <cstdint>
   6:mculib3/src/periph/periph.h **** 
   7:mculib3/src/periph/periph.h **** #if   defined(STM32F030x6)
   8:mculib3/src/periph/periph.h ****    #define STM32F0
   9:mculib3/src/periph/periph.h **** #elif defined(STM32F103xB)
  10:mculib3/src/periph/periph.h ****    #define STM32F1
  11:mculib3/src/periph/periph.h **** #elif defined(STM32F405xx)
  12:mculib3/src/periph/periph.h ****    #define STM32F4
ARM GAS  /tmp/cc03sYHg.s 			page 101


  13:mculib3/src/periph/periph.h **** #elif defined(STM32F746xx)
  14:mculib3/src/periph/periph.h ****    #define STM32F7
  15:mculib3/src/periph/periph.h **** #else
  16:mculib3/src/periph/periph.h ****    #define STM32F0
  17:mculib3/src/periph/periph.h **** #endif
  18:mculib3/src/periph/periph.h **** 
  19:mculib3/src/periph/periph.h **** #if   defined(STM32F0)
  20:mculib3/src/periph/periph.h ****    #include "stm32f0xx.h"
  21:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  22:mculib3/src/periph/periph.h ****    #include "stm32f1xx.h"
  23:mculib3/src/periph/periph.h **** #elif defined(STM32F4)
  24:mculib3/src/periph/periph.h ****    #include "stm32f4xx.h"
  25:mculib3/src/periph/periph.h **** #elif defined(STM32F7)
  26:mculib3/src/periph/periph.h ****    #include "stm32f7xx.h"
  27:mculib3/src/periph/periph.h **** #endif
  28:mculib3/src/periph/periph.h **** 
  29:mculib3/src/periph/periph.h **** #undef RCC
  30:mculib3/src/periph/periph.h **** #undef GPIOA
  31:mculib3/src/periph/periph.h **** #undef GPIOB
  32:mculib3/src/periph/periph.h **** #undef GPIOC
  33:mculib3/src/periph/periph.h **** #undef GPIOD
  34:mculib3/src/periph/periph.h **** #undef GPIOE
  35:mculib3/src/periph/periph.h **** #undef GPIOF
  36:mculib3/src/periph/periph.h **** #undef GPIOG
  37:mculib3/src/periph/periph.h **** #undef GPIOH
  38:mculib3/src/periph/periph.h **** #undef GPIOI
  39:mculib3/src/periph/periph.h **** #undef GPIOJ
  40:mculib3/src/periph/periph.h **** #undef GPIOK
  41:mculib3/src/periph/periph.h **** #undef AFIO
  42:mculib3/src/periph/periph.h **** #undef USART1
  43:mculib3/src/periph/periph.h **** #undef USART2
  44:mculib3/src/periph/periph.h **** #undef USART3
  45:mculib3/src/periph/periph.h **** #undef UART4
  46:mculib3/src/periph/periph.h **** #undef UART5
  47:mculib3/src/periph/periph.h **** #undef USART6
  48:mculib3/src/periph/periph.h **** #undef UART7
  49:mculib3/src/periph/periph.h **** #undef UART8
  50:mculib3/src/periph/periph.h **** #undef SysTick
  51:mculib3/src/periph/periph.h **** #undef TIM1
  52:mculib3/src/periph/periph.h **** #undef TIM2
  53:mculib3/src/periph/periph.h **** #undef TIM3
  54:mculib3/src/periph/periph.h **** #undef TIM4
  55:mculib3/src/periph/periph.h **** #undef TIM14
  56:mculib3/src/periph/periph.h **** #undef TIM16
  57:mculib3/src/periph/periph.h **** #undef TIM17
  58:mculib3/src/periph/periph.h **** #undef FLASH
  59:mculib3/src/periph/periph.h **** #undef DMA1
  60:mculib3/src/periph/periph.h **** #undef DMA2
  61:mculib3/src/periph/periph.h **** #undef ADC
  62:mculib3/src/periph/periph.h **** #undef ADC1
  63:mculib3/src/periph/periph.h **** 
  64:mculib3/src/periph/periph.h **** 
  65:mculib3/src/periph/periph.h **** namespace mcu {
  66:mculib3/src/periph/periph.h **** 
  67:mculib3/src/periph/periph.h **** enum class Periph {
  68:mculib3/src/periph/periph.h ****     RCC,
  69:mculib3/src/periph/periph.h **** #if   defined(STM32F0)
ARM GAS  /tmp/cc03sYHg.s 			page 102


  70:mculib3/src/periph/periph.h ****     GPIOA, GPIOB, GPIOC, GPIOD, GPIOF,
  71:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  72:mculib3/src/periph/periph.h ****     GPIOA, GPIOB, GPIOC, GPIOD, GPIOE, AFIO,
  73:mculib3/src/periph/periph.h **** #elif defined(STM32F4) || defined(STM32F7)
  74:mculib3/src/periph/periph.h ****     GPIOA, GPIOB, GPIOC, GPIOD, GPIOF, GPIOE, GPIOG, GPIOH, GPIOI,
  75:mculib3/src/periph/periph.h **** #endif
  76:mculib3/src/periph/periph.h **** #if   defined(STM32F0)
  77:mculib3/src/periph/periph.h ****     USART1,
  78:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  79:mculib3/src/periph/periph.h ****     USART1, USART2, USART3,
  80:mculib3/src/periph/periph.h **** #elif defined(STM32F4)
  81:mculib3/src/periph/periph.h ****     USART1, USART2, USART3, USART4, USART5, USART6,
  82:mculib3/src/periph/periph.h **** #elif defined(STM32F7)
  83:mculib3/src/periph/periph.h ****     USART1, USART2, USART3, USART4, USART5, USART6, USART7, USART8, 
  84:mculib3/src/periph/periph.h **** #endif
  85:mculib3/src/periph/periph.h **** #if defined(STM32F0)
  86:mculib3/src/periph/periph.h ****     DMA1, DMA1_stream1, DMA1_stream2, DMA1_stream3, DMA1_stream4, DMA1_stream5,
  87:mculib3/src/periph/periph.h **** #elif defined(STM32F1)
  88:mculib3/src/periph/periph.h ****     DMA1, DMA1_stream1, DMA1_stream2, DMA1_stream3, DMA1_stream4, DMA1_stream5, DMA1_stream6, DMA1_
  89:mculib3/src/periph/periph.h **** #elif defined(STM32F4) or defined(STM32F7)
  90:mculib3/src/periph/periph.h ****     DMA1, DMA2,
  91:mculib3/src/periph/periph.h ****     DMA1_stream0, DMA1_stream1, DMA1_stream2, DMA1_stream3, DMA1_stream4, DMA1_stream5, DMA1_stream
  92:mculib3/src/periph/periph.h ****     DMA2_stream0, DMA2_stream1, DMA2_stream2, DMA2_stream3, DMA2_stream4, DMA2_stream5, DMA2_stream
  93:mculib3/src/periph/periph.h **** #endif
  94:mculib3/src/periph/periph.h ****     SysTick,
  95:mculib3/src/periph/periph.h ****     TIM1, TIM2, TIM3, TIM4, TIM14, TIM16, TIM17,
  96:mculib3/src/periph/periph.h ****     FLASH,
  97:mculib3/src/periph/periph.h ****     ADC1,
  98:mculib3/src/periph/periph.h **** #if defined(STM32F7)
  99:mculib3/src/periph/periph.h ****     USB_FS_core,
 100:mculib3/src/periph/periph.h ****     USB_HS_core,
 101:mculib3/src/periph/periph.h ****     USB_FS_device,
 102:mculib3/src/periph/periph.h ****     USB_HS_device,
 103:mculib3/src/periph/periph.h ****     USB_FS_IN,
 104:mculib3/src/periph/periph.h ****     USB_HS_IN,
 105:mculib3/src/periph/periph.h ****     USB_FS_OUT,
 106:mculib3/src/periph/periph.h ****     USB_HS_OUT,
 107:mculib3/src/periph/periph.h **** #endif
 108:mculib3/src/periph/periph.h **** 
 109:mculib3/src/periph/periph.h **** #if defined(TEST)
 110:mculib3/src/periph/periph.h ****     TEST_RCC, TEST_AFIO, TEST_DMA
 111:mculib3/src/periph/periph.h **** #endif
 112:mculib3/src/periph/periph.h **** };
 113:mculib3/src/periph/periph.h **** 
 114:mculib3/src/periph/periph.h **** template<class T>
 115:mculib3/src/periph/periph.h **** auto& like_CMSIS (T& p)
 116:mculib3/src/periph/periph.h **** {
 117:mculib3/src/periph/periph.h ****    return *reinterpret_cast<typename T::CMSIS_type*>(&p);
 118:mculib3/src/periph/periph.h **** }
 119:mculib3/src/periph/periph.h **** 
 120:mculib3/src/periph/periph.h **** template<class T>
 121:mculib3/src/periph/periph.h **** volatile auto& registr (T& v)
 4038              		.loc 14 121 0
 4039              		.cfi_startproc
 4040              		@ args = 0, pretend = 0, frame = 8
 4041              		@ frame_needed = 1, uses_anonymous_args = 0
 4042 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 103


 4043              	.LCFI212:
 4044              		.cfi_def_cfa_offset 8
 4045              		.cfi_offset 7, -8
 4046              		.cfi_offset 14, -4
 4047 0002 82B0     		sub	sp, sp, #8
 4048              	.LCFI213:
 4049              		.cfi_def_cfa_offset 16
 4050 0004 00AF     		add	r7, sp, #0
 4051              	.LCFI214:
 4052              		.cfi_def_cfa_register 7
 4053 0006 7860     		str	r0, [r7, #4]
 122:mculib3/src/periph/periph.h **** {
 123:mculib3/src/periph/periph.h ****    return *reinterpret_cast<volatile uint32_t*>(&v);
 4054              		.loc 14 123 0
 4055 0008 7B68     		ldr	r3, [r7, #4]
 124:mculib3/src/periph/periph.h **** }
 4056              		.loc 14 124 0
 4057 000a 1800     		movs	r0, r3
 4058 000c BD46     		mov	sp, r7
 4059 000e 02B0     		add	sp, sp, #8
 4060              		@ sp needed
 4061 0010 80BD     		pop	{r7, pc}
 4062              		.cfi_endproc
 4063              	.LFE3584:
 4065              		.section	.text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE,"ax",%progbits
 4066              		.align	1
 4067              		.global	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 4068              		.syntax unified
 4069              		.code	16
 4070              		.thumb_func
 4071              		.fpu softvfp
 4073              	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:
 4074              	.LFB3583:
 4075              		.file 15 "mculib3/src/periph/dma_f0.h"
   1:mculib3/src/periph/dma_f0.h **** #pragma once
   2:mculib3/src/periph/dma_f0.h **** 
   3:mculib3/src/periph/dma_f0.h **** #include "bits_dma_f0.h"
   4:mculib3/src/periph/dma_f0.h **** #include  <cstring>
   5:mculib3/src/periph/dma_f0.h **** 
   6:mculib3/src/periph/dma_f0.h **** namespace mcu {
   7:mculib3/src/periph/dma_f0.h **** 
   8:mculib3/src/periph/dma_f0.h **** class DMA
   9:mculib3/src/periph/dma_f0.h **** {
  10:mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::ISR  ISR;  // DMA interrupt status register     offset: 0x00
  11:mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::IFCR IFCR; // DMA interrupt flag clear register offset: 0x04
  12:mculib3/src/periph/dma_f0.h **** 
  13:mculib3/src/periph/dma_f0.h **** public:
  14:mculib3/src/periph/dma_f0.h ****     using CMSIS_type = DMA_TypeDef;
  15:mculib3/src/periph/dma_f0.h ****     enum class Channel { _1 = 1, _2, _3, _4, _5, error };
  16:mculib3/src/periph/dma_f0.h **** 
  17:mculib3/src/periph/dma_f0.h ****     auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  18:mculib3/src/periph/dma_f0.h **** 
  19:mculib3/src/periph/dma_f0.h ****     void clear_interrupt_flags         (Channel);
  20:mculib3/src/periph/dma_f0.h ****     bool is_transfer_complete_interrupt(Channel);
  21:mculib3/src/periph/dma_f0.h **** };
  22:mculib3/src/periph/dma_f0.h **** 
  23:mculib3/src/periph/dma_f0.h **** #if not defined(USE_MOCK_DMA)
ARM GAS  /tmp/cc03sYHg.s 			page 104


  24:mculib3/src/periph/dma_f0.h **** // template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *rein
  25:mculib3/src/periph/dma_f0.h **** template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *new((vo
  26:mculib3/src/periph/dma_f0.h **** #endif
  27:mculib3/src/periph/dma_f0.h **** 
  28:mculib3/src/periph/dma_f0.h **** 
  29:mculib3/src/periph/dma_f0.h **** 
  30:mculib3/src/periph/dma_f0.h **** 
  31:mculib3/src/periph/dma_f0.h **** 
  32:mculib3/src/periph/dma_f0.h **** 
  33:mculib3/src/periph/dma_f0.h **** 
  34:mculib3/src/periph/dma_f0.h **** 
  35:mculib3/src/periph/dma_f0.h **** void DMA::clear_interrupt_flags(Channel v)
  36:mculib3/src/periph/dma_f0.h **** {
 4076              		.loc 15 36 0
 4077              		.cfi_startproc
 4078              		@ args = 0, pretend = 0, frame = 8
 4079              		@ frame_needed = 1, uses_anonymous_args = 0
 4080 0000 90B5     		push	{r4, r7, lr}
 4081              	.LCFI215:
 4082              		.cfi_def_cfa_offset 12
 4083              		.cfi_offset 4, -12
 4084              		.cfi_offset 7, -8
 4085              		.cfi_offset 14, -4
 4086 0002 83B0     		sub	sp, sp, #12
 4087              	.LCFI216:
 4088              		.cfi_def_cfa_offset 24
 4089 0004 00AF     		add	r7, sp, #0
 4090              	.LCFI217:
 4091              		.cfi_def_cfa_register 7
 4092 0006 7860     		str	r0, [r7, #4]
 4093 0008 3960     		str	r1, [r7]
  37:mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  38:mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) IFCR.CGIF1 = true;
  39:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) IFCR.CGIF2 = true;
  40:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) IFCR.CGIF3 = true;
  41:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) IFCR.CGIF4 = true;
  42:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) IFCR.CGIF5 = true;
  43:mculib3/src/periph/dma_f0.h ****     registr(IFCR) = (1 << ((static_cast<uint8_t>(v) - 1)*4));
 4094              		.loc 15 43 0
 4095 000a 3B68     		ldr	r3, [r7]
 4096 000c DBB2     		uxtb	r3, r3
 4097 000e 013B     		subs	r3, r3, #1
 4098 0010 9B00     		lsls	r3, r3, #2
 4099 0012 0122     		movs	r2, #1
 4100 0014 9A40     		lsls	r2, r2, r3
 4101 0016 1300     		movs	r3, r2
 4102 0018 1C00     		movs	r4, r3
 4103 001a 7B68     		ldr	r3, [r7, #4]
 4104 001c 0433     		adds	r3, r3, #4
 4105 001e 1800     		movs	r0, r3
 4106 0020 FFF7FEFF 		bl	_ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_
 4107 0024 0300     		movs	r3, r0
 4108 0026 1C60     		str	r4, [r3]
  44:mculib3/src/periph/dma_f0.h **** }
 4109              		.loc 15 44 0
 4110 0028 C046     		nop
 4111 002a BD46     		mov	sp, r7
ARM GAS  /tmp/cc03sYHg.s 			page 105


 4112 002c 03B0     		add	sp, sp, #12
 4113              		@ sp needed
 4114 002e 90BD     		pop	{r4, r7, pc}
 4115              		.cfi_endproc
 4116              	.LFE3583:
 4118              		.section	.text._ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_,"axG",%progbits,_ZN3mcu7registrIVNS_8DM
 4119              		.align	1
 4120              		.weak	_ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_
 4121              		.syntax unified
 4122              		.code	16
 4123              		.thumb_func
 4124              		.fpu softvfp
 4126              	_ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_:
 4127              	.LFB3586:
 121:mculib3/src/periph/periph.h **** {
 4128              		.loc 14 121 0
 4129              		.cfi_startproc
 4130              		@ args = 0, pretend = 0, frame = 8
 4131              		@ frame_needed = 1, uses_anonymous_args = 0
 4132 0000 80B5     		push	{r7, lr}
 4133              	.LCFI218:
 4134              		.cfi_def_cfa_offset 8
 4135              		.cfi_offset 7, -8
 4136              		.cfi_offset 14, -4
 4137 0002 82B0     		sub	sp, sp, #8
 4138              	.LCFI219:
 4139              		.cfi_def_cfa_offset 16
 4140 0004 00AF     		add	r7, sp, #0
 4141              	.LCFI220:
 4142              		.cfi_def_cfa_register 7
 4143 0006 7860     		str	r0, [r7, #4]
 123:mculib3/src/periph/periph.h **** }
 4144              		.loc 14 123 0
 4145 0008 7B68     		ldr	r3, [r7, #4]
 4146              		.loc 14 124 0
 4147 000a 1800     		movs	r0, r3
 4148 000c BD46     		mov	sp, r7
 4149 000e 02B0     		add	sp, sp, #8
 4150              		@ sp needed
 4151 0010 80BD     		pop	{r7, pc}
 4152              		.cfi_endproc
 4153              	.LFE3586:
 4155              		.section	.text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE,"ax",%progbits
 4156              		.align	1
 4157              		.global	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 4158              		.syntax unified
 4159              		.code	16
 4160              		.thumb_func
 4161              		.fpu softvfp
 4163              	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:
 4164              	.LFB3585:
  45:mculib3/src/periph/dma_f0.h **** 
  46:mculib3/src/periph/dma_f0.h **** bool DMA::is_transfer_complete_interrupt(Channel v)
  47:mculib3/src/periph/dma_f0.h **** {
 4165              		.loc 15 47 0
 4166              		.cfi_startproc
 4167              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 106


 4168              		@ frame_needed = 1, uses_anonymous_args = 0
 4169 0000 80B5     		push	{r7, lr}
 4170              	.LCFI221:
 4171              		.cfi_def_cfa_offset 8
 4172              		.cfi_offset 7, -8
 4173              		.cfi_offset 14, -4
 4174 0002 82B0     		sub	sp, sp, #8
 4175              	.LCFI222:
 4176              		.cfi_def_cfa_offset 16
 4177 0004 00AF     		add	r7, sp, #0
 4178              	.LCFI223:
 4179              		.cfi_def_cfa_register 7
 4180 0006 7860     		str	r0, [r7, #4]
 4181 0008 3960     		str	r1, [r7]
  48:mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  49:mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) return ISR.TCIF1;
  50:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) return ISR.TCIF2;
  51:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) return ISR.TCIF3;
  52:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) return ISR.TCIF4;
  53:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) return ISR.TCIF5;
  54:mculib3/src/periph/dma_f0.h ****     // else return false;
  55:mculib3/src/periph/dma_f0.h ****     return registr(ISR) & (1 << (1 + (static_cast<uint8_t>(v) - 1)*4));
 4182              		.loc 15 55 0
 4183 000a 7B68     		ldr	r3, [r7, #4]
 4184 000c 1800     		movs	r0, r3
 4185 000e FFF7FEFF 		bl	_ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_
 4186 0012 0300     		movs	r3, r0
 4187 0014 1B68     		ldr	r3, [r3]
 4188 0016 3A68     		ldr	r2, [r7]
 4189 0018 D2B2     		uxtb	r2, r2
 4190 001a 013A     		subs	r2, r2, #1
 4191 001c 9200     		lsls	r2, r2, #2
 4192 001e 0132     		adds	r2, r2, #1
 4193 0020 0121     		movs	r1, #1
 4194 0022 9140     		lsls	r1, r1, r2
 4195 0024 0A00     		movs	r2, r1
 4196 0026 1340     		ands	r3, r2
 4197 0028 5A1E     		subs	r2, r3, #1
 4198 002a 9341     		sbcs	r3, r3, r2
 4199 002c DBB2     		uxtb	r3, r3
  56:mculib3/src/periph/dma_f0.h **** }
 4200              		.loc 15 56 0
 4201 002e 1800     		movs	r0, r3
 4202 0030 BD46     		mov	sp, r7
 4203 0032 02B0     		add	sp, sp, #8
 4204              		@ sp needed
 4205 0034 80BD     		pop	{r7, pc}
 4206              		.cfi_endproc
 4207              	.LFE3585:
 4209              		.section	.text._ZN3mcu10DMA_stream6enableEv,"axG",%progbits,_ZN3mcu10DMA_stream6enableEv,comdat
 4210              		.align	1
 4211              		.weak	_ZN3mcu10DMA_stream6enableEv
 4212              		.syntax unified
 4213              		.code	16
 4214              		.thumb_func
 4215              		.fpu softvfp
 4217              	_ZN3mcu10DMA_stream6enableEv:
ARM GAS  /tmp/cc03sYHg.s 			page 107


 4218              	.LFB3588:
 4219              		.file 16 "mculib3/src/periph/dma_stream_f0_f1.h"
   1:mculib3/src/periph/dma_stream_f0_f1.h **** #pragma once
   2:mculib3/src/periph/dma_stream_f0_f1.h **** 
   3:mculib3/src/periph/dma_stream_f0_f1.h **** #include "bits_dma_stream_f0_f1.h"
   4:mculib3/src/periph/dma_stream_f0_f1.h **** #include "periph_dma.h"
   5:mculib3/src/periph/dma_stream_f0_f1.h **** 
   6:mculib3/src/periph/dma_stream_f0_f1.h **** namespace mcu {
   7:mculib3/src/periph/dma_stream_f0_f1.h **** 
   8:mculib3/src/periph/dma_stream_f0_f1.h **** class DMA_stream {
   9:mculib3/src/periph/dma_stream_f0_f1.h **** protected:
  10:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile DMA_bits::CCR CCR;   // DMA channel x configuration register      offset: 0x08 + 0d20 
  11:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CNDTR; // DMA channel x number of data register     offset: 0x0C + 0d20 
  12:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CPAR;  // DMA channel x peripheral address register offset: 0x10 + 0d20 
  13:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CMAR;  // DMA channel x memory address register     offset: 0x14 + 0d20 
  14:mculib3/src/periph/dma_stream_f0_f1.h **** 
  15:mculib3/src/periph/dma_stream_f0_f1.h **** public:
  16:mculib3/src/periph/dma_stream_f0_f1.h ****    using CMSIS_type = DMA_Channel_TypeDef;
  17:mculib3/src/periph/dma_stream_f0_f1.h ****    using DataSize   = DMA_bits::CCR::DataSize;
  18:mculib3/src/periph/dma_stream_f0_f1.h ****    using Priority   = DMA_bits::CCR::Priority;
  19:mculib3/src/periph/dma_stream_f0_f1.h ****    using Direction  = DMA_bits::CCR::Direction;
  20:mculib3/src/periph/dma_stream_f0_f1.h ****    using Channel    = DMA::Channel;
  21:mculib3/src/periph/dma_stream_f0_f1.h **** 
  22:mculib3/src/periph/dma_stream_f0_f1.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  23:mculib3/src/periph/dma_stream_f0_f1.h **** 
  24:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable       (){CCR.EN = true; while(not CCR.EN){} return *this;}
 4220              		.loc 16 24 0
 4221              		.cfi_startproc
 4222              		@ args = 0, pretend = 0, frame = 8
 4223              		@ frame_needed = 1, uses_anonymous_args = 0
 4224 0000 80B5     		push	{r7, lr}
 4225              	.LCFI224:
 4226              		.cfi_def_cfa_offset 8
 4227              		.cfi_offset 7, -8
 4228              		.cfi_offset 14, -4
 4229 0002 82B0     		sub	sp, sp, #8
 4230              	.LCFI225:
 4231              		.cfi_def_cfa_offset 16
 4232 0004 00AF     		add	r7, sp, #0
 4233              	.LCFI226:
 4234              		.cfi_def_cfa_register 7
 4235 0006 7860     		str	r0, [r7, #4]
 4236              		.loc 16 24 0
 4237 0008 7B68     		ldr	r3, [r7, #4]
 4238 000a 1A68     		ldr	r2, [r3]
 4239 000c 0121     		movs	r1, #1
 4240 000e 0A43     		orrs	r2, r1
 4241 0010 1A60     		str	r2, [r3]
 4242              	.L199:
 4243              		.loc 16 24 0 is_stmt 0 discriminator 1
 4244 0012 7B68     		ldr	r3, [r7, #4]
 4245 0014 1B68     		ldr	r3, [r3]
 4246 0016 DB07     		lsls	r3, r3, #31
 4247 0018 DB0F     		lsrs	r3, r3, #31
 4248 001a DBB2     		uxtb	r3, r3
 4249 001c 0122     		movs	r2, #1
 4250 001e 5340     		eors	r3, r2
ARM GAS  /tmp/cc03sYHg.s 			page 108


 4251 0020 DBB2     		uxtb	r3, r3
 4252 0022 002B     		cmp	r3, #0
 4253 0024 00D0     		beq	.L198
 4254              		.loc 16 24 0
 4255 0026 F4E7     		b	.L199
 4256              	.L198:
 4257              		.loc 16 24 0 discriminator 2
 4258 0028 7B68     		ldr	r3, [r7, #4]
 4259 002a 1800     		movs	r0, r3
 4260 002c BD46     		mov	sp, r7
 4261 002e 02B0     		add	sp, sp, #8
 4262              		@ sp needed
 4263 0030 80BD     		pop	{r7, pc}
 4264              		.cfi_endproc
 4265              	.LFE3588:
 4267              		.section	.text._ZN3mcu10DMA_stream7disableEv,"axG",%progbits,_ZN3mcu10DMA_stream7disableEv,comdat
 4268              		.align	1
 4269              		.weak	_ZN3mcu10DMA_stream7disableEv
 4270              		.syntax unified
 4271              		.code	16
 4272              		.thumb_func
 4273              		.fpu softvfp
 4275              	_ZN3mcu10DMA_stream7disableEv:
 4276              	.LFB3589:
  25:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 4277              		.loc 16 25 0 is_stmt 1
 4278              		.cfi_startproc
 4279              		@ args = 0, pretend = 0, frame = 8
 4280              		@ frame_needed = 1, uses_anonymous_args = 0
 4281 0000 80B5     		push	{r7, lr}
 4282              	.LCFI227:
 4283              		.cfi_def_cfa_offset 8
 4284              		.cfi_offset 7, -8
 4285              		.cfi_offset 14, -4
 4286 0002 82B0     		sub	sp, sp, #8
 4287              	.LCFI228:
 4288              		.cfi_def_cfa_offset 16
 4289 0004 00AF     		add	r7, sp, #0
 4290              	.LCFI229:
 4291              		.cfi_def_cfa_register 7
 4292 0006 7860     		str	r0, [r7, #4]
 4293              		.loc 16 25 0
 4294 0008 7B68     		ldr	r3, [r7, #4]
 4295 000a 1A68     		ldr	r2, [r3]
 4296 000c 0121     		movs	r1, #1
 4297 000e 8A43     		bics	r2, r1
 4298 0010 1A60     		str	r2, [r3]
 4299 0012 7B68     		ldr	r3, [r7, #4]
 4300 0014 1800     		movs	r0, r3
 4301 0016 BD46     		mov	sp, r7
 4302 0018 02B0     		add	sp, sp, #8
 4303              		@ sp needed
 4304 001a 80BD     		pop	{r7, pc}
 4305              		.cfi_endproc
 4306              	.LFE3589:
 4308              		.section	.text._ZN3mcu10DMA_stream10inc_memoryEv,"axG",%progbits,_ZN3mcu10DMA_stream10inc_memoryEv
 4309              		.align	1
ARM GAS  /tmp/cc03sYHg.s 			page 109


 4310              		.weak	_ZN3mcu10DMA_stream10inc_memoryEv
 4311              		.syntax unified
 4312              		.code	16
 4313              		.thumb_func
 4314              		.fpu softvfp
 4316              	_ZN3mcu10DMA_stream10inc_memoryEv:
 4317              	.LFB3591:
  26:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
  27:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_memory   (){CCR.MINC = true; return *this;}
 4318              		.loc 16 27 0
 4319              		.cfi_startproc
 4320              		@ args = 0, pretend = 0, frame = 8
 4321              		@ frame_needed = 1, uses_anonymous_args = 0
 4322 0000 80B5     		push	{r7, lr}
 4323              	.LCFI230:
 4324              		.cfi_def_cfa_offset 8
 4325              		.cfi_offset 7, -8
 4326              		.cfi_offset 14, -4
 4327 0002 82B0     		sub	sp, sp, #8
 4328              	.LCFI231:
 4329              		.cfi_def_cfa_offset 16
 4330 0004 00AF     		add	r7, sp, #0
 4331              	.LCFI232:
 4332              		.cfi_def_cfa_register 7
 4333 0006 7860     		str	r0, [r7, #4]
 4334              		.loc 16 27 0
 4335 0008 7B68     		ldr	r3, [r7, #4]
 4336 000a 1A68     		ldr	r2, [r3]
 4337 000c 8021     		movs	r1, #128
 4338 000e 0A43     		orrs	r2, r1
 4339 0010 1A60     		str	r2, [r3]
 4340 0012 7B68     		ldr	r3, [r7, #4]
 4341 0014 1800     		movs	r0, r3
 4342 0016 BD46     		mov	sp, r7
 4343 0018 02B0     		add	sp, sp, #8
 4344              		@ sp needed
 4345 001a 80BD     		pop	{r7, pc}
 4346              		.cfi_endproc
 4347              	.LFE3591:
 4349              		.section	.text._ZN3mcu10DMA_stream13circular_modeEv,"axG",%progbits,_ZN3mcu10DMA_stream13circular_
 4350              		.align	1
 4351              		.weak	_ZN3mcu10DMA_stream13circular_modeEv
 4352              		.syntax unified
 4353              		.code	16
 4354              		.thumb_func
 4355              		.fpu softvfp
 4357              	_ZN3mcu10DMA_stream13circular_modeEv:
 4358              	.LFB3593:
  28:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
  29:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& circular_mode(){CCR.CIRC = true; return *this;}
 4359              		.loc 16 29 0
 4360              		.cfi_startproc
 4361              		@ args = 0, pretend = 0, frame = 8
 4362              		@ frame_needed = 1, uses_anonymous_args = 0
 4363 0000 80B5     		push	{r7, lr}
 4364              	.LCFI233:
 4365              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 110


 4366              		.cfi_offset 7, -8
 4367              		.cfi_offset 14, -4
 4368 0002 82B0     		sub	sp, sp, #8
 4369              	.LCFI234:
 4370              		.cfi_def_cfa_offset 16
 4371 0004 00AF     		add	r7, sp, #0
 4372              	.LCFI235:
 4373              		.cfi_def_cfa_register 7
 4374 0006 7860     		str	r0, [r7, #4]
 4375              		.loc 16 29 0
 4376 0008 7B68     		ldr	r3, [r7, #4]
 4377 000a 1A68     		ldr	r2, [r3]
 4378 000c 2021     		movs	r1, #32
 4379 000e 0A43     		orrs	r2, r1
 4380 0010 1A60     		str	r2, [r3]
 4381 0012 7B68     		ldr	r3, [r7, #4]
 4382 0014 1800     		movs	r0, r3
 4383 0016 BD46     		mov	sp, r7
 4384 0018 02B0     		add	sp, sp, #8
 4385              		@ sp needed
 4386 001a 80BD     		pop	{r7, pc}
 4387              		.cfi_endproc
 4388              	.LFE3593:
 4390              		.section	.text._ZN3mcu10DMA_stream14set_memory_adrEm,"axG",%progbits,_ZN3mcu10DMA_stream14set_memo
 4391              		.align	1
 4392              		.weak	_ZN3mcu10DMA_stream14set_memory_adrEm
 4393              		.syntax unified
 4394              		.code	16
 4395              		.thumb_func
 4396              		.fpu softvfp
 4398              	_ZN3mcu10DMA_stream14set_memory_adrEm:
 4399              	.LFB3594:
  30:mculib3/src/periph/dma_stream_f0_f1.h **** 
  31:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_memory_adr      (uint32_t v){CMAR  = v; return *this;}
 4400              		.loc 16 31 0
 4401              		.cfi_startproc
 4402              		@ args = 0, pretend = 0, frame = 8
 4403              		@ frame_needed = 1, uses_anonymous_args = 0
 4404 0000 80B5     		push	{r7, lr}
 4405              	.LCFI236:
 4406              		.cfi_def_cfa_offset 8
 4407              		.cfi_offset 7, -8
 4408              		.cfi_offset 14, -4
 4409 0002 82B0     		sub	sp, sp, #8
 4410              	.LCFI237:
 4411              		.cfi_def_cfa_offset 16
 4412 0004 00AF     		add	r7, sp, #0
 4413              	.LCFI238:
 4414              		.cfi_def_cfa_register 7
 4415 0006 7860     		str	r0, [r7, #4]
 4416 0008 3960     		str	r1, [r7]
 4417              		.loc 16 31 0
 4418 000a 7B68     		ldr	r3, [r7, #4]
 4419 000c 3A68     		ldr	r2, [r7]
 4420 000e DA60     		str	r2, [r3, #12]
 4421 0010 7B68     		ldr	r3, [r7, #4]
 4422 0012 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 111


 4423 0014 BD46     		mov	sp, r7
 4424 0016 02B0     		add	sp, sp, #8
 4425              		@ sp needed
 4426 0018 80BD     		pop	{r7, pc}
 4427              		.cfi_endproc
 4428              	.LFE3594:
 4430              		.section	.text._ZN3mcu10DMA_stream14set_periph_adrEm,"axG",%progbits,_ZN3mcu10DMA_stream14set_peri
 4431              		.align	1
 4432              		.weak	_ZN3mcu10DMA_stream14set_periph_adrEm
 4433              		.syntax unified
 4434              		.code	16
 4435              		.thumb_func
 4436              		.fpu softvfp
 4438              	_ZN3mcu10DMA_stream14set_periph_adrEm:
 4439              	.LFB3595:
  32:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 4440              		.loc 16 32 0
 4441              		.cfi_startproc
 4442              		@ args = 0, pretend = 0, frame = 8
 4443              		@ frame_needed = 1, uses_anonymous_args = 0
 4444 0000 80B5     		push	{r7, lr}
 4445              	.LCFI239:
 4446              		.cfi_def_cfa_offset 8
 4447              		.cfi_offset 7, -8
 4448              		.cfi_offset 14, -4
 4449 0002 82B0     		sub	sp, sp, #8
 4450              	.LCFI240:
 4451              		.cfi_def_cfa_offset 16
 4452 0004 00AF     		add	r7, sp, #0
 4453              	.LCFI241:
 4454              		.cfi_def_cfa_register 7
 4455 0006 7860     		str	r0, [r7, #4]
 4456 0008 3960     		str	r1, [r7]
 4457              		.loc 16 32 0
 4458 000a 7B68     		ldr	r3, [r7, #4]
 4459 000c 3A68     		ldr	r2, [r7]
 4460 000e 9A60     		str	r2, [r3, #8]
 4461 0010 7B68     		ldr	r3, [r7, #4]
 4462 0012 1800     		movs	r0, r3
 4463 0014 BD46     		mov	sp, r7
 4464 0016 02B0     		add	sp, sp, #8
 4465              		@ sp needed
 4466 0018 80BD     		pop	{r7, pc}
 4467              		.cfi_endproc
 4468              	.LFE3595:
 4470              		.section	.text._ZN3mcu10DMA_stream20set_qty_transactionsEt,"axG",%progbits,_ZN3mcu10DMA_stream20se
 4471              		.align	1
 4472              		.weak	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 4473              		.syntax unified
 4474              		.code	16
 4475              		.thumb_func
 4476              		.fpu softvfp
 4478              	_ZN3mcu10DMA_stream20set_qty_transactionsEt:
 4479              	.LFB3596:
  33:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 4480              		.loc 16 33 0
 4481              		.cfi_startproc
ARM GAS  /tmp/cc03sYHg.s 			page 112


 4482              		@ args = 0, pretend = 0, frame = 8
 4483              		@ frame_needed = 1, uses_anonymous_args = 0
 4484 0000 80B5     		push	{r7, lr}
 4485              	.LCFI242:
 4486              		.cfi_def_cfa_offset 8
 4487              		.cfi_offset 7, -8
 4488              		.cfi_offset 14, -4
 4489 0002 82B0     		sub	sp, sp, #8
 4490              	.LCFI243:
 4491              		.cfi_def_cfa_offset 16
 4492 0004 00AF     		add	r7, sp, #0
 4493              	.LCFI244:
 4494              		.cfi_def_cfa_register 7
 4495 0006 7860     		str	r0, [r7, #4]
 4496 0008 0A00     		movs	r2, r1
 4497 000a BB1C     		adds	r3, r7, #2
 4498 000c 1A80     		strh	r2, [r3]
 4499              		.loc 16 33 0
 4500 000e BB1C     		adds	r3, r7, #2
 4501 0010 1A88     		ldrh	r2, [r3]
 4502 0012 7B68     		ldr	r3, [r7, #4]
 4503 0014 5A60     		str	r2, [r3, #4]
 4504 0016 7B68     		ldr	r3, [r7, #4]
 4505 0018 1800     		movs	r0, r3
 4506 001a BD46     		mov	sp, r7
 4507 001c 02B0     		add	sp, sp, #8
 4508              		@ sp needed
 4509 001e 80BD     		pop	{r7, pc}
 4510              		.cfi_endproc
 4511              	.LFE3596:
 4513              		.section	.text._ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE,"axG",%progbits,_ZN3mcu10DMA_st
 4514              		.align	1
 4515              		.weak	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
 4516              		.syntax unified
 4517              		.code	16
 4518              		.thumb_func
 4519              		.fpu softvfp
 4521              	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE:
 4522              	.LFB3597:
  34:mculib3/src/periph/dma_stream_f0_f1.h **** 
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set      (Direction v)  {CCR.DIR   = v; return *this;}
 4523              		.loc 16 35 0
 4524              		.cfi_startproc
 4525              		@ args = 0, pretend = 0, frame = 8
 4526              		@ frame_needed = 1, uses_anonymous_args = 0
 4527 0000 80B5     		push	{r7, lr}
 4528              	.LCFI245:
 4529              		.cfi_def_cfa_offset 8
 4530              		.cfi_offset 7, -8
 4531              		.cfi_offset 14, -4
 4532 0002 82B0     		sub	sp, sp, #8
 4533              	.LCFI246:
 4534              		.cfi_def_cfa_offset 16
 4535 0004 00AF     		add	r7, sp, #0
 4536              	.LCFI247:
 4537              		.cfi_def_cfa_register 7
 4538 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 113


 4539 0008 0A00     		movs	r2, r1
 4540 000a FB1C     		adds	r3, r7, #3
 4541 000c 1A70     		strb	r2, [r3]
 4542              		.loc 16 35 0
 4543 000e FB1C     		adds	r3, r7, #3
 4544 0010 1B78     		ldrb	r3, [r3]
 4545 0012 0122     		movs	r2, #1
 4546 0014 1340     		ands	r3, r2
 4547 0016 DAB2     		uxtb	r2, r3
 4548 0018 7B68     		ldr	r3, [r7, #4]
 4549 001a 0121     		movs	r1, #1
 4550 001c 0A40     		ands	r2, r1
 4551 001e 1201     		lsls	r2, r2, #4
 4552 0020 1968     		ldr	r1, [r3]
 4553 0022 1020     		movs	r0, #16
 4554 0024 8143     		bics	r1, r0
 4555 0026 0A43     		orrs	r2, r1
 4556 0028 1A60     		str	r2, [r3]
 4557 002a 7B68     		ldr	r3, [r7, #4]
 4558 002c 1800     		movs	r0, r3
 4559 002e BD46     		mov	sp, r7
 4560 0030 02B0     		add	sp, sp, #8
 4561              		@ sp needed
 4562 0032 80BD     		pop	{r7, pc}
 4563              		.cfi_endproc
 4564              	.LFE3597:
 4566              		.section	.text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE,"axG",%progbits,_ZN3mcu
 4567              		.align	1
 4568              		.weak	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
 4569              		.syntax unified
 4570              		.code	16
 4571              		.thumb_func
 4572              		.fpu softvfp
 4574              	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:
 4575              	.LFB3598:
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 4576              		.loc 16 36 0
 4577              		.cfi_startproc
 4578              		@ args = 0, pretend = 0, frame = 8
 4579              		@ frame_needed = 1, uses_anonymous_args = 0
 4580 0000 80B5     		push	{r7, lr}
 4581              	.LCFI248:
 4582              		.cfi_def_cfa_offset 8
 4583              		.cfi_offset 7, -8
 4584              		.cfi_offset 14, -4
 4585 0002 82B0     		sub	sp, sp, #8
 4586              	.LCFI249:
 4587              		.cfi_def_cfa_offset 16
 4588 0004 00AF     		add	r7, sp, #0
 4589              	.LCFI250:
 4590              		.cfi_def_cfa_register 7
 4591 0006 7860     		str	r0, [r7, #4]
 4592 0008 0A00     		movs	r2, r1
 4593 000a FB1C     		adds	r3, r7, #3
 4594 000c 1A70     		strb	r2, [r3]
 4595              		.loc 16 36 0
 4596 000e FB1C     		adds	r3, r7, #3
ARM GAS  /tmp/cc03sYHg.s 			page 114


 4597 0010 1B78     		ldrb	r3, [r3]
 4598 0012 0322     		movs	r2, #3
 4599 0014 1340     		ands	r3, r2
 4600 0016 DAB2     		uxtb	r2, r3
 4601 0018 7B68     		ldr	r3, [r7, #4]
 4602 001a 0321     		movs	r1, #3
 4603 001c 0A40     		ands	r2, r1
 4604 001e 9202     		lsls	r2, r2, #10
 4605 0020 1968     		ldr	r1, [r3]
 4606 0022 0448     		ldr	r0, .L217
 4607 0024 0140     		ands	r1, r0
 4608 0026 0A43     		orrs	r2, r1
 4609 0028 1A60     		str	r2, [r3]
 4610 002a 7B68     		ldr	r3, [r7, #4]
 4611 002c 1800     		movs	r0, r3
 4612 002e BD46     		mov	sp, r7
 4613 0030 02B0     		add	sp, sp, #8
 4614              		@ sp needed
 4615 0032 80BD     		pop	{r7, pc}
 4616              	.L218:
 4617              		.align	2
 4618              	.L217:
 4619 0034 FFF3FFFF 		.word	-3073
 4620              		.cfi_endproc
 4621              	.LFE3598:
 4623              		.section	.text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE,"axG",%progbits,_ZN3mcu
 4624              		.align	1
 4625              		.weak	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
 4626              		.syntax unified
 4627              		.code	16
 4628              		.thumb_func
 4629              		.fpu softvfp
 4631              	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:
 4632              	.LFB3599:
  37:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 4633              		.loc 16 37 0
 4634              		.cfi_startproc
 4635              		@ args = 0, pretend = 0, frame = 8
 4636              		@ frame_needed = 1, uses_anonymous_args = 0
 4637 0000 80B5     		push	{r7, lr}
 4638              	.LCFI251:
 4639              		.cfi_def_cfa_offset 8
 4640              		.cfi_offset 7, -8
 4641              		.cfi_offset 14, -4
 4642 0002 82B0     		sub	sp, sp, #8
 4643              	.LCFI252:
 4644              		.cfi_def_cfa_offset 16
 4645 0004 00AF     		add	r7, sp, #0
 4646              	.LCFI253:
 4647              		.cfi_def_cfa_register 7
 4648 0006 7860     		str	r0, [r7, #4]
 4649 0008 0A00     		movs	r2, r1
 4650 000a FB1C     		adds	r3, r7, #3
 4651 000c 1A70     		strb	r2, [r3]
 4652              		.loc 16 37 0
 4653 000e FB1C     		adds	r3, r7, #3
 4654 0010 1B78     		ldrb	r3, [r3]
ARM GAS  /tmp/cc03sYHg.s 			page 115


 4655 0012 0322     		movs	r2, #3
 4656 0014 1340     		ands	r3, r2
 4657 0016 DAB2     		uxtb	r2, r3
 4658 0018 7B68     		ldr	r3, [r7, #4]
 4659 001a 0321     		movs	r1, #3
 4660 001c 0A40     		ands	r2, r1
 4661 001e 1202     		lsls	r2, r2, #8
 4662 0020 1968     		ldr	r1, [r3]
 4663 0022 0448     		ldr	r0, .L221
 4664 0024 0140     		ands	r1, r0
 4665 0026 0A43     		orrs	r2, r1
 4666 0028 1A60     		str	r2, [r3]
 4667 002a 7B68     		ldr	r3, [r7, #4]
 4668 002c 1800     		movs	r0, r3
 4669 002e BD46     		mov	sp, r7
 4670 0030 02B0     		add	sp, sp, #8
 4671              		@ sp needed
 4672 0032 80BD     		pop	{r7, pc}
 4673              	.L222:
 4674              		.align	2
 4675              	.L221:
 4676 0034 FFFCFFFF 		.word	-769
 4677              		.cfi_endproc
 4678              	.LFE3599:
 4680              		.section	.text._ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv,"axG",%progbits,_ZN3mcu10
 4681              		.align	1
 4682              		.weak	_ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv
 4683              		.syntax unified
 4684              		.code	16
 4685              		.thumb_func
 4686              		.fpu softvfp
 4688              	_ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv:
 4689              	.LFB3600:
  38:mculib3/src/periph/dma_stream_f0_f1.h **** 
  39:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable_transfer_complete_interrupt(){CCR.TCIE = true; return *this;}
 4690              		.loc 16 39 0
 4691              		.cfi_startproc
 4692              		@ args = 0, pretend = 0, frame = 8
 4693              		@ frame_needed = 1, uses_anonymous_args = 0
 4694 0000 80B5     		push	{r7, lr}
 4695              	.LCFI254:
 4696              		.cfi_def_cfa_offset 8
 4697              		.cfi_offset 7, -8
 4698              		.cfi_offset 14, -4
 4699 0002 82B0     		sub	sp, sp, #8
 4700              	.LCFI255:
 4701              		.cfi_def_cfa_offset 16
 4702 0004 00AF     		add	r7, sp, #0
 4703              	.LCFI256:
 4704              		.cfi_def_cfa_register 7
 4705 0006 7860     		str	r0, [r7, #4]
 4706              		.loc 16 39 0
 4707 0008 7B68     		ldr	r3, [r7, #4]
 4708 000a 1A68     		ldr	r2, [r3]
 4709 000c 0221     		movs	r1, #2
 4710 000e 0A43     		orrs	r2, r1
 4711 0010 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc03sYHg.s 			page 116


 4712 0012 7B68     		ldr	r3, [r7, #4]
 4713 0014 1800     		movs	r0, r3
 4714 0016 BD46     		mov	sp, r7
 4715 0018 02B0     		add	sp, sp, #8
 4716              		@ sp needed
 4717 001a 80BD     		pop	{r7, pc}
 4718              		.cfi_endproc
 4719              	.LFE3600:
 4721              		.section	.text._ZN3mcu10DMA_stream21qty_transactions_leftEv,"axG",%progbits,_ZN3mcu10DMA_stream21q
 4722              		.align	1
 4723              		.weak	_ZN3mcu10DMA_stream21qty_transactions_leftEv
 4724              		.syntax unified
 4725              		.code	16
 4726              		.thumb_func
 4727              		.fpu softvfp
 4729              	_ZN3mcu10DMA_stream21qty_transactions_leftEv:
 4730              	.LFB3601:
  40:mculib3/src/periph/dma_stream_f0_f1.h **** 
  41:mculib3/src/periph/dma_stream_f0_f1.h ****    uint16_t qty_transactions_left(){return CNDTR;}
 4731              		.loc 16 41 0
 4732              		.cfi_startproc
 4733              		@ args = 0, pretend = 0, frame = 8
 4734              		@ frame_needed = 1, uses_anonymous_args = 0
 4735 0000 80B5     		push	{r7, lr}
 4736              	.LCFI257:
 4737              		.cfi_def_cfa_offset 8
 4738              		.cfi_offset 7, -8
 4739              		.cfi_offset 14, -4
 4740 0002 82B0     		sub	sp, sp, #8
 4741              	.LCFI258:
 4742              		.cfi_def_cfa_offset 16
 4743 0004 00AF     		add	r7, sp, #0
 4744              	.LCFI259:
 4745              		.cfi_def_cfa_register 7
 4746 0006 7860     		str	r0, [r7, #4]
 4747              		.loc 16 41 0
 4748 0008 7B68     		ldr	r3, [r7, #4]
 4749 000a 5B68     		ldr	r3, [r3, #4]
 4750 000c 9BB2     		uxth	r3, r3
 4751 000e 1800     		movs	r0, r3
 4752 0010 BD46     		mov	sp, r7
 4753 0012 02B0     		add	sp, sp, #8
 4754              		@ sp needed
 4755 0014 80BD     		pop	{r7, pc}
 4756              		.cfi_endproc
 4757              	.LFE3601:
 4759              		.section	.data._ZL16NVIC_EnableIRQ_t,"aw",%progbits
 4760              		.align	2
 4763              	_ZL16NVIC_EnableIRQ_t:
 4764 0000 00000000 		.word	NVIC_EnableIRQ
 4765              		.section	.text._ZN9InterruptC2E9IRQn_Type,"axG",%progbits,_ZN9InterruptC5E9IRQn_Type,comdat
 4766              		.align	1
 4767              		.weak	_ZN9InterruptC2E9IRQn_Type
 4768              		.syntax unified
 4769              		.code	16
 4770              		.thumb_func
 4771              		.fpu softvfp
ARM GAS  /tmp/cc03sYHg.s 			page 117


 4773              	_ZN9InterruptC2E9IRQn_Type:
 4774              	.LFB3632:
 4775              		.file 17 "mculib3/src/interrupt.h"
   1:mculib3/src/interrupt.h **** #pragma once
   2:mculib3/src/interrupt.h **** 
   3:mculib3/src/interrupt.h **** #include "periph.h"
   4:mculib3/src/interrupt.h **** 
   5:mculib3/src/interrupt.h **** #if defined(USE_MOCK_NVIC)
   6:mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = mock::NVIC_EnableIRQ;
   7:mculib3/src/interrupt.h **** #else
   8:mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = ::NVIC_EnableIRQ;
   9:mculib3/src/interrupt.h **** #endif
  10:mculib3/src/interrupt.h **** 
  11:mculib3/src/interrupt.h **** ///     
  12:mculib3/src/interrupt.h **** struct Interrupting
  13:mculib3/src/interrupt.h **** {
  14:mculib3/src/interrupt.h ****     Interrupting* next {nullptr};
  15:mculib3/src/interrupt.h ****     virtual void interrupt() = 0;
  16:mculib3/src/interrupt.h **** };
  17:mculib3/src/interrupt.h **** 
  18:mculib3/src/interrupt.h **** class Interrupt 
  19:mculib3/src/interrupt.h **** {
  20:mculib3/src/interrupt.h ****     Interrupting* first{nullptr};
  21:mculib3/src/interrupt.h ****     const IRQn_Type irq_n;
  22:mculib3/src/interrupt.h **** 
  23:mculib3/src/interrupt.h **** public:
  24:mculib3/src/interrupt.h ****     Interrupt (IRQn_Type irq_n) : irq_n {irq_n} {}
 4776              		.loc 17 24 0
 4777              		.cfi_startproc
 4778              		@ args = 0, pretend = 0, frame = 8
 4779              		@ frame_needed = 1, uses_anonymous_args = 0
 4780 0000 80B5     		push	{r7, lr}
 4781              	.LCFI260:
 4782              		.cfi_def_cfa_offset 8
 4783              		.cfi_offset 7, -8
 4784              		.cfi_offset 14, -4
 4785 0002 82B0     		sub	sp, sp, #8
 4786              	.LCFI261:
 4787              		.cfi_def_cfa_offset 16
 4788 0004 00AF     		add	r7, sp, #0
 4789              	.LCFI262:
 4790              		.cfi_def_cfa_register 7
 4791 0006 7860     		str	r0, [r7, #4]
 4792 0008 0A00     		movs	r2, r1
 4793 000a FB1C     		adds	r3, r7, #3
 4794 000c 1A70     		strb	r2, [r3]
 4795              	.LBB13:
 4796              		.loc 17 24 0
 4797 000e 7B68     		ldr	r3, [r7, #4]
 4798 0010 0022     		movs	r2, #0
 4799 0012 1A60     		str	r2, [r3]
 4800 0014 7B68     		ldr	r3, [r7, #4]
 4801 0016 FA1C     		adds	r2, r7, #3
 4802 0018 1278     		ldrb	r2, [r2]
 4803 001a 1A71     		strb	r2, [r3, #4]
 4804              	.LBE13:
 4805 001c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 118


 4806 001e 1800     		movs	r0, r3
 4807 0020 BD46     		mov	sp, r7
 4808 0022 02B0     		add	sp, sp, #8
 4809              		@ sp needed
 4810 0024 80BD     		pop	{r7, pc}
 4811              		.cfi_endproc
 4812              	.LFE3632:
 4814              		.weak	_ZN9InterruptC1E9IRQn_Type
 4815              		.thumb_set _ZN9InterruptC1E9IRQn_Type,_ZN9InterruptC2E9IRQn_Type
 4816              		.section	.text._ZN9Interrupt6enableEv,"axG",%progbits,_ZN9Interrupt6enableEv,comdat
 4817              		.align	1
 4818              		.weak	_ZN9Interrupt6enableEv
 4819              		.syntax unified
 4820              		.code	16
 4821              		.thumb_func
 4822              		.fpu softvfp
 4824              	_ZN9Interrupt6enableEv:
 4825              	.LFB3635:
  25:mculib3/src/interrupt.h **** 
  26:mculib3/src/interrupt.h ****     auto IRQn() const { return irq_n; }
  27:mculib3/src/interrupt.h **** 
  28:mculib3/src/interrupt.h ****     void enable() { NVIC_EnableIRQ_t(irq_n); }
 4826              		.loc 17 28 0
 4827              		.cfi_startproc
 4828              		@ args = 0, pretend = 0, frame = 8
 4829              		@ frame_needed = 1, uses_anonymous_args = 0
 4830 0000 80B5     		push	{r7, lr}
 4831              	.LCFI263:
 4832              		.cfi_def_cfa_offset 8
 4833              		.cfi_offset 7, -8
 4834              		.cfi_offset 14, -4
 4835 0002 82B0     		sub	sp, sp, #8
 4836              	.LCFI264:
 4837              		.cfi_def_cfa_offset 16
 4838 0004 00AF     		add	r7, sp, #0
 4839              	.LCFI265:
 4840              		.cfi_def_cfa_register 7
 4841 0006 7860     		str	r0, [r7, #4]
 4842              		.loc 17 28 0
 4843 0008 054B     		ldr	r3, .L230
 4844 000a 1B68     		ldr	r3, [r3]
 4845 000c 7A68     		ldr	r2, [r7, #4]
 4846 000e 1279     		ldrb	r2, [r2, #4]
 4847 0010 52B2     		sxtb	r2, r2
 4848 0012 1000     		movs	r0, r2
 4849 0014 9847     		blx	r3
 4850              	.LVL9:
 4851 0016 C046     		nop
 4852 0018 BD46     		mov	sp, r7
 4853 001a 02B0     		add	sp, sp, #8
 4854              		@ sp needed
 4855 001c 80BD     		pop	{r7, pc}
 4856              	.L231:
 4857 001e C046     		.align	2
 4858              	.L230:
 4859 0020 00000000 		.word	_ZL16NVIC_EnableIRQ_t
 4860              		.cfi_endproc
ARM GAS  /tmp/cc03sYHg.s 			page 119


 4861              	.LFE3635:
 4863              		.section	.text._ZN9Interrupt9subscribeEP12Interrupting,"axG",%progbits,_ZN9Interrupt9subscribeEP12
 4864              		.align	1
 4865              		.weak	_ZN9Interrupt9subscribeEP12Interrupting
 4866              		.syntax unified
 4867              		.code	16
 4868              		.thumb_func
 4869              		.fpu softvfp
 4871              	_ZN9Interrupt9subscribeEP12Interrupting:
 4872              	.LFB3636:
  29:mculib3/src/interrupt.h **** 
  30:mculib3/src/interrupt.h ****     void subscribe(Interrupting* ps)
 4873              		.loc 17 30 0
 4874              		.cfi_startproc
 4875              		@ args = 0, pretend = 0, frame = 16
 4876              		@ frame_needed = 1, uses_anonymous_args = 0
 4877 0000 80B5     		push	{r7, lr}
 4878              	.LCFI266:
 4879              		.cfi_def_cfa_offset 8
 4880              		.cfi_offset 7, -8
 4881              		.cfi_offset 14, -4
 4882 0002 84B0     		sub	sp, sp, #16
 4883              	.LCFI267:
 4884              		.cfi_def_cfa_offset 24
 4885 0004 00AF     		add	r7, sp, #0
 4886              	.LCFI268:
 4887              		.cfi_def_cfa_register 7
 4888 0006 7860     		str	r0, [r7, #4]
 4889 0008 3960     		str	r1, [r7]
  31:mculib3/src/interrupt.h ****     {
  32:mculib3/src/interrupt.h ****         auto p = first;
 4890              		.loc 17 32 0
 4891 000a 7B68     		ldr	r3, [r7, #4]
 4892 000c 1B68     		ldr	r3, [r3]
 4893 000e FB60     		str	r3, [r7, #12]
  33:mculib3/src/interrupt.h ****         if (p) {
 4894              		.loc 17 33 0
 4895 0010 FB68     		ldr	r3, [r7, #12]
 4896 0012 002B     		cmp	r3, #0
 4897 0014 0BD0     		beq	.L233
 4898              	.L235:
  34:mculib3/src/interrupt.h ****             while (p->next)
 4899              		.loc 17 34 0
 4900 0016 FB68     		ldr	r3, [r7, #12]
 4901 0018 5B68     		ldr	r3, [r3, #4]
 4902 001a 002B     		cmp	r3, #0
 4903 001c 03D0     		beq	.L234
  35:mculib3/src/interrupt.h ****                 p = p->next;
 4904              		.loc 17 35 0
 4905 001e FB68     		ldr	r3, [r7, #12]
 4906 0020 5B68     		ldr	r3, [r3, #4]
 4907 0022 FB60     		str	r3, [r7, #12]
  34:mculib3/src/interrupt.h ****             while (p->next)
 4908              		.loc 17 34 0
 4909 0024 F7E7     		b	.L235
 4910              	.L234:
  36:mculib3/src/interrupt.h ****             p->next = ps;
ARM GAS  /tmp/cc03sYHg.s 			page 120


 4911              		.loc 17 36 0
 4912 0026 FB68     		ldr	r3, [r7, #12]
 4913 0028 3A68     		ldr	r2, [r7]
 4914 002a 5A60     		str	r2, [r3, #4]
  37:mculib3/src/interrupt.h ****         } else {  
  38:mculib3/src/interrupt.h ****             first = ps;
  39:mculib3/src/interrupt.h ****         } 
  40:mculib3/src/interrupt.h ****     }
 4915              		.loc 17 40 0
 4916 002c 02E0     		b	.L237
 4917              	.L233:
  38:mculib3/src/interrupt.h ****         } 
 4918              		.loc 17 38 0
 4919 002e 7B68     		ldr	r3, [r7, #4]
 4920 0030 3A68     		ldr	r2, [r7]
 4921 0032 1A60     		str	r2, [r3]
 4922              	.L237:
 4923              		.loc 17 40 0
 4924 0034 C046     		nop
 4925 0036 BD46     		mov	sp, r7
 4926 0038 04B0     		add	sp, sp, #16
 4927              		@ sp needed
 4928 003a 80BD     		pop	{r7, pc}
 4929              		.cfi_endproc
 4930              	.LFE3636:
 4932              		.section	.text._ZN9Interrupt9interruptEv,"axG",%progbits,_ZN9Interrupt9interruptEv,comdat
 4933              		.align	1
 4934              		.weak	_ZN9Interrupt9interruptEv
 4935              		.syntax unified
 4936              		.code	16
 4937              		.thumb_func
 4938              		.fpu softvfp
 4940              	_ZN9Interrupt9interruptEv:
 4941              	.LFB3638:
  41:mculib3/src/interrupt.h **** 
  42:mculib3/src/interrupt.h ****     void clear_subscribe() { first = nullptr; }
  43:mculib3/src/interrupt.h **** 
  44:mculib3/src/interrupt.h ****     void interrupt()
 4942              		.loc 17 44 0
 4943              		.cfi_startproc
 4944              		@ args = 0, pretend = 0, frame = 16
 4945              		@ frame_needed = 1, uses_anonymous_args = 0
 4946 0000 80B5     		push	{r7, lr}
 4947              	.LCFI269:
 4948              		.cfi_def_cfa_offset 8
 4949              		.cfi_offset 7, -8
 4950              		.cfi_offset 14, -4
 4951 0002 84B0     		sub	sp, sp, #16
 4952              	.LCFI270:
 4953              		.cfi_def_cfa_offset 24
 4954 0004 00AF     		add	r7, sp, #0
 4955              	.LCFI271:
 4956              		.cfi_def_cfa_register 7
 4957 0006 7860     		str	r0, [r7, #4]
  45:mculib3/src/interrupt.h ****     {
  46:mculib3/src/interrupt.h ****         auto p = first;
 4958              		.loc 17 46 0
ARM GAS  /tmp/cc03sYHg.s 			page 121


 4959 0008 7B68     		ldr	r3, [r7, #4]
 4960 000a 1B68     		ldr	r3, [r3]
 4961 000c FB60     		str	r3, [r7, #12]
 4962              	.L240:
  47:mculib3/src/interrupt.h ****         while (p) {
 4963              		.loc 17 47 0
 4964 000e FB68     		ldr	r3, [r7, #12]
 4965 0010 002B     		cmp	r3, #0
 4966 0012 09D0     		beq	.L241
  48:mculib3/src/interrupt.h ****             p->interrupt();
 4967              		.loc 17 48 0
 4968 0014 FB68     		ldr	r3, [r7, #12]
 4969 0016 1B68     		ldr	r3, [r3]
 4970 0018 1B68     		ldr	r3, [r3]
 4971 001a FA68     		ldr	r2, [r7, #12]
 4972 001c 1000     		movs	r0, r2
 4973 001e 9847     		blx	r3
 4974              	.LVL10:
  49:mculib3/src/interrupt.h ****             p = p->next;
 4975              		.loc 17 49 0
 4976 0020 FB68     		ldr	r3, [r7, #12]
 4977 0022 5B68     		ldr	r3, [r3, #4]
 4978 0024 FB60     		str	r3, [r7, #12]
  47:mculib3/src/interrupt.h ****         while (p) {
 4979              		.loc 17 47 0
 4980 0026 F2E7     		b	.L240
 4981              	.L241:
  50:mculib3/src/interrupt.h ****         }
  51:mculib3/src/interrupt.h ****     }
 4982              		.loc 17 51 0
 4983 0028 C046     		nop
 4984 002a BD46     		mov	sp, r7
 4985 002c 04B0     		add	sp, sp, #16
 4986              		@ sp needed
 4987 002e 80BD     		pop	{r7, pc}
 4988              		.cfi_endproc
 4989              	.LFE3638:
 4991              		.global	interrupt_usart1
 4992              		.section	.bss.interrupt_usart1,"aw",%nobits
 4993              		.align	2
 4996              	interrupt_usart1:
 4997 0000 00000000 		.space	8
 4997      00000000 
 4998              		.global	interrupt_DMA1_channel1
 4999              		.section	.bss.interrupt_DMA1_channel1,"aw",%nobits
 5000              		.align	2
 5003              	interrupt_DMA1_channel1:
 5004 0000 00000000 		.space	8
 5004      00000000 
 5005              		.global	interrupt_DMA1_channel2
 5006              		.section	.bss.interrupt_DMA1_channel2,"aw",%nobits
 5007              		.align	2
 5010              	interrupt_DMA1_channel2:
 5011 0000 00000000 		.space	8
 5011      00000000 
 5012              		.global	interrupt_DMA1_channel3
 5013              		.section	.bss.interrupt_DMA1_channel3,"aw",%nobits
ARM GAS  /tmp/cc03sYHg.s 			page 122


 5014              		.align	2
 5017              	interrupt_DMA1_channel3:
 5018 0000 00000000 		.space	8
 5018      00000000 
 5019              		.global	interrupt_DMA1_channel4
 5020              		.section	.bss.interrupt_DMA1_channel4,"aw",%nobits
 5021              		.align	2
 5024              	interrupt_DMA1_channel4:
 5025 0000 00000000 		.space	8
 5025      00000000 
 5026              		.global	interrupt_DMA1_channel5
 5027              		.section	.bss.interrupt_DMA1_channel5,"aw",%nobits
 5028              		.align	2
 5031              	interrupt_DMA1_channel5:
 5032 0000 00000000 		.space	8
 5032      00000000 
 5033              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 5034              		.align	1
 5035              		.global	DMA1_Channel1_IRQHandler
 5036              		.syntax unified
 5037              		.code	16
 5038              		.thumb_func
 5039              		.fpu softvfp
 5041              	DMA1_Channel1_IRQHandler:
 5042              	.LFB3640:
 5043              		.file 18 "mculib3/src/interrupts.h"
   1:mculib3/src/interrupts.h **** #pragma once
   2:mculib3/src/interrupts.h **** #include "interrupt.h"
   3:mculib3/src/interrupts.h **** #include "periph_usart.h"
   4:mculib3/src/interrupts.h **** #include "periph_dma.h"
   5:mculib3/src/interrupts.h **** 
   6:mculib3/src/interrupts.h **** 
   7:mculib3/src/interrupts.h **** #if defined (STM32F0)
   8:mculib3/src/interrupts.h ****    extern "C" void DMA1_Ch1_IRQHandler() { interrupt_DMA1_channel1.interrupt(); mcu::make_reference
 5044              		.loc 18 8 0
 5045              		.cfi_startproc
 5046              		@ args = 0, pretend = 0, frame = 0
 5047              		@ frame_needed = 1, uses_anonymous_args = 0
 5048 0000 80B5     		push	{r7, lr}
 5049              	.LCFI272:
 5050              		.cfi_def_cfa_offset 8
 5051              		.cfi_offset 7, -8
 5052              		.cfi_offset 14, -4
 5053 0002 00AF     		add	r7, sp, #0
 5054              	.LCFI273:
 5055              		.cfi_def_cfa_register 7
 5056              		.loc 18 8 0
 5057 0004 064B     		ldr	r3, .L243
 5058 0006 1800     		movs	r0, r3
 5059 0008 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
 5060 000c FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 5061 0010 0300     		movs	r3, r0
 5062 0012 0121     		movs	r1, #1
 5063 0014 1800     		movs	r0, r3
 5064 0016 FFF7FEFF 		bl	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 5065 001a C046     		nop
 5066 001c BD46     		mov	sp, r7
ARM GAS  /tmp/cc03sYHg.s 			page 123


 5067              		@ sp needed
 5068 001e 80BD     		pop	{r7, pc}
 5069              	.L244:
 5070              		.align	2
 5071              	.L243:
 5072 0020 00000000 		.word	interrupt_DMA1_channel1
 5073              		.cfi_endproc
 5074              	.LFE3640:
 5076              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 5077              		.align	1
 5078              		.global	DMA1_Channel2_3_IRQHandler
 5079              		.syntax unified
 5080              		.code	16
 5081              		.thumb_func
 5082              		.fpu softvfp
 5084              	DMA1_Channel2_3_IRQHandler:
 5085              	.LFB3641:
   9:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 5086              		.loc 18 9 0
 5087              		.cfi_startproc
 5088              		@ args = 0, pretend = 0, frame = 0
 5089              		@ frame_needed = 1, uses_anonymous_args = 0
 5090 0000 80B5     		push	{r7, lr}
 5091              	.LCFI274:
 5092              		.cfi_def_cfa_offset 8
 5093              		.cfi_offset 7, -8
 5094              		.cfi_offset 14, -4
 5095 0002 00AF     		add	r7, sp, #0
 5096              	.LCFI275:
 5097              		.cfi_def_cfa_register 7
  10:mculib3/src/interrupts.h ****       interrupt_DMA1_channel2.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 5098              		.loc 18 10 0
 5099 0004 0C4B     		ldr	r3, .L246
 5100 0006 1800     		movs	r0, r3
 5101 0008 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
 5102 000c FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 5103 0010 0300     		movs	r3, r0
 5104 0012 0221     		movs	r1, #2
 5105 0014 1800     		movs	r0, r3
 5106 0016 FFF7FEFF 		bl	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
  11:mculib3/src/interrupts.h ****       interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 5107              		.loc 18 11 0
 5108 001a 084B     		ldr	r3, .L246+4
 5109 001c 1800     		movs	r0, r3
 5110 001e FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
 5111 0022 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 5112 0026 0300     		movs	r3, r0
 5113 0028 0321     		movs	r1, #3
 5114 002a 1800     		movs	r0, r3
 5115 002c FFF7FEFF 		bl	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
  12:mculib3/src/interrupts.h ****    }
 5116              		.loc 18 12 0
 5117 0030 C046     		nop
 5118 0032 BD46     		mov	sp, r7
 5119              		@ sp needed
 5120 0034 80BD     		pop	{r7, pc}
 5121              	.L247:
ARM GAS  /tmp/cc03sYHg.s 			page 124


 5122 0036 C046     		.align	2
 5123              	.L246:
 5124 0038 00000000 		.word	interrupt_DMA1_channel2
 5125 003c 00000000 		.word	interrupt_DMA1_channel3
 5126              		.cfi_endproc
 5127              	.LFE3641:
 5129              		.section	.text.DMA1_Channel4_5_IRQHandler,"ax",%progbits
 5130              		.align	1
 5131              		.global	DMA1_Channel4_5_IRQHandler
 5132              		.syntax unified
 5133              		.code	16
 5134              		.thumb_func
 5135              		.fpu softvfp
 5137              	DMA1_Channel4_5_IRQHandler:
 5138              	.LFB3642:
  13:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel4_5_IRQHandler()     { while(1) {} }
 5139              		.loc 18 13 0
 5140              		.cfi_startproc
 5141              		@ args = 0, pretend = 0, frame = 0
 5142              		@ frame_needed = 1, uses_anonymous_args = 0
 5143 0000 80B5     		push	{r7, lr}
 5144              	.LCFI276:
 5145              		.cfi_def_cfa_offset 8
 5146              		.cfi_offset 7, -8
 5147              		.cfi_offset 14, -4
 5148 0002 00AF     		add	r7, sp, #0
 5149              	.LCFI277:
 5150              		.cfi_def_cfa_register 7
 5151              	.L249:
 5152              		.loc 18 13 0 discriminator 1
 5153 0004 FEE7     		b	.L249
 5154              		.cfi_endproc
 5155              	.LFE3642:
 5157              		.section	.text.TIM1_BRK_TIM9_IRQHandler,"ax",%progbits
 5158              		.align	1
 5159              		.global	TIM1_BRK_TIM9_IRQHandler
 5160              		.syntax unified
 5161              		.code	16
 5162              		.thumb_func
 5163              		.fpu softvfp
 5165              	TIM1_BRK_TIM9_IRQHandler:
 5166              	.LFB3643:
  14:mculib3/src/interrupts.h **** 
  15:mculib3/src/interrupts.h ****    extern "C" void TIM1_BRK_TIM9_IRQHandler      () { while(1) {} }
 5167              		.loc 18 15 0
 5168              		.cfi_startproc
 5169              		@ args = 0, pretend = 0, frame = 0
 5170              		@ frame_needed = 1, uses_anonymous_args = 0
 5171 0000 80B5     		push	{r7, lr}
 5172              	.LCFI278:
 5173              		.cfi_def_cfa_offset 8
 5174              		.cfi_offset 7, -8
 5175              		.cfi_offset 14, -4
 5176 0002 00AF     		add	r7, sp, #0
 5177              	.LCFI279:
 5178              		.cfi_def_cfa_register 7
 5179              	.L251:
ARM GAS  /tmp/cc03sYHg.s 			page 125


 5180              		.loc 18 15 0 discriminator 1
 5181 0004 FEE7     		b	.L251
 5182              		.cfi_endproc
 5183              	.LFE3643:
 5185              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 5186              		.align	1
 5187              		.global	TIM1_CC_IRQHandler
 5188              		.syntax unified
 5189              		.code	16
 5190              		.thumb_func
 5191              		.fpu softvfp
 5193              	TIM1_CC_IRQHandler:
 5194              	.LFB3644:
  16:mculib3/src/interrupts.h ****    extern "C" void TIM1_CC_IRQHandler            () { while(1) {} }
 5195              		.loc 18 16 0
 5196              		.cfi_startproc
 5197              		@ args = 0, pretend = 0, frame = 0
 5198              		@ frame_needed = 1, uses_anonymous_args = 0
 5199 0000 80B5     		push	{r7, lr}
 5200              	.LCFI280:
 5201              		.cfi_def_cfa_offset 8
 5202              		.cfi_offset 7, -8
 5203              		.cfi_offset 14, -4
 5204 0002 00AF     		add	r7, sp, #0
 5205              	.LCFI281:
 5206              		.cfi_def_cfa_register 7
 5207              	.L253:
 5208              		.loc 18 16 0 discriminator 1
 5209 0004 FEE7     		b	.L253
 5210              		.cfi_endproc
 5211              	.LFE3644:
 5213              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 5214              		.align	1
 5215              		.global	TIM3_IRQHandler
 5216              		.syntax unified
 5217              		.code	16
 5218              		.thumb_func
 5219              		.fpu softvfp
 5221              	TIM3_IRQHandler:
 5222              	.LFB3645:
  17:mculib3/src/interrupts.h ****    extern "C" void TIM3_IRQHandler               () { while(1) {} }
 5223              		.loc 18 17 0
 5224              		.cfi_startproc
 5225              		@ args = 0, pretend = 0, frame = 0
 5226              		@ frame_needed = 1, uses_anonymous_args = 0
 5227 0000 80B5     		push	{r7, lr}
 5228              	.LCFI282:
 5229              		.cfi_def_cfa_offset 8
 5230              		.cfi_offset 7, -8
 5231              		.cfi_offset 14, -4
 5232 0002 00AF     		add	r7, sp, #0
 5233              	.LCFI283:
 5234              		.cfi_def_cfa_register 7
 5235              	.L255:
 5236              		.loc 18 17 0 discriminator 1
 5237 0004 FEE7     		b	.L255
 5238              		.cfi_endproc
ARM GAS  /tmp/cc03sYHg.s 			page 126


 5239              	.LFE3645:
 5241              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 5242              		.align	1
 5243              		.global	TIM14_IRQHandler
 5244              		.syntax unified
 5245              		.code	16
 5246              		.thumb_func
 5247              		.fpu softvfp
 5249              	TIM14_IRQHandler:
 5250              	.LFB3646:
  18:mculib3/src/interrupts.h ****    extern "C" void TIM14_IRQHandler              () { while(1) {} }
 5251              		.loc 18 18 0
 5252              		.cfi_startproc
 5253              		@ args = 0, pretend = 0, frame = 0
 5254              		@ frame_needed = 1, uses_anonymous_args = 0
 5255 0000 80B5     		push	{r7, lr}
 5256              	.LCFI284:
 5257              		.cfi_def_cfa_offset 8
 5258              		.cfi_offset 7, -8
 5259              		.cfi_offset 14, -4
 5260 0002 00AF     		add	r7, sp, #0
 5261              	.LCFI285:
 5262              		.cfi_def_cfa_register 7
 5263              	.L257:
 5264              		.loc 18 18 0 discriminator 1
 5265 0004 FEE7     		b	.L257
 5266              		.cfi_endproc
 5267              	.LFE3646:
 5269              		.section	.text.TIM16_IRQHandler,"ax",%progbits
 5270              		.align	1
 5271              		.global	TIM16_IRQHandler
 5272              		.syntax unified
 5273              		.code	16
 5274              		.thumb_func
 5275              		.fpu softvfp
 5277              	TIM16_IRQHandler:
 5278              	.LFB3647:
  19:mculib3/src/interrupts.h ****    extern "C" void TIM16_IRQHandler              () { while(1) {} }
 5279              		.loc 18 19 0
 5280              		.cfi_startproc
 5281              		@ args = 0, pretend = 0, frame = 0
 5282              		@ frame_needed = 1, uses_anonymous_args = 0
 5283 0000 80B5     		push	{r7, lr}
 5284              	.LCFI286:
 5285              		.cfi_def_cfa_offset 8
 5286              		.cfi_offset 7, -8
 5287              		.cfi_offset 14, -4
 5288 0002 00AF     		add	r7, sp, #0
 5289              	.LCFI287:
 5290              		.cfi_def_cfa_register 7
 5291              	.L259:
 5292              		.loc 18 19 0 discriminator 1
 5293 0004 FEE7     		b	.L259
 5294              		.cfi_endproc
 5295              	.LFE3647:
 5297              		.section	.text.TIM17_IRQHandler,"ax",%progbits
 5298              		.align	1
ARM GAS  /tmp/cc03sYHg.s 			page 127


 5299              		.global	TIM17_IRQHandler
 5300              		.syntax unified
 5301              		.code	16
 5302              		.thumb_func
 5303              		.fpu softvfp
 5305              	TIM17_IRQHandler:
 5306              	.LFB3648:
  20:mculib3/src/interrupts.h ****    extern "C" void TIM17_IRQHandler              () { while(1) {} }
 5307              		.loc 18 20 0
 5308              		.cfi_startproc
 5309              		@ args = 0, pretend = 0, frame = 0
 5310              		@ frame_needed = 1, uses_anonymous_args = 0
 5311 0000 80B5     		push	{r7, lr}
 5312              	.LCFI288:
 5313              		.cfi_def_cfa_offset 8
 5314              		.cfi_offset 7, -8
 5315              		.cfi_offset 14, -4
 5316 0002 00AF     		add	r7, sp, #0
 5317              	.LCFI289:
 5318              		.cfi_def_cfa_register 7
 5319              	.L261:
 5320              		.loc 18 20 0 discriminator 1
 5321 0004 FEE7     		b	.L261
 5322              		.cfi_endproc
 5323              	.LFE3648:
 5325              		.section	.text.USART1_IRQHandler,"ax",%progbits
 5326              		.align	1
 5327              		.global	USART1_IRQHandler
 5328              		.syntax unified
 5329              		.code	16
 5330              		.thumb_func
 5331              		.fpu softvfp
 5333              	USART1_IRQHandler:
 5334              	.LFB3649:
  21:mculib3/src/interrupts.h **** 
  22:mculib3/src/interrupts.h ****    extern "C" void USART1_IRQHandler() { 
 5335              		.loc 18 22 0
 5336              		.cfi_startproc
 5337              		@ args = 0, pretend = 0, frame = 0
 5338              		@ frame_needed = 1, uses_anonymous_args = 0
 5339 0000 80B5     		push	{r7, lr}
 5340              	.LCFI290:
 5341              		.cfi_def_cfa_offset 8
 5342              		.cfi_offset 7, -8
 5343              		.cfi_offset 14, -4
 5344 0002 00AF     		add	r7, sp, #0
 5345              	.LCFI291:
 5346              		.cfi_def_cfa_register 7
  23:mculib3/src/interrupts.h ****       interrupt_usart1.interrupt(); 
 5347              		.loc 18 23 0
 5348 0004 064B     		ldr	r3, .L263
 5349 0006 1800     		movs	r0, r3
 5350 0008 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv
  24:mculib3/src/interrupts.h ****       mcu::make_reference<mcu::Periph::USART1>().clear_interrupt_flags();} 
 5351              		.loc 18 24 0
 5352 000c FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
 5353 0010 0300     		movs	r3, r0
ARM GAS  /tmp/cc03sYHg.s 			page 128


 5354 0012 1800     		movs	r0, r3
 5355 0014 FFF7FEFF 		bl	_ZN3mcu5USART21clear_interrupt_flagsEv
 5356 0018 C046     		nop
 5357 001a BD46     		mov	sp, r7
 5358              		@ sp needed
 5359 001c 80BD     		pop	{r7, pc}
 5360              	.L264:
 5361 001e C046     		.align	2
 5362              	.L263:
 5363 0020 00000000 		.word	interrupt_usart1
 5364              		.cfi_endproc
 5365              	.LFE3649:
 5367              		.section	.text.init_clock,"ax",%progbits
 5368              		.align	1
 5369              		.global	init_clock
 5370              		.syntax unified
 5371              		.code	16
 5372              		.thumb_func
 5373              		.fpu softvfp
 5375              	init_clock:
 5376              	.LFB3676:
 5377              		.file 19 "src/main.cpp"
   1:src/main.cpp  **** #define STM32F030x6
   2:src/main.cpp  **** #define F_OSC   8000000UL
   3:src/main.cpp  **** #define F_CPU   48000000UL
   4:src/main.cpp  **** #define ADR(reg) GET_ADR(In_regs, reg)
   5:src/main.cpp  **** 
   6:src/main.cpp  **** #include "init_clock.h"
   7:src/main.cpp  **** #include "periph_rcc.h"
   8:src/main.cpp  **** #include "modbus_slave.h"
   9:src/main.cpp  **** 
  10:src/main.cpp  **** extern "C" void init_clock() { init_clock<F_OSC, F_CPU>(); }
 5378              		.loc 19 10 0
 5379              		.cfi_startproc
 5380              		@ args = 0, pretend = 0, frame = 0
 5381              		@ frame_needed = 1, uses_anonymous_args = 0
 5382 0000 80B5     		push	{r7, lr}
 5383              	.LCFI292:
 5384              		.cfi_def_cfa_offset 8
 5385              		.cfi_offset 7, -8
 5386              		.cfi_offset 14, -4
 5387 0002 00AF     		add	r7, sp, #0
 5388              	.LCFI293:
 5389              		.cfi_def_cfa_register 7
 5390              		.loc 19 10 0
 5391 0004 FFF7FEFF 		bl	_Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzy
 5392 0008 C046     		nop
 5393 000a BD46     		mov	sp, r7
 5394              		@ sp needed
 5395 000c 80BD     		pop	{r7, pc}
 5396              		.cfi_endproc
 5397              	.LFE3676:
 5399              		.section	.text._ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_,
 5400              		.align	1
 5401              		.weak	_ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5402              		.syntax unified
 5403              		.code	16
ARM GAS  /tmp/cc03sYHg.s 			page 129


 5404              		.thumb_func
 5405              		.fpu softvfp
 5407              	_ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 5408              	.LFB3679:
 5409              		.file 20 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <tuple> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** /** @file include/tuple
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #ifndef _GLIBCXX_TUPLE
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define _GLIBCXX_TUPLE 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus < 201103L
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <array>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/uses_allocator.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/invoke.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @addtogroup utilities
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @{
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
ARM GAS  /tmp/cc03sYHg.s 			page 130


  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple;
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple : is_empty<_Tp> { };
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Using EBO for elements that are tuples causes ambiguous base errors.
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _El0, typename... _El>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple<tuple<_El0, _El...>> : false_type { };
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Use the Empty Base-class Optimization for empty, non-final types.
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     using __empty_not_final
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     = typename conditional<__is_final(_Tp), false_type,
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			   __is_empty_non_tuple<_Tp>>::type;
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head,
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	   bool = __empty_not_final<_Head>::value>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base;
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, true>
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Head
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head(__h) { }
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__h)) { }
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a) { }
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(*__a._M_a) { }
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead)) { }
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead)) { }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
ARM GAS  /tmp/cc03sYHg.s 			page 131


 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead), *__a._M_a) { }
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b; }
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b; }
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, false>
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a) { }
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(*__a._M_a) { }
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead)) { }
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead))
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__uhead), *__a._M_a) { }
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head _M_head_impl;
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
ARM GAS  /tmp/cc03sYHg.s 			page 132


 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Contains the actual implementation of the @c tuple template, stored
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * as a recursive inheritance hierarchy from the first element (most
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * derived class) to the last (least derived class). The @c Idx
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * parameter gives the 0-based index of the element stored at this
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * point in the hierarchy; we use it to implement a constant-time
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * get() operation.
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename... _Elements>
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Tuple_impl;
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Recursive tuple implementation. Here we store the @c Head element
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * and derive from a @c Tuple_impl containing the remaining elements
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * (which contains the @c Tail).
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head, typename... _Tail>
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Tuple_impl<_Idx, _Head, _Tail...>
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Tuple_impl<_Idx + 1, _Tail...>,
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       private _Head_base<_Idx, _Head>
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<std::size_t, typename...> friend class _Tuple_impl;
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Tuple_impl<_Idx + 1, _Tail...> _Inherited;
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Head_base<_Idx, _Head> _Base;
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Inherited&
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_tail(_Tuple_impl& __t) noexcept { return __t; }
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Inherited&
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_tail(const _Tuple_impl& __t) noexcept { return __t; }
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl()
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(), _Base() { }
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Head& __head, const _Tail&... __tail)
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead, typename... _UTail, typename = typename
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                enable_if<sizeof...(_Tail) == sizeof...(_UTail)>::type>
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_UHead&& __head, _UTail&&... __tail)
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_UTail>(__tail)...),
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(std::forward<_UHead>(__head)) { }
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Tuple_impl&) = default;
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl(_Tuple_impl&& __in)
ARM GAS  /tmp/cc03sYHg.s 			page 133


 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__and_<is_nothrow_move_constructible<_Head>,
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	              is_nothrow_move_constructible<_Inherited>>::value)
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(std::move(_M_tail(__in))),
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Base(std::forward<_Head>(_M_head(__in))) { }
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(const _Tuple_impl<_Idx, _UElements...>& __in)
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(_Tuple_impl<_Idx, _UElements...>::_M_tail(__in)),
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(_Tuple_impl<_Idx, _UElements...>::_M_head(__in)) { }
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead, typename... _UTails>
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_Tuple_impl<_Idx, _UHead, _UTails...>&& __in)
 236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::move
 237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_tail(__in))),
 238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(std::forward<_UHead>
 239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		(_Tuple_impl<_Idx, _UHead, _UTails...>::_M_head(__in))) { }
 240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a)
 243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a),
 244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__tag, __use_alloc<_Head>(__a)) { }
 245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		    const _Head& __head, const _Tail&... __tail)
 249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __tail...),
 250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__use_alloc<_Head, _Alloc, _Head>(__a), __head) { }
 251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead, typename... _UTail,
 253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename = typename enable_if<sizeof...(_Tail)
 254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					     == sizeof...(_UTail)>::type>
 255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _UHead&& __head, _UTail&&... __tail)
 257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_UTail>(__tail)...),
 258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_UHead>(__head)) { }
 260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl& __in)
 264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, _M_tail(__in)),
 265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           _Base(__use_alloc<_Head, _Alloc, _Head>(__a), _M_head(__in)) { }
 266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl&& __in)
 270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::move(_M_tail(__in))),
 271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_Head>(_M_head(__in))) { }
 273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename... _UElements>
 275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl<_Idx, _UElements...>& __in)
 277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     _Tuple_impl<_Idx, _UElements...>::_M_tail(__in)),
 279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		_Tuple_impl<_Idx, _UElements...>::_M_head(__in)) { }
ARM GAS  /tmp/cc03sYHg.s 			page 134


 281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead, typename... _UTails>
 283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl<_Idx, _UHead, _UTails...>&& __in)
 285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::move
 286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_tail(__in))),
 287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 std::forward<_UHead>
 289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		(_Tuple_impl<_Idx, _UHead, _UTails...>::_M_head(__in))) { }
 290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const _Tuple_impl& __in)
 293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = _M_head(__in);
 295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_tail(*this) = _M_tail(__in);
 296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(_Tuple_impl&& __in)
 301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__and_<is_nothrow_move_assignable<_Head>,
 302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	              is_nothrow_move_assignable<_Inherited>>::value)
 303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = std::forward<_Head>(_M_head(__in));
 305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_tail(*this) = std::move(_M_tail(__in));
 306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const _Tuple_impl<_Idx, _UElements...>& __in)
 312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this) = _Tuple_impl<_Idx, _UElements...>::_M_head(__in);
 314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_tail(*this) = _Tuple_impl<_Idx, _UElements...>::_M_tail(__in);
 315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead, typename... _UTails>
 319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(_Tuple_impl<_Idx, _UHead, _UTails...>&& __in)
 321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this) = std::forward<_UHead>
 323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	    (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_head(__in));
 324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_tail(*this) = std::move
 325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	    (_Tuple_impl<_Idx, _UHead, _UTails...>::_M_tail(__in));
 326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     protected:
 330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
 331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_swap(_Tuple_impl& __in)
 332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__is_nothrow_swappable<_Head>::value
 333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                && noexcept(_M_tail(__in)._M_swap(_M_tail(__in))))
 334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	using std::swap;
 336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	swap(_M_head(*this), _M_head(__in));
 337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Inherited::_M_swap(_M_tail(__in));
ARM GAS  /tmp/cc03sYHg.s 			page 135


 338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Basis case of inheritance recursion.
 342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Tuple_impl<_Idx, _Head>
 344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : private _Head_base<_Idx, _Head>
 345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<std::size_t, typename...> friend class _Tuple_impl;
 347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Head_base<_Idx, _Head> _Base;
 349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl()
 357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base() { }
 358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Head& __head)
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(__head) { }
 362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_UHead&& __head)
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(std::forward<_UHead>(__head)) { }
 367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Tuple_impl(const _Tuple_impl&) = default;
 369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr
 371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl(_Tuple_impl&& __in)
 372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_constructible<_Head>::value)
 373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(std::forward<_Head>(_M_head(__in))) { }
 374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(const _Tuple_impl<_Idx, _UHead>& __in)
 377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(_Tuple_impl<_Idx, _UHead>::_M_head(__in)) { }
 378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Tuple_impl(_Tuple_impl<_Idx, _UHead>&& __in)
 381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(std::forward<_UHead>(_Tuple_impl<_Idx, _UHead>::_M_head(__in)))
 382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a)
 386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__tag, __use_alloc<_Head>(__a)) { }
 387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		    const _Head& __head)
 391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a), __head) { }
 392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
ARM GAS  /tmp/cc03sYHg.s 			page 136


 395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _UHead&& __head)
 396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_UHead>(__head)) { }
 398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl& __in)
 402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a), _M_head(__in)) { }
 403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl&& __in)
 407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	        std::forward<_Head>(_M_head(__in))) { }
 409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            const _Tuple_impl<_Idx, _UHead>& __in)
 413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _Head>(__a),
 414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		_Tuple_impl<_Idx, _UHead>::_M_head(__in)) { }
 415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Tuple_impl(allocator_arg_t __tag, const _Alloc& __a,
 418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	            _Tuple_impl<_Idx, _UHead>&& __in)
 419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(__use_alloc<_Head, _Alloc, _UHead>(__a),
 420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 std::forward<_UHead>(_Tuple_impl<_Idx, _UHead>::_M_head(__in)))
 421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const _Tuple_impl& __in)
 425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = _M_head(__in);
 427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Tuple_impl&
 431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(_Tuple_impl&& __in)
 432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_assignable<_Head>::value)
 433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_M_head(*this) = std::forward<_Head>(_M_head(__in));
 435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const _Tuple_impl<_Idx, _UHead>& __in)
 441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this) = _Tuple_impl<_Idx, _UHead>::_M_head(__in);
 443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _Tuple_impl&
 448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(_Tuple_impl<_Idx, _UHead>&& __in)
 449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  _M_head(*this)
 451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	    = std::forward<_UHead>(_Tuple_impl<_Idx, _UHead>::_M_head(__in));
ARM GAS  /tmp/cc03sYHg.s 			page 137


 452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     protected:
 456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
 457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_swap(_Tuple_impl& __in)
 458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(__is_nothrow_swappable<_Head>::value)
 459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	using std::swap;
 461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	swap(_M_head(*this), _M_head(__in));
 462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Concept utility functions, reused in conditionally-explicit
 466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // constructors.
 467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<bool, typename... _Elements>
 468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   struct _TC
 469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   {
 470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ConstructibleTuple()
 472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_constructible<_Elements, const _UElements&>...>::value;
 474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyConvertibleTuple()
 478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_convertible<const _UElements&, _Elements>...>::value;
 480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _MoveConstructibleTuple()
 484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_constructible<_Elements, _UElements&&>...>::value;
 486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyMoveConvertibleTuple()
 490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __and_<is_convertible<_UElements&&, _Elements>...>::value;
 492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename _SrcTuple>
 495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NonNestedTuple()
 496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return  __and_<__not_<is_same<tuple<_Elements...>,
 498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                    typename remove_cv<
 499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                      typename remove_reference<_SrcTuple>::type
 500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                    >::type>>,
 501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                      __not_<is_convertible<_SrcTuple, _Elements...>>,
 502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                      __not_<is_constructible<_Elements..., _SrcTuple>>
 503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****               >::value;
 504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NotSameTuple()
 507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return  __not_<is_same<tuple<_Elements...>,
ARM GAS  /tmp/cc03sYHg.s 			page 138


 509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			     typename remove_const<
 510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       typename remove_reference<_UElements...>::type
 511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       >::type>>::value;
 512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   };
 514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
 516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   struct _TC<false, _Elements...>
 517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   {
 518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ConstructibleTuple()
 520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyConvertibleTuple()
 526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _MoveConstructibleTuple()
 532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _ImplicitlyMoveConvertibleTuple()
 538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return false;
 540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NonNestedTuple()
 544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return true;
 546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     template<typename... _UElements>
 548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     static constexpr bool _NotSameTuple()
 549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return  true;
 551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   };
 553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Primary class template, tuple
 555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
 556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple : public _Tuple_impl<0, _Elements...>
 557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Tuple_impl<0, _Elements...> _Inherited;
 559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Used for constraining the default constructor so
 561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // that it becomes dependent on the constraints.
 562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy>
 563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       struct _TC2
 564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         static constexpr bool _DefaultConstructibleTuple()
ARM GAS  /tmp/cc03sYHg.s 			page 139


 566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           return __and_<is_default_constructible<_Elements>...>::value;
 568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         }
 569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         static constexpr bool _ImplicitlyDefaultConstructibleTuple()
 570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****           return __and_<__is_implicitly_default_constructible<_Elements>...>
 572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             ::value;
 573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         }
 574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       };
 575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     public:
 577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<_TC2<_Dummy>::
 579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                     _ImplicitlyDefaultConstructibleTuple(),
 580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   bool>::type = true>
 581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple()
 582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<_TC2<_Dummy>::
 586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                     _DefaultConstructibleTuple()
 587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   &&
 588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   !_TC2<_Dummy>::
 589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                     _ImplicitlyDefaultConstructibleTuple(),
 590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                   bool>::type = false>
 591:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit constexpr tuple()
 592:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 593:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 594:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _Elements...
 595:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 596:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy> using _TCC =
 597:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _TC<is_same<_Dummy, void>::value,
 598:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             _Elements...>;
 599:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 600:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 601:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 602:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 603:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 604:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && _TCC<_Dummy>::template
 605:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>()
 606:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && (sizeof...(_Elements) >= 1),
 607:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=true>
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const _Elements&... __elements)
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 610:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 611:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void,
 612:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 613:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 614:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 615:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && !_TCC<_Dummy>::template
 616:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>()
 617:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && (sizeof...(_Elements) >= 1),
 618:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=false>
 619:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit constexpr tuple(const _Elements&... __elements)
 620:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 621:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 622:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _UElements...
ARM GAS  /tmp/cc03sYHg.s 			page 140


 623:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 624:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements> using _TMC =
 625:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   _TC<(sizeof...(_Elements) == sizeof...(_UElements))
 626:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		      && (_TC<(sizeof...(_UElements)==1), _Elements...>::
 627:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			  template _NotSameTuple<_UElements...>()),
 628:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                       _Elements...>;
 629:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 630:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking tuple<_UElements...>
 631:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 632:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements> using _TMCT =
 633:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   _TC<(sizeof...(_Elements) == sizeof...(_UElements))
 634:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		      && !is_same<tuple<_Elements...>,
 635:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 				  tuple<_UElements...>>::value,
 636:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                       _Elements...>;
 637:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 638:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename
 639:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       enable_if<
 640:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		  _TMC<_UElements...>::template
 641:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 642:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC<_UElements...>::template
 643:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 644:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && (sizeof...(_Elements) >= 1),
 645:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 646:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(_UElements&&... __elements)
 647:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(std::forward<_UElements>(__elements)...) { }
 648:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 649:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename
 650:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<
 651:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		  _TMC<_UElements...>::template
 652:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 653:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC<_UElements...>::template
 654:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 655:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && (sizeof...(_Elements) >= 1),
 656:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 657:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(_UElements&&... __elements)
 658:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_UElements>(__elements)...) {	}
 659:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 660:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(const tuple&) = default;
 661:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 662:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(tuple&&) = default;
 663:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 664:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking tuples
 665:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // must avoid creating temporaries.
 666:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy> using _TNTC =
 667:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _TC<is_same<_Dummy, void>::value && sizeof...(_Elements) == 1,
 668:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             _Elements...>;
 669:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 670:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 671:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 672:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 673:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 674:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 675:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 676:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<const tuple<_UElements...>&>(),
 677:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 678:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const tuple<_UElements...>& __in)
 679:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
ARM GAS  /tmp/cc03sYHg.s 			page 141


 680:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         { }
 681:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 682:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 683:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 684:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 685:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 686:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 687:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 688:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<const tuple<_UElements...>&>(),
 689:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 690:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const tuple<_UElements...>& __in)
 691:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 692:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         { }
 693:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 694:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 695:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 696:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 697:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 698:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 699:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 700:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 701:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 702:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(tuple<_UElements...>&& __in)
 703:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<_Tuple_impl<0, _UElements...>&&>(__in)) { }
 704:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 705:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements, typename _Dummy = void, typename
 706:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 707:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 708:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 709:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 710:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 711:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 712:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 713:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(tuple<_UElements...>&& __in)
 714:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(static_cast<_Tuple_impl<0, _UElements...>&&>(__in)) { }
 715:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 716:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Allocator-extended constructors.
 717:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 718:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 719:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a)
 720:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a) { }
 721:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 722:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 723:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 724:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 725:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
 726:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && _TCC<_Dummy>::template
 727:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>(),
 728:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=true>
 729:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 730:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const _Elements&... __elements)
 731:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __elements...) { }
 732:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 733:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 734:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
 735:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
 736:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_Elements...>()
ARM GAS  /tmp/cc03sYHg.s 			page 142


 737:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && !_TCC<_Dummy>::template
 738:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_Elements...>(),
 739:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=false>
 740:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 741:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        const _Elements&... __elements)
 742:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __elements...) { }
 743:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 744:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename... _UElements, typename
 745:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC<_UElements...>::template
 746:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 747:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC<_UElements...>::template
 748:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>(),
 749:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 750:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 751:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      _UElements&&... __elements)
 752:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_UElements>(__elements)...)
 753:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****        	{ }
 754:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 755:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename... _UElements, typename
 756:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC<_UElements...>::template
 757:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 758:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC<_UElements...>::template
 759:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>(),
 760:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 761:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 762:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      _UElements&&... __elements)
 763:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_UElements>(__elements)...)
 764:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         { }
 765:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 766:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 767:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, const tuple& __in)
 768:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<const _Inherited&>(__in)) { }
 769:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 770:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 771:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, tuple&& __in)
 772:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Inherited&&>(__in)) { }
 773:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 774:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 775:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 776:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 777:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 778:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 779:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 780:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 781:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 782:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 783:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 784:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __in)
 785:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 786:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 787:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 788:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 789:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 790:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 791:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 792:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_UElements...>()
 793:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
ARM GAS  /tmp/cc03sYHg.s 			page 143


 794:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_UElements...>()
 795:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 796:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 797:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 798:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 799:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __in)
 800:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 801:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _UElements...>&>(__in))
 802:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 803:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 804:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 805:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 806:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 807:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 808:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMCT<_UElements...>::template
 809:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 810:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 811:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 812:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=true>
 813:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
 814:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      tuple<_UElements...>&& __in)
 815:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 816:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<_Tuple_impl<0, _UElements...>&&>(__in))
 817:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 818:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 819:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
 820:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       typename... _UElements, typename
 821:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMCT<_UElements...>::template
 822:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_UElements...>()
 823:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMCT<_UElements...>::template
 824:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_UElements...>()
 825:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TNTC<_Dummy>::template
 826:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _NonNestedTuple<tuple<_UElements...>&&>(),
 827:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         bool>::type=false>
 828:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
 829:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      tuple<_UElements...>&& __in)
 830:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
 831:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<_Tuple_impl<0, _UElements...>&&>(__in))
 832:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
 833:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 834:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
 835:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const tuple& __in)
 836:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 837:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = __in;
 838:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 839:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 840:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 841:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
 842:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(tuple&& __in)
 843:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_assignable<_Inherited>::value)
 844:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
 845:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = std::move(__in);
 846:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
 847:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
 848:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 849:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 850:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	typename
ARM GAS  /tmp/cc03sYHg.s 			page 144


 851:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       enable_if<sizeof...(_UElements)
 852:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			 == sizeof...(_Elements), tuple&>::type
 853:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const tuple<_UElements...>& __in)
 854:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 855:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = __in;
 856:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 857:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 858:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 859:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _UElements>
 860:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	typename
 861:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       enable_if<sizeof...(_UElements)
 862:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			 == sizeof...(_Elements), tuple&>::type
 863:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(tuple<_UElements...>&& __in)
 864:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
 865:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = std::move(__in);
 866:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
 867:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
 868:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 869:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
 870:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       swap(tuple& __in)
 871:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(noexcept(__in._M_swap(__in)))
 872:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       { _Inherited::_M_swap(__in); }
 873:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 874:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 875:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cpp_deduction_guides >= 201606
 876:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _UTypes>
 877:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(_UTypes...) -> tuple<_UTypes...>;
 878:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _T1, typename _T2>
 879:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(pair<_T1, _T2>) -> tuple<_T1, _T2>;
 880:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Alloc, typename... _UTypes>
 881:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(allocator_arg_t, _Alloc, _UTypes...) -> tuple<_UTypes...>;
 882:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Alloc, typename _T1, typename _T2>
 883:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(allocator_arg_t, _Alloc, pair<_T1, _T2>) -> tuple<_T1, _T2>;
 884:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Alloc, typename... _UTypes>
 885:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple(allocator_arg_t, _Alloc, tuple<_UTypes...>) -> tuple<_UTypes...>;
 886:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #endif
 887:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 888:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Explicit specialization, zero-element tuple.
 889:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<>
 890:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple<>
 891:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 892:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     public:
 893:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void swap(tuple&) noexcept { /* no-op */ }
 894:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // We need the default since we're going to define no-op
 895:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // allocator constructors.
 896:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple() = default;
 897:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // No-op allocator constructors.
 898:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 899:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t, const _Alloc&) { }
 900:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
 901:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t, const _Alloc&, const tuple&) { }
 902:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 903:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 904:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Partial specialization, 2-element tuple.
 905:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Includes construction and assignment from a pair.
 906:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _T1, typename _T2>
 907:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple<_T1, _T2> : public _Tuple_impl<0, _T1, _T2>
ARM GAS  /tmp/cc03sYHg.s 			page 145


 908:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 909:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Tuple_impl<0, _T1, _T2> _Inherited;
 910:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 911:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     public:
 912:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template <typename _U1 = _T1,
 913:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename _U2 = _T2,
 914:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename enable_if<__and_<
 915:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                      __is_implicitly_default_constructible<_U1>,
 916:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                      __is_implicitly_default_constructible<_U2>>
 917:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                                    ::value, bool>::type = true>
 918:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 919:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple()
 920:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 921:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 922:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template <typename _U1 = _T1,
 923:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename _U2 = _T2,
 924:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                 typename enable_if<
 925:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   __and_<
 926:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     is_default_constructible<_U1>,
 927:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     is_default_constructible<_U2>,
 928:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     __not_<
 929:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                       __and_<__is_implicitly_default_constructible<_U1>,
 930:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                              __is_implicitly_default_constructible<_U2>>>>
 931:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   ::value, bool>::type = false>
 932:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 933:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       explicit constexpr tuple()
 934:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited() { }
 935:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 936:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _T1, _T2
 937:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 938:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy> using _TCC =
 939:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _TC<is_same<_Dummy, void>::value, _T1, _T2>;
 940:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 941:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void, typename
 942:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                enable_if<_TCC<_Dummy>::template
 943:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ConstructibleTuple<_T1, _T2>()
 944:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                          && _TCC<_Dummy>::template
 945:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ImplicitlyConvertibleTuple<_T1, _T2>(),
 946:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
 947:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const _T1& __a1, const _T2& __a2)
 948:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(__a1, __a2) { }
 949:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 950:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Dummy = void, typename
 951:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                enable_if<_TCC<_Dummy>::template
 952:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ConstructibleTuple<_T1, _T2>()
 953:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                          && !_TCC<_Dummy>::template
 954:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                            _ImplicitlyConvertibleTuple<_T1, _T2>(),
 955:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
 956:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const _T1& __a1, const _T2& __a2)
 957:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         : _Inherited(__a1, __a2) { }
 958:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 959:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Shortcut for the cases where constructors taking _U1, _U2
 960:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // need to be constrained.
 961:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       using _TMC = _TC<true, _T1, _T2>;
 962:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 963:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 964:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
ARM GAS  /tmp/cc03sYHg.s 			page 146


 965:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
 966:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
 967:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>()
 968:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	          && !is_same<typename decay<_U1>::type,
 969:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			      allocator_arg_t>::value,
 970:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
 971:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(_U1&& __a1, _U2&& __a2)
 972:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 973:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 974:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 975:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
 976:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
 977:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
 978:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>()
 979:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	          && !is_same<typename decay<_U1>::type,
 980:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			      allocator_arg_t>::value,
 981:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
 982:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(_U1&& __a1, _U2&& __a2)
 983:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 984:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 985:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(const tuple&) = default;
 986:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 987:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr tuple(tuple&&) = default;
 988:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 989:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 990:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
 991:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
 992:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
 993:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
 994:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
 995:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const tuple<_U1, _U2>& __in)
 996:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in)) { }
 997:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 998:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
 999:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1000:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1001:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1002:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1003:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1004:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const tuple<_U1, _U2>& __in)
1005:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in)) { }
1006:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1007:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1008:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1009:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1010:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1011:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1012:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1013:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(tuple<_U1, _U2>&& __in)
1014:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in)) { }
1015:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1016:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1017:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1018:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1019:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1020:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1021:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
ARM GAS  /tmp/cc03sYHg.s 			page 147


1022:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(tuple<_U1, _U2>&& __in)
1023:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in)) { }
1024:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1025:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1026:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1027:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1028:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1029:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1030:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1031:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(const pair<_U1, _U2>& __in)
1032:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__in.first, __in.second) { }
1033:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1034:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1035:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1036:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1037:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1038:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1039:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1040:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(const pair<_U1, _U2>& __in)
1041:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__in.first, __in.second) { }
1042:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1043:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1044:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1045:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1046:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1047:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1048:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1049:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr tuple(pair<_U1, _U2>&& __in)
1050:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__in.first),
1051:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1052:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1053:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2, typename
1054:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1055:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1056:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1057:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1058:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1059:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit constexpr tuple(pair<_U1, _U2>&& __in)
1060:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__in.first),
1061:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1062:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1063:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       // Allocator-extended constructors.
1064:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1065:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
1066:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a)
1067:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a) { }
1068:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1069:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
1070:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
1071:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
1072:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_T1, _T2>()
1073:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && _TCC<_Dummy>::template
1074:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_T1, _T2>(),
1075:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=true>
1076:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1077:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
1078:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const _T1& __a1, const _T2& __a2)
ARM GAS  /tmp/cc03sYHg.s 			page 148


1079:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __a1, __a2) { }
1080:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1081:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _Dummy = void,
1082:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                typename enable_if<
1083:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  _TCC<_Dummy>::template
1084:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ConstructibleTuple<_T1, _T2>()
1085:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                  && !_TCC<_Dummy>::template
1086:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                    _ImplicitlyConvertibleTuple<_T1, _T2>(),
1087:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                bool>::type=false>
1088:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1089:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1090:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const _T1& __a1, const _T2& __a2)
1091:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __a1, __a2) { }
1092:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1093:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1094:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1095:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1096:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1097:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1098:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1099:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, _U1&& __a1, _U2&& __a2)
1100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__a1),
1101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             std::forward<_U2>(__a2)) { }
1102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        _U1&& __a1, _U2&& __a2)
1111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__a1),
1112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             std::forward<_U2>(__a2)) { }
1113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
1115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, const tuple& __in)
1116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<const _Inherited&>(__in)) { }
1117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
1119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, tuple&& __in)
1120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Inherited&&>(__in)) { }
1121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a,
1129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_U1, _U2>& __in)
1130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
1131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in))
1132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
ARM GAS  /tmp/cc03sYHg.s 			page 149


1136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_U1, _U2>& __in)
1142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a,
1143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	             static_cast<const _Tuple_impl<0, _U1, _U2>&>(__in))
1144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	tuple(allocator_arg_t __tag, const _Alloc& __a, tuple<_U1, _U2>&& __in)
1153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in))
1154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        tuple<_U1, _U2>&& __in)
1164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, static_cast<_Tuple_impl<0, _U1, _U2>&&>(__in))
1165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	{ }
1166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
1173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple(allocator_arg_t __tag, const _Alloc& __a,
1174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const pair<_U1, _U2>& __in)
1175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __in.first, __in.second) { }
1176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ConstructibleTuple<_U1, _U2>()
1180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyConvertibleTuple<_U1, _U2>(),
1182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const pair<_U1, _U2>& __in)
1185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, __in.first, __in.second) { }
1186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && _TMC::template
1191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = true>
ARM GAS  /tmp/cc03sYHg.s 			page 150


1193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple(allocator_arg_t __tag, const _Alloc& __a, pair<_U1, _U2>&& __in)
1194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__in.first),
1195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _U1, typename _U2, typename
1198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         enable_if<_TMC::template
1199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _MoveConstructibleTuple<_U1, _U2>()
1200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                   && !_TMC::template
1201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                     _ImplicitlyMoveConvertibleTuple<_U1, _U2>(),
1202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	bool>::type = false>
1203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         explicit tuple(allocator_arg_t __tag, const _Alloc& __a,
1204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****                        pair<_U1, _U2>&& __in)
1205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(__tag, __a, std::forward<_U1>(__in.first),
1206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 		     std::forward<_U2>(__in.second)) { }
1207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
1209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(const tuple& __in)
1210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = __in;
1212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
1213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       tuple&
1216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       operator=(tuple&& __in)
1217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(is_nothrow_move_assignable<_Inherited>::value)
1218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static_cast<_Inherited&>(*this) = std::move(__in);
1220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return *this;
1221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const tuple<_U1, _U2>& __in)
1226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = __in;
1228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(tuple<_U1, _U2>&& __in)
1234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  static_cast<_Inherited&>(*this) = std::move(__in);
1236:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1237:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1238:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1239:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1240:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
1241:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(const pair<_U1, _U2>& __in)
1242:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1243:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_head(*this) = __in.first;
1244:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_tail(*this)._M_head(*this) = __in.second;
1245:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1246:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1247:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1248:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _U1, typename _U2>
1249:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         tuple&
ARM GAS  /tmp/cc03sYHg.s 			page 151


1250:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         operator=(pair<_U1, _U2>&& __in)
1251:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1252:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_head(*this) = std::forward<_U1>(__in.first);
1253:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  this->_M_tail(*this)._M_head(*this) = std::forward<_U2>(__in.second);
1254:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return *this;
1255:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1256:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1257:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       void
1258:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       swap(tuple& __in)
1259:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       noexcept(noexcept(__in._M_swap(__in)))
1260:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       { _Inherited::_M_swap(__in); }
1261:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1262:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1263:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1264:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// class tuple_size
1265:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1266:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_size<tuple<_Elements...>>
1267:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public integral_constant<std::size_t, sizeof...(_Elements)> { };
1268:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1269:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus > 201402L
1270:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp>
1271:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     inline constexpr size_t tuple_size_v = tuple_size<_Tp>::value;
1272:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #endif
1273:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1274:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
1275:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Recursive case for tuple_element: strip off the first element in
1276:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * the tuple and retrieve the (i-1)th element of the remaining tuple.
1277:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
1278:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename _Head, typename... _Tail>
1279:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_element<__i, tuple<_Head, _Tail...> >
1280:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : tuple_element<__i - 1, tuple<_Tail...> > { };
1281:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1282:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
1283:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Basis case for tuple_element: The first element is the one we're seeking.
1284:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
1285:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Head, typename... _Tail>
1286:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_element<0, tuple<_Head, _Tail...> >
1287:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1288:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef _Head type;
1289:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1290:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1291:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
1292:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    * Error case for tuple_element: invalid index.
1293:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
1294:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<size_t __i>
1295:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct tuple_element<__i, tuple<>>
1296:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1297:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static_assert(__i < tuple_size<tuple<>>::value,
1298:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  "tuple index is in range");
1299:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1300:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1301:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename _Head, typename... _Tail>
1302:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Head&
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1305:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1306:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename _Head, typename... _Tail>
ARM GAS  /tmp/cc03sYHg.s 			page 152


1307:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const _Head&
1308:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1309:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1310:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1311:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a reference to the ith element of a tuple.
1312:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename... _Elements>
1313:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr __tuple_element_t<__i, tuple<_Elements...>>&
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Elements...>& __t) noexcept
 5410              		.loc 20 1314 0
 5411              		.cfi_startproc
 5412              		@ args = 0, pretend = 0, frame = 8
 5413              		@ frame_needed = 1, uses_anonymous_args = 0
 5414 0000 80B5     		push	{r7, lr}
 5415              	.LCFI294:
 5416              		.cfi_def_cfa_offset 8
 5417              		.cfi_offset 7, -8
 5418              		.cfi_offset 14, -4
 5419 0002 82B0     		sub	sp, sp, #8
 5420              	.LCFI295:
 5421              		.cfi_def_cfa_offset 16
 5422 0004 00AF     		add	r7, sp, #0
 5423              	.LCFI296:
 5424              		.cfi_def_cfa_register 7
 5425 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 5426              		.loc 20 1315 0
 5427 0008 7B68     		ldr	r3, [r7, #4]
 5428 000a 1800     		movs	r0, r3
 5429 000c FFF7FEFF 		bl	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5430 0010 0300     		movs	r3, r0
 5431 0012 1800     		movs	r0, r3
 5432 0014 BD46     		mov	sp, r7
 5433 0016 02B0     		add	sp, sp, #8
 5434              		@ sp needed
 5435 0018 80BD     		pop	{r7, pc}
 5436              		.cfi_endproc
 5437              	.LFE3679:
 5439              		.section	.text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",
 5440              		.align	1
 5441              		.weak	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5442              		.syntax unified
 5443              		.code	16
 5444              		.thumb_func
 5445              		.fpu softvfp
 5447              	_ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 5448              	.LFB3680:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 5449              		.loc 20 1303 0
 5450              		.cfi_startproc
 5451              		@ args = 0, pretend = 0, frame = 8
 5452              		@ frame_needed = 1, uses_anonymous_args = 0
 5453 0000 80B5     		push	{r7, lr}
 5454              	.LCFI297:
 5455              		.cfi_def_cfa_offset 8
 5456              		.cfi_offset 7, -8
 5457              		.cfi_offset 14, -4
 5458 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cc03sYHg.s 			page 153


 5459              	.LCFI298:
 5460              		.cfi_def_cfa_offset 16
 5461 0004 00AF     		add	r7, sp, #0
 5462              	.LCFI299:
 5463              		.cfi_def_cfa_register 7
 5464 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5465              		.loc 20 1304 0
 5466 0008 7B68     		ldr	r3, [r7, #4]
 5467 000a 1800     		movs	r0, r3
 5468 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_
 5469 0010 0300     		movs	r3, r0
 5470 0012 1800     		movs	r0, r3
 5471 0014 BD46     		mov	sp, r7
 5472 0016 02B0     		add	sp, sp, #8
 5473              		@ sp needed
 5474 0018 80BD     		pop	{r7, pc}
 5475              		.cfi_endproc
 5476              	.LFE3680:
 5478              		.section	.text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple
 5479              		.align	1
 5480              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_
 5481              		.syntax unified
 5482              		.code	16
 5483              		.thumb_func
 5484              		.fpu softvfp
 5486              	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_:
 5487              	.LFB3681:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5488              		.loc 20 195 0
 5489              		.cfi_startproc
 5490              		@ args = 0, pretend = 0, frame = 8
 5491              		@ frame_needed = 1, uses_anonymous_args = 0
 5492 0000 80B5     		push	{r7, lr}
 5493              	.LCFI300:
 5494              		.cfi_def_cfa_offset 8
 5495              		.cfi_offset 7, -8
 5496              		.cfi_offset 14, -4
 5497 0002 82B0     		sub	sp, sp, #8
 5498              	.LCFI301:
 5499              		.cfi_def_cfa_offset 16
 5500 0004 00AF     		add	r7, sp, #0
 5501              	.LCFI302:
 5502              		.cfi_def_cfa_register 7
 5503 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5504              		.loc 20 195 0
 5505 0008 7B68     		ldr	r3, [r7, #4]
 5506 000a 0C33     		adds	r3, r3, #12
 5507 000c 1800     		movs	r0, r3
 5508 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
 5509 0012 0300     		movs	r3, r0
 5510 0014 1800     		movs	r0, r3
 5511 0016 BD46     		mov	sp, r7
 5512 0018 02B0     		add	sp, sp, #8
 5513              		@ sp needed
 5514 001a 80BD     		pop	{r7, pc}
ARM GAS  /tmp/cc03sYHg.s 			page 154


 5515              		.cfi_endproc
 5516              	.LFE3681:
 5518              		.section	.text._ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj0
 5519              		.align	1
 5520              		.weak	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
 5521              		.syntax unified
 5522              		.code	16
 5523              		.thumb_func
 5524              		.fpu softvfp
 5526              	_ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_:
 5527              	.LFB3682:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5528              		.loc 20 160 0
 5529              		.cfi_startproc
 5530              		@ args = 0, pretend = 0, frame = 8
 5531              		@ frame_needed = 1, uses_anonymous_args = 0
 5532 0000 80B5     		push	{r7, lr}
 5533              	.LCFI303:
 5534              		.cfi_def_cfa_offset 8
 5535              		.cfi_offset 7, -8
 5536              		.cfi_offset 14, -4
 5537 0002 82B0     		sub	sp, sp, #8
 5538              	.LCFI304:
 5539              		.cfi_def_cfa_offset 16
 5540 0004 00AF     		add	r7, sp, #0
 5541              	.LCFI305:
 5542              		.cfi_def_cfa_register 7
 5543 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5544              		.loc 20 160 0
 5545 0008 7B68     		ldr	r3, [r7, #4]
 5546 000a 1B68     		ldr	r3, [r3]
 5547 000c 1800     		movs	r0, r3
 5548 000e BD46     		mov	sp, r7
 5549 0010 02B0     		add	sp, sp, #8
 5550              		@ sp needed
 5551 0012 80BD     		pop	{r7, pc}
 5552              		.cfi_endproc
 5553              	.LFE3682:
 5555              		.section	.text._ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_,
 5556              		.align	1
 5557              		.weak	_ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 5558              		.syntax unified
 5559              		.code	16
 5560              		.thumb_func
 5561              		.fpu softvfp
 5563              	_ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 5564              	.LFB3678:
1316:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1317:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a const reference to the ith element of a const tuple.
1318:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename... _Elements>
1319:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
1320:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(const tuple<_Elements...>& __t) noexcept
1321:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
1322:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1323:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return an rvalue reference to the ith element of a tuple rvalue.
1324:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t __i, typename... _Elements>
ARM GAS  /tmp/cc03sYHg.s 			page 155


1325:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr __tuple_element_t<__i, tuple<_Elements...>>&&
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Elements...>&& __t) noexcept
 5565              		.loc 20 1326 0
 5566              		.cfi_startproc
 5567              		@ args = 0, pretend = 0, frame = 8
 5568              		@ frame_needed = 1, uses_anonymous_args = 0
 5569 0000 80B5     		push	{r7, lr}
 5570              	.LCFI306:
 5571              		.cfi_def_cfa_offset 8
 5572              		.cfi_offset 7, -8
 5573              		.cfi_offset 14, -4
 5574 0002 82B0     		sub	sp, sp, #8
 5575              	.LCFI307:
 5576              		.cfi_def_cfa_offset 16
 5577 0004 00AF     		add	r7, sp, #0
 5578              	.LCFI308:
 5579              		.cfi_def_cfa_register 7
 5580 0006 7860     		str	r0, [r7, #4]
1327:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1328:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef __tuple_element_t<__i, tuple<_Elements...>> __element_type;
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return std::forward<__element_type&&>(std::get<__i>(__t));
 5581              		.loc 20 1329 0
 5582 0008 7B68     		ldr	r3, [r7, #4]
 5583 000a 1800     		movs	r0, r3
 5584 000c FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5585 0010 0300     		movs	r3, r0
 5586 0012 1800     		movs	r0, r3
 5587 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 5588 0018 0300     		movs	r3, r0
1330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 5589              		.loc 20 1330 0
 5590 001a 1800     		movs	r0, r3
 5591 001c BD46     		mov	sp, r7
 5592 001e 02B0     		add	sp, sp, #8
 5593              		@ sp needed
 5594 0020 80BD     		pop	{r7, pc}
 5595              		.cfi_endproc
 5596              	.LFE3678:
 5598              		.section	.text._ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE,"axG",%progbits,_ZSt7forwar
 5599              		.align	1
 5600              		.weak	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 5601              		.syntax unified
 5602              		.code	16
 5603              		.thumb_func
 5604              		.fpu softvfp
 5606              	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE:
 5607              	.LFB3683:
 5608              		.file 21 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Move, forward and identity for C++11 + swap -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // any later version.
ARM GAS  /tmp/cc03sYHg.s 			page 156


  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** /** @file bits/move.h
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****  *  This is an internal header file, included by other library headers.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****  *  Do not attempt to use it directly. @headername{utility}
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****  */
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #ifndef _MOVE_H
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #define _MOVE_H 1
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #include <bits/c++config.h>
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #include <bits/concept_check.h>
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** namespace std _GLIBCXX_VISIBILITY(default)
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** {
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   // Used, in C++03 mode too, by allocators, etc.
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   /**
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @brief Same as C++11 std::addressof
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @ingroup utilities
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    */
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   template<typename _Tp>
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     inline _GLIBCXX_CONSTEXPR _Tp*
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return __builtin_addressof(__r); }
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** _GLIBCXX_END_NAMESPACE_VERSION
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** } // namespace
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #if __cplusplus >= 201103L
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** #include <type_traits> // Brings in std::declval too.
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** namespace std _GLIBCXX_VISIBILITY(default)
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** {
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   /**
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @addtogroup utilities
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @{
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    */
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h **** 
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   /**
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @brief  Forward an lvalue.
ARM GAS  /tmp/cc03sYHg.s 			page 157


  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  @return The parameter cast to the specified type.
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    *  This function is used to implement "perfect forwarding".
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****    */
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****   template<typename _Tp>
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     constexpr _Tp&&
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 5609              		.loc 21 73 0
 5610              		.cfi_startproc
 5611              		@ args = 0, pretend = 0, frame = 8
 5612              		@ frame_needed = 1, uses_anonymous_args = 0
 5613 0000 80B5     		push	{r7, lr}
 5614              	.LCFI309:
 5615              		.cfi_def_cfa_offset 8
 5616              		.cfi_offset 7, -8
 5617              		.cfi_offset 14, -4
 5618 0002 82B0     		sub	sp, sp, #8
 5619              	.LCFI310:
 5620              		.cfi_def_cfa_offset 16
 5621 0004 00AF     		add	r7, sp, #0
 5622              	.LCFI311:
 5623              		.cfi_def_cfa_register 7
 5624 0006 7860     		str	r0, [r7, #4]
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return static_cast<_Tp&&>(__t); }
 5625              		.loc 21 74 0
 5626 0008 7B68     		ldr	r3, [r7, #4]
 5627 000a 1800     		movs	r0, r3
 5628 000c BD46     		mov	sp, r7
 5629 000e 02B0     		add	sp, sp, #8
 5630              		@ sp needed
 5631 0010 80BD     		pop	{r7, pc}
 5632              		.cfi_endproc
 5633              	.LFE3683:
 5635              		.section	.text._ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_,
 5636              		.align	1
 5637              		.weak	_ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5638              		.syntax unified
 5639              		.code	16
 5640              		.thumb_func
 5641              		.fpu softvfp
 5643              	_ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 5644              	.LFB3685:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 5645              		.loc 20 1314 0
 5646              		.cfi_startproc
 5647              		@ args = 0, pretend = 0, frame = 8
 5648              		@ frame_needed = 1, uses_anonymous_args = 0
 5649 0000 80B5     		push	{r7, lr}
 5650              	.LCFI312:
 5651              		.cfi_def_cfa_offset 8
 5652              		.cfi_offset 7, -8
 5653              		.cfi_offset 14, -4
 5654 0002 82B0     		sub	sp, sp, #8
 5655              	.LCFI313:
 5656              		.cfi_def_cfa_offset 16
 5657 0004 00AF     		add	r7, sp, #0
 5658              	.LCFI314:
ARM GAS  /tmp/cc03sYHg.s 			page 158


 5659              		.cfi_def_cfa_register 7
 5660 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5661              		.loc 20 1315 0
 5662 0008 7B68     		ldr	r3, [r7, #4]
 5663 000a 1800     		movs	r0, r3
 5664 000c FFF7FEFF 		bl	_ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5665 0010 0300     		movs	r3, r0
 5666 0012 1800     		movs	r0, r3
 5667 0014 BD46     		mov	sp, r7
 5668 0016 02B0     		add	sp, sp, #8
 5669              		@ sp needed
 5670 0018 80BD     		pop	{r7, pc}
 5671              		.cfi_endproc
 5672              	.LFE3685:
 5674              		.section	.text._ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%pr
 5675              		.align	1
 5676              		.weak	_ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5677              		.syntax unified
 5678              		.code	16
 5679              		.thumb_func
 5680              		.fpu softvfp
 5682              	_ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 5683              	.LFB3686:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 5684              		.loc 20 1303 0
 5685              		.cfi_startproc
 5686              		@ args = 0, pretend = 0, frame = 8
 5687              		@ frame_needed = 1, uses_anonymous_args = 0
 5688 0000 80B5     		push	{r7, lr}
 5689              	.LCFI315:
 5690              		.cfi_def_cfa_offset 8
 5691              		.cfi_offset 7, -8
 5692              		.cfi_offset 14, -4
 5693 0002 82B0     		sub	sp, sp, #8
 5694              	.LCFI316:
 5695              		.cfi_def_cfa_offset 16
 5696 0004 00AF     		add	r7, sp, #0
 5697              	.LCFI317:
 5698              		.cfi_def_cfa_register 7
 5699 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5700              		.loc 20 1304 0
 5701 0008 7B68     		ldr	r3, [r7, #4]
 5702 000a 1800     		movs	r0, r3
 5703 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_
 5704 0010 0300     		movs	r3, r0
 5705 0012 1800     		movs	r0, r3
 5706 0014 BD46     		mov	sp, r7
 5707 0016 02B0     		add	sp, sp, #8
 5708              		@ sp needed
 5709 0018 80BD     		pop	{r7, pc}
 5710              		.cfi_endproc
 5711              	.LFE3686:
 5713              		.section	.text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_im
 5714              		.align	1
 5715              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_
ARM GAS  /tmp/cc03sYHg.s 			page 159


 5716              		.syntax unified
 5717              		.code	16
 5718              		.thumb_func
 5719              		.fpu softvfp
 5721              	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_:
 5722              	.LFB3687:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5723              		.loc 20 195 0
 5724              		.cfi_startproc
 5725              		@ args = 0, pretend = 0, frame = 8
 5726              		@ frame_needed = 1, uses_anonymous_args = 0
 5727 0000 80B5     		push	{r7, lr}
 5728              	.LCFI318:
 5729              		.cfi_def_cfa_offset 8
 5730              		.cfi_offset 7, -8
 5731              		.cfi_offset 14, -4
 5732 0002 82B0     		sub	sp, sp, #8
 5733              	.LCFI319:
 5734              		.cfi_def_cfa_offset 16
 5735 0004 00AF     		add	r7, sp, #0
 5736              	.LCFI320:
 5737              		.cfi_def_cfa_register 7
 5738 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5739              		.loc 20 195 0
 5740 0008 7B68     		ldr	r3, [r7, #4]
 5741 000a 0833     		adds	r3, r3, #8
 5742 000c 1800     		movs	r0, r3
 5743 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
 5744 0012 0300     		movs	r3, r0
 5745 0014 1800     		movs	r0, r3
 5746 0016 BD46     		mov	sp, r7
 5747 0018 02B0     		add	sp, sp, #8
 5748              		@ sp needed
 5749 001a 80BD     		pop	{r7, pc}
 5750              		.cfi_endproc
 5751              	.LFE3687:
 5753              		.section	.text._ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj1
 5754              		.align	1
 5755              		.weak	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
 5756              		.syntax unified
 5757              		.code	16
 5758              		.thumb_func
 5759              		.fpu softvfp
 5761              	_ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_:
 5762              	.LFB3688:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5763              		.loc 20 160 0
 5764              		.cfi_startproc
 5765              		@ args = 0, pretend = 0, frame = 8
 5766              		@ frame_needed = 1, uses_anonymous_args = 0
 5767 0000 80B5     		push	{r7, lr}
 5768              	.LCFI321:
 5769              		.cfi_def_cfa_offset 8
 5770              		.cfi_offset 7, -8
 5771              		.cfi_offset 14, -4
 5772 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cc03sYHg.s 			page 160


 5773              	.LCFI322:
 5774              		.cfi_def_cfa_offset 16
 5775 0004 00AF     		add	r7, sp, #0
 5776              	.LCFI323:
 5777              		.cfi_def_cfa_register 7
 5778 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5779              		.loc 20 160 0
 5780 0008 7B68     		ldr	r3, [r7, #4]
 5781 000a 1B68     		ldr	r3, [r3]
 5782 000c 1800     		movs	r0, r3
 5783 000e BD46     		mov	sp, r7
 5784 0010 02B0     		add	sp, sp, #8
 5785              		@ sp needed
 5786 0012 80BD     		pop	{r7, pc}
 5787              		.cfi_endproc
 5788              	.LFE3688:
 5790              		.section	.text._ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_,
 5791              		.align	1
 5792              		.weak	_ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 5793              		.syntax unified
 5794              		.code	16
 5795              		.thumb_func
 5796              		.fpu softvfp
 5798              	_ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 5799              	.LFB3684:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 5800              		.loc 20 1326 0
 5801              		.cfi_startproc
 5802              		@ args = 0, pretend = 0, frame = 8
 5803              		@ frame_needed = 1, uses_anonymous_args = 0
 5804 0000 80B5     		push	{r7, lr}
 5805              	.LCFI324:
 5806              		.cfi_def_cfa_offset 8
 5807              		.cfi_offset 7, -8
 5808              		.cfi_offset 14, -4
 5809 0002 82B0     		sub	sp, sp, #8
 5810              	.LCFI325:
 5811              		.cfi_def_cfa_offset 16
 5812 0004 00AF     		add	r7, sp, #0
 5813              	.LCFI326:
 5814              		.cfi_def_cfa_register 7
 5815 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 5816              		.loc 20 1329 0
 5817 0008 7B68     		ldr	r3, [r7, #4]
 5818 000a 1800     		movs	r0, r3
 5819 000c FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5820 0010 0300     		movs	r3, r0
 5821 0012 1800     		movs	r0, r3
 5822 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 5823 0018 0300     		movs	r3, r0
 5824              		.loc 20 1330 0
 5825 001a 1800     		movs	r0, r3
 5826 001c BD46     		mov	sp, r7
 5827 001e 02B0     		add	sp, sp, #8
 5828              		@ sp needed
ARM GAS  /tmp/cc03sYHg.s 			page 161


 5829 0020 80BD     		pop	{r7, pc}
 5830              		.cfi_endproc
 5831              	.LFE3684:
 5833              		.section	.text._ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_,
 5834              		.align	1
 5835              		.weak	_ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 5836              		.syntax unified
 5837              		.code	16
 5838              		.thumb_func
 5839              		.fpu softvfp
 5841              	_ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 5842              	.LFB3690:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 5843              		.loc 20 1314 0
 5844              		.cfi_startproc
 5845              		@ args = 0, pretend = 0, frame = 8
 5846              		@ frame_needed = 1, uses_anonymous_args = 0
 5847 0000 80B5     		push	{r7, lr}
 5848              	.LCFI327:
 5849              		.cfi_def_cfa_offset 8
 5850              		.cfi_offset 7, -8
 5851              		.cfi_offset 14, -4
 5852 0002 82B0     		sub	sp, sp, #8
 5853              	.LCFI328:
 5854              		.cfi_def_cfa_offset 16
 5855 0004 00AF     		add	r7, sp, #0
 5856              	.LCFI329:
 5857              		.cfi_def_cfa_register 7
 5858 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5859              		.loc 20 1315 0
 5860 0008 7B68     		ldr	r3, [r7, #4]
 5861 000a 1800     		movs	r0, r3
 5862 000c FFF7FEFF 		bl	_ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5863 0010 0300     		movs	r3, r0
 5864 0012 1800     		movs	r0, r3
 5865 0014 BD46     		mov	sp, r7
 5866 0016 02B0     		add	sp, sp, #8
 5867              		@ sp needed
 5868 0018 80BD     		pop	{r7, pc}
 5869              		.cfi_endproc
 5870              	.LFE3690:
 5872              		.section	.text._ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%progb
 5873              		.align	1
 5874              		.weak	_ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 5875              		.syntax unified
 5876              		.code	16
 5877              		.thumb_func
 5878              		.fpu softvfp
 5880              	_ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 5881              	.LFB3691:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 5882              		.loc 20 1303 0
 5883              		.cfi_startproc
 5884              		@ args = 0, pretend = 0, frame = 8
 5885              		@ frame_needed = 1, uses_anonymous_args = 0
 5886 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 162


 5887              	.LCFI330:
 5888              		.cfi_def_cfa_offset 8
 5889              		.cfi_offset 7, -8
 5890              		.cfi_offset 14, -4
 5891 0002 82B0     		sub	sp, sp, #8
 5892              	.LCFI331:
 5893              		.cfi_def_cfa_offset 16
 5894 0004 00AF     		add	r7, sp, #0
 5895              	.LCFI332:
 5896              		.cfi_def_cfa_register 7
 5897 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5898              		.loc 20 1304 0
 5899 0008 7B68     		ldr	r3, [r7, #4]
 5900 000a 1800     		movs	r0, r3
 5901 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_
 5902 0010 0300     		movs	r3, r0
 5903 0012 1800     		movs	r0, r3
 5904 0014 BD46     		mov	sp, r7
 5905 0016 02B0     		add	sp, sp, #8
 5906              		@ sp needed
 5907 0018 80BD     		pop	{r7, pc}
 5908              		.cfi_endproc
 5909              	.LFE3691:
 5911              		.section	.text._ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_implI
 5912              		.align	1
 5913              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_
 5914              		.syntax unified
 5915              		.code	16
 5916              		.thumb_func
 5917              		.fpu softvfp
 5919              	_ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_:
 5920              	.LFB3692:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5921              		.loc 20 195 0
 5922              		.cfi_startproc
 5923              		@ args = 0, pretend = 0, frame = 8
 5924              		@ frame_needed = 1, uses_anonymous_args = 0
 5925 0000 80B5     		push	{r7, lr}
 5926              	.LCFI333:
 5927              		.cfi_def_cfa_offset 8
 5928              		.cfi_offset 7, -8
 5929              		.cfi_offset 14, -4
 5930 0002 82B0     		sub	sp, sp, #8
 5931              	.LCFI334:
 5932              		.cfi_def_cfa_offset 16
 5933 0004 00AF     		add	r7, sp, #0
 5934              	.LCFI335:
 5935              		.cfi_def_cfa_register 7
 5936 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5937              		.loc 20 195 0
 5938 0008 7B68     		ldr	r3, [r7, #4]
 5939 000a 0433     		adds	r3, r3, #4
 5940 000c 1800     		movs	r0, r3
 5941 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
 5942 0012 0300     		movs	r3, r0
ARM GAS  /tmp/cc03sYHg.s 			page 163


 5943 0014 1800     		movs	r0, r3
 5944 0016 BD46     		mov	sp, r7
 5945 0018 02B0     		add	sp, sp, #8
 5946              		@ sp needed
 5947 001a 80BD     		pop	{r7, pc}
 5948              		.cfi_endproc
 5949              	.LFE3692:
 5951              		.section	.text._ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj2
 5952              		.align	1
 5953              		.weak	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
 5954              		.syntax unified
 5955              		.code	16
 5956              		.thumb_func
 5957              		.fpu softvfp
 5959              	_ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_:
 5960              	.LFB3693:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5961              		.loc 20 160 0
 5962              		.cfi_startproc
 5963              		@ args = 0, pretend = 0, frame = 8
 5964              		@ frame_needed = 1, uses_anonymous_args = 0
 5965 0000 80B5     		push	{r7, lr}
 5966              	.LCFI336:
 5967              		.cfi_def_cfa_offset 8
 5968              		.cfi_offset 7, -8
 5969              		.cfi_offset 14, -4
 5970 0002 82B0     		sub	sp, sp, #8
 5971              	.LCFI337:
 5972              		.cfi_def_cfa_offset 16
 5973 0004 00AF     		add	r7, sp, #0
 5974              	.LCFI338:
 5975              		.cfi_def_cfa_register 7
 5976 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 5977              		.loc 20 160 0
 5978 0008 7B68     		ldr	r3, [r7, #4]
 5979 000a 1B68     		ldr	r3, [r3]
 5980 000c 1800     		movs	r0, r3
 5981 000e BD46     		mov	sp, r7
 5982 0010 02B0     		add	sp, sp, #8
 5983              		@ sp needed
 5984 0012 80BD     		pop	{r7, pc}
 5985              		.cfi_endproc
 5986              	.LFE3693:
 5988              		.section	.text._ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_,
 5989              		.align	1
 5990              		.weak	_ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 5991              		.syntax unified
 5992              		.code	16
 5993              		.thumb_func
 5994              		.fpu softvfp
 5996              	_ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 5997              	.LFB3689:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 5998              		.loc 20 1326 0
 5999              		.cfi_startproc
 6000              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 164


 6001              		@ frame_needed = 1, uses_anonymous_args = 0
 6002 0000 80B5     		push	{r7, lr}
 6003              	.LCFI339:
 6004              		.cfi_def_cfa_offset 8
 6005              		.cfi_offset 7, -8
 6006              		.cfi_offset 14, -4
 6007 0002 82B0     		sub	sp, sp, #8
 6008              	.LCFI340:
 6009              		.cfi_def_cfa_offset 16
 6010 0004 00AF     		add	r7, sp, #0
 6011              	.LCFI341:
 6012              		.cfi_def_cfa_register 7
 6013 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6014              		.loc 20 1329 0
 6015 0008 7B68     		ldr	r3, [r7, #4]
 6016 000a 1800     		movs	r0, r3
 6017 000c FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6018 0010 0300     		movs	r3, r0
 6019 0012 1800     		movs	r0, r3
 6020 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6021 0018 0300     		movs	r3, r0
 6022              		.loc 20 1330 0
 6023 001a 1800     		movs	r0, r3
 6024 001c BD46     		mov	sp, r7
 6025 001e 02B0     		add	sp, sp, #8
 6026              		@ sp needed
 6027 0020 80BD     		pop	{r7, pc}
 6028              		.cfi_endproc
 6029              	.LFE3689:
 6031              		.section	.text._ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_,
 6032              		.align	1
 6033              		.weak	_ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6034              		.syntax unified
 6035              		.code	16
 6036              		.thumb_func
 6037              		.fpu softvfp
 6039              	_ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:
 6040              	.LFB3695:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 6041              		.loc 20 1314 0
 6042              		.cfi_startproc
 6043              		@ args = 0, pretend = 0, frame = 8
 6044              		@ frame_needed = 1, uses_anonymous_args = 0
 6045 0000 80B5     		push	{r7, lr}
 6046              	.LCFI342:
 6047              		.cfi_def_cfa_offset 8
 6048              		.cfi_offset 7, -8
 6049              		.cfi_offset 14, -4
 6050 0002 82B0     		sub	sp, sp, #8
 6051              	.LCFI343:
 6052              		.cfi_def_cfa_offset 16
 6053 0004 00AF     		add	r7, sp, #0
 6054              	.LCFI344:
 6055              		.cfi_def_cfa_register 7
 6056 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/cc03sYHg.s 			page 165


 6057              		.loc 20 1315 0
 6058 0008 7B68     		ldr	r3, [r7, #4]
 6059 000a 1800     		movs	r0, r3
 6060 000c FFF7FEFF 		bl	_ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6061 0010 0300     		movs	r3, r0
 6062 0012 1800     		movs	r0, r3
 6063 0014 BD46     		mov	sp, r7
 6064 0016 02B0     		add	sp, sp, #8
 6065              		@ sp needed
 6066 0018 80BD     		pop	{r7, pc}
 6067              		.cfi_endproc
 6068              	.LFE3695:
 6070              		.section	.text._ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE,"axG",%progbits
 6071              		.align	1
 6072              		.weak	_ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
 6073              		.syntax unified
 6074              		.code	16
 6075              		.thumb_func
 6076              		.fpu softvfp
 6078              	_ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:
 6079              	.LFB3696:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 6080              		.loc 20 1303 0
 6081              		.cfi_startproc
 6082              		@ args = 0, pretend = 0, frame = 8
 6083              		@ frame_needed = 1, uses_anonymous_args = 0
 6084 0000 80B5     		push	{r7, lr}
 6085              	.LCFI345:
 6086              		.cfi_def_cfa_offset 8
 6087              		.cfi_offset 7, -8
 6088              		.cfi_offset 14, -4
 6089 0002 82B0     		sub	sp, sp, #8
 6090              	.LCFI346:
 6091              		.cfi_def_cfa_offset 16
 6092 0004 00AF     		add	r7, sp, #0
 6093              	.LCFI347:
 6094              		.cfi_def_cfa_register 7
 6095 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6096              		.loc 20 1304 0
 6097 0008 7B68     		ldr	r3, [r7, #4]
 6098 000a 1800     		movs	r0, r3
 6099 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_
 6100 0010 0300     		movs	r3, r0
 6101 0012 1800     		movs	r0, r3
 6102 0014 BD46     		mov	sp, r7
 6103 0016 02B0     		add	sp, sp, #8
 6104              		@ sp needed
 6105 0018 80BD     		pop	{r7, pc}
 6106              		.cfi_endproc
 6107              	.LFE3696:
 6109              		.section	.text._ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_,"axG",%progbits,_ZNSt11_Tuple_implILj3
 6110              		.align	1
 6111              		.weak	_ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_
 6112              		.syntax unified
 6113              		.code	16
 6114              		.thumb_func
ARM GAS  /tmp/cc03sYHg.s 			page 166


 6115              		.fpu softvfp
 6117              	_ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_:
 6118              	.LFB3697:
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6119              		.loc 20 351 0
 6120              		.cfi_startproc
 6121              		@ args = 0, pretend = 0, frame = 8
 6122              		@ frame_needed = 1, uses_anonymous_args = 0
 6123 0000 80B5     		push	{r7, lr}
 6124              	.LCFI348:
 6125              		.cfi_def_cfa_offset 8
 6126              		.cfi_offset 7, -8
 6127              		.cfi_offset 14, -4
 6128 0002 82B0     		sub	sp, sp, #8
 6129              	.LCFI349:
 6130              		.cfi_def_cfa_offset 16
 6131 0004 00AF     		add	r7, sp, #0
 6132              	.LCFI350:
 6133              		.cfi_def_cfa_register 7
 6134 0006 7860     		str	r0, [r7, #4]
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6135              		.loc 20 351 0
 6136 0008 7B68     		ldr	r3, [r7, #4]
 6137 000a 1800     		movs	r0, r3
 6138 000c FFF7FEFF 		bl	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
 6139 0010 0300     		movs	r3, r0
 6140 0012 1800     		movs	r0, r3
 6141 0014 BD46     		mov	sp, r7
 6142 0016 02B0     		add	sp, sp, #8
 6143              		@ sp needed
 6144 0018 80BD     		pop	{r7, pc}
 6145              		.cfi_endproc
 6146              	.LFE3697:
 6148              		.section	.text._ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_,"axG",%progbits,_ZNSt10_Head_baseILj3
 6149              		.align	1
 6150              		.weak	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
 6151              		.syntax unified
 6152              		.code	16
 6153              		.thumb_func
 6154              		.fpu softvfp
 6156              	_ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_:
 6157              	.LFB3698:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6158              		.loc 20 160 0
 6159              		.cfi_startproc
 6160              		@ args = 0, pretend = 0, frame = 8
 6161              		@ frame_needed = 1, uses_anonymous_args = 0
 6162 0000 80B5     		push	{r7, lr}
 6163              	.LCFI351:
 6164              		.cfi_def_cfa_offset 8
 6165              		.cfi_offset 7, -8
 6166              		.cfi_offset 14, -4
 6167 0002 82B0     		sub	sp, sp, #8
 6168              	.LCFI352:
 6169              		.cfi_def_cfa_offset 16
 6170 0004 00AF     		add	r7, sp, #0
 6171              	.LCFI353:
ARM GAS  /tmp/cc03sYHg.s 			page 167


 6172              		.cfi_def_cfa_register 7
 6173 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 6174              		.loc 20 160 0
 6175 0008 7B68     		ldr	r3, [r7, #4]
 6176 000a 1B68     		ldr	r3, [r3]
 6177 000c 1800     		movs	r0, r3
 6178 000e BD46     		mov	sp, r7
 6179 0010 02B0     		add	sp, sp, #8
 6180              		@ sp needed
 6181 0012 80BD     		pop	{r7, pc}
 6182              		.cfi_endproc
 6183              	.LFE3698:
 6185              		.section	.text._ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_,
 6186              		.align	1
 6187              		.weak	_ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 6188              		.syntax unified
 6189              		.code	16
 6190              		.thumb_func
 6191              		.fpu softvfp
 6193              	_ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:
 6194              	.LFB3694:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 6195              		.loc 20 1326 0
 6196              		.cfi_startproc
 6197              		@ args = 0, pretend = 0, frame = 8
 6198              		@ frame_needed = 1, uses_anonymous_args = 0
 6199 0000 80B5     		push	{r7, lr}
 6200              	.LCFI354:
 6201              		.cfi_def_cfa_offset 8
 6202              		.cfi_offset 7, -8
 6203              		.cfi_offset 14, -4
 6204 0002 82B0     		sub	sp, sp, #8
 6205              	.LCFI355:
 6206              		.cfi_def_cfa_offset 16
 6207 0004 00AF     		add	r7, sp, #0
 6208              	.LCFI356:
 6209              		.cfi_def_cfa_register 7
 6210 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 6211              		.loc 20 1329 0
 6212 0008 7B68     		ldr	r3, [r7, #4]
 6213 000a 1800     		movs	r0, r3
 6214 000c FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
 6215 0010 0300     		movs	r3, r0
 6216 0012 1800     		movs	r0, r3
 6217 0014 FFF7FEFF 		bl	_ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
 6218 0018 0300     		movs	r3, r0
 6219              		.loc 20 1330 0
 6220 001a 1800     		movs	r0, r3
 6221 001c BD46     		mov	sp, r7
 6222 001e 02B0     		add	sp, sp, #8
 6223              		@ sp needed
 6224 0020 80BD     		pop	{r7, pc}
 6225              		.cfi_endproc
 6226              	.LFE3694:
 6228              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
ARM GAS  /tmp/cc03sYHg.s 			page 168


 6229              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 6230              		.align	2
 6233              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:
 6234 0000 00000000 		.space	8
 6234      00000000 
 6235              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 6236              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 6237              		.align	2
 6240              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:
 6241 0000 00000000 		.space	4
 6242              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav,"axG",%progbits
 6243              		.align	1
 6244              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav
 6245              		.syntax unified
 6246              		.code	16
 6247              		.thumb_func
 6248              		.fpu softvfp
 6250              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:
 6251              	.LFB3709:
  19:mculib3/src/pin.h ****    {
 6252              		.loc 12 19 0
 6253              		.cfi_startproc
 6254              		@ args = 0, pretend = 0, frame = 0
 6255              		@ frame_needed = 1, uses_anonymous_args = 0
 6256 0000 80B5     		push	{r7, lr}
 6257              	.LCFI357:
 6258              		.cfi_def_cfa_offset 8
 6259              		.cfi_offset 7, -8
 6260              		.cfi_offset 14, -4
 6261 0002 00AF     		add	r7, sp, #0
 6262              	.LCFI358:
 6263              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6264              		.loc 12 21 0
 6265 0004 0F4B     		ldr	r3, .L311
 6266 0006 1B68     		ldr	r3, [r3]
 6267 0008 0122     		movs	r2, #1
 6268 000a 1340     		ands	r3, r2
 6269 000c 0AD1     		bne	.L309
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6270              		.loc 12 21 0 is_stmt 0 discriminator 1
 6271 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 6272 0012 0100     		movs	r1, r0
 6273 0014 0C4B     		ldr	r3, .L311+4
 6274 0016 0222     		movs	r2, #2
 6275 0018 1800     		movs	r0, r3
 6276 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 6277 001e 094B     		ldr	r3, .L311
 6278 0020 0122     		movs	r2, #1
 6279 0022 1A60     		str	r2, [r3]
 6280              	.L309:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 6281              		.loc 12 22 0 is_stmt 1
 6282 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 6283 0028 0300     		movs	r3, r0
 6284 002a 1800     		movs	r0, r3
 6285 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
ARM GAS  /tmp/cc03sYHg.s 			page 169


  24:mculib3/src/pin.h ****       return pin;
 6286              		.loc 12 24 0
 6287 0030 054B     		ldr	r3, .L311+4
 6288 0032 1B68     		ldr	r3, [r3]
 6289 0034 1800     		movs	r0, r3
 6290 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv
  25:mculib3/src/pin.h ****    }
 6291              		.loc 12 25 0
 6292 003a 034B     		ldr	r3, .L311+4
  26:mculib3/src/pin.h **** 
 6293              		.loc 12 26 0
 6294 003c 1800     		movs	r0, r3
 6295 003e BD46     		mov	sp, r7
 6296              		@ sp needed
 6297 0040 80BD     		pop	{r7, pc}
 6298              	.L312:
 6299 0042 C046     		.align	2
 6300              	.L311:
 6301 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 6302 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 6303              		.cfi_endproc
 6304              	.LFE3709:
 6306              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 6307              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 6308              		.align	2
 6311              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:
 6312 0000 00000000 		.space	8
 6312      00000000 
 6313              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 6314              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 6315              		.align	2
 6318              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:
 6319 0000 00000000 		.space	4
 6320              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav,"axG",%progbits
 6321              		.align	1
 6322              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav
 6323              		.syntax unified
 6324              		.code	16
 6325              		.thumb_func
 6326              		.fpu softvfp
 6328              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:
 6329              	.LFB3710:
  19:mculib3/src/pin.h ****    {
 6330              		.loc 12 19 0
 6331              		.cfi_startproc
 6332              		@ args = 0, pretend = 0, frame = 0
 6333              		@ frame_needed = 1, uses_anonymous_args = 0
 6334 0000 80B5     		push	{r7, lr}
 6335              	.LCFI359:
 6336              		.cfi_def_cfa_offset 8
 6337              		.cfi_offset 7, -8
 6338              		.cfi_offset 14, -4
 6339 0002 00AF     		add	r7, sp, #0
 6340              	.LCFI360:
 6341              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6342              		.loc 12 21 0
ARM GAS  /tmp/cc03sYHg.s 			page 170


 6343 0004 0F4B     		ldr	r3, .L316
 6344 0006 1B68     		ldr	r3, [r3]
 6345 0008 0122     		movs	r2, #1
 6346 000a 1340     		ands	r3, r2
 6347 000c 0AD1     		bne	.L314
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6348              		.loc 12 21 0 is_stmt 0 discriminator 1
 6349 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 6350 0012 0100     		movs	r1, r0
 6351 0014 0C4B     		ldr	r3, .L316+4
 6352 0016 0322     		movs	r2, #3
 6353 0018 1800     		movs	r0, r3
 6354 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 6355 001e 094B     		ldr	r3, .L316
 6356 0020 0122     		movs	r2, #1
 6357 0022 1A60     		str	r2, [r3]
 6358              	.L314:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 6359              		.loc 12 22 0 is_stmt 1
 6360 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 6361 0028 0300     		movs	r3, r0
 6362 002a 1800     		movs	r0, r3
 6363 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 6364              		.loc 12 24 0
 6365 0030 054B     		ldr	r3, .L316+4
 6366 0032 1B68     		ldr	r3, [r3]
 6367 0034 1800     		movs	r0, r3
 6368 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv
  25:mculib3/src/pin.h ****    }
 6369              		.loc 12 25 0
 6370 003a 034B     		ldr	r3, .L316+4
  26:mculib3/src/pin.h **** 
 6371              		.loc 12 26 0
 6372 003c 1800     		movs	r0, r3
 6373 003e BD46     		mov	sp, r7
 6374              		@ sp needed
 6375 0040 80BD     		pop	{r7, pc}
 6376              	.L317:
 6377 0042 C046     		.align	2
 6378              	.L316:
 6379 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 6380 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 6381              		.cfi_endproc
 6382              	.LFE3710:
 6384              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 6385              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 6386              		.align	2
 6389              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:
 6390 0000 00000000 		.space	8
 6390      00000000 
 6391              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 6392              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 6393              		.align	2
 6396              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:
 6397 0000 00000000 		.space	4
 6398              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav,"axG",%progbits
ARM GAS  /tmp/cc03sYHg.s 			page 171


 6399              		.align	1
 6400              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav
 6401              		.syntax unified
 6402              		.code	16
 6403              		.thumb_func
 6404              		.fpu softvfp
 6406              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav:
 6407              	.LFB3711:
  19:mculib3/src/pin.h ****    {
 6408              		.loc 12 19 0
 6409              		.cfi_startproc
 6410              		@ args = 0, pretend = 0, frame = 0
 6411              		@ frame_needed = 1, uses_anonymous_args = 0
 6412 0000 80B5     		push	{r7, lr}
 6413              	.LCFI361:
 6414              		.cfi_def_cfa_offset 8
 6415              		.cfi_offset 7, -8
 6416              		.cfi_offset 14, -4
 6417 0002 00AF     		add	r7, sp, #0
 6418              	.LCFI362:
 6419              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6420              		.loc 12 21 0
 6421 0004 0F4B     		ldr	r3, .L321
 6422 0006 1B68     		ldr	r3, [r3]
 6423 0008 0122     		movs	r2, #1
 6424 000a 1340     		ands	r3, r2
 6425 000c 0AD1     		bne	.L319
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 6426              		.loc 12 21 0 is_stmt 0 discriminator 1
 6427 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 6428 0012 0100     		movs	r1, r0
 6429 0014 0C4B     		ldr	r3, .L321+4
 6430 0016 0122     		movs	r2, #1
 6431 0018 1800     		movs	r0, r3
 6432 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 6433 001e 094B     		ldr	r3, .L321
 6434 0020 0122     		movs	r2, #1
 6435 0022 1A60     		str	r2, [r3]
 6436              	.L319:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 6437              		.loc 12 22 0 is_stmt 1
 6438 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 6439 0028 0300     		movs	r3, r0
 6440 002a 1800     		movs	r0, r3
 6441 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 6442              		.loc 12 24 0
 6443 0030 054B     		ldr	r3, .L321+4
 6444 0032 1B68     		ldr	r3, [r3]
 6445 0034 1800     		movs	r0, r3
 6446 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 6447              		.loc 12 25 0
 6448 003a 034B     		ldr	r3, .L321+4
  26:mculib3/src/pin.h **** 
 6449              		.loc 12 26 0
ARM GAS  /tmp/cc03sYHg.s 			page 172


 6450 003c 1800     		movs	r0, r3
 6451 003e BD46     		mov	sp, r7
 6452              		@ sp needed
 6453 0040 80BD     		pop	{r7, pc}
 6454              	.L322:
 6455 0042 C046     		.align	2
 6456              	.L321:
 6457 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 6458 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 6459              		.cfi_endproc
 6460              	.LFE3711:
 6462              		.weak	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS
 6463              		.section	.bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EE
 6464              		.align	2
 6467              	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1
 6468 0000 00000000 		.space	300
 6468      00000000 
 6468      00000000 
 6468      00000000 
 6468      00000000 
 6469              		.section	.text._ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv,"axG",%progbits
 6470              		.align	1
 6471              		.weak	_ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv
 6472              		.syntax unified
 6473              		.code	16
 6474              		.thumb_func
 6475              		.fpu softvfp
 6477              	_ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv:
 6478              	.LFB3712:
  42:mculib3/src/periph/dma_stream_f0_f1.h **** 
  43:mculib3/src/periph/dma_stream_f0_f1.h ****    template<Periph stream> static constexpr Periph dma_periph();
  44:mculib3/src/periph/dma_stream_f0_f1.h ****    template<Periph usart, Periph stream> static constexpr Channel channel();
  45:mculib3/src/periph/dma_stream_f0_f1.h **** 
  46:mculib3/src/periph/dma_stream_f0_f1.h **** 
  47:mculib3/src/periph/dma_stream_f0_f1.h **** };
  48:mculib3/src/periph/dma_stream_f0_f1.h **** 
  49:mculib3/src/periph/dma_stream_f0_f1.h **** #if not defined(USE_MOCK_DMA)
  50:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream1,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  51:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream2,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  52:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream3,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  53:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream4,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  54:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream5,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  55:mculib3/src/periph/dma_stream_f0_f1.h **** #if defined(STM32F1)
  56:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream6,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  57:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream7,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
  58:mculib3/src/periph/dma_stream_f0_f1.h **** #endif
  59:mculib3/src/periph/dma_stream_f0_f1.h **** #endif
  60:mculib3/src/periph/dma_stream_f0_f1.h **** 
  61:mculib3/src/periph/dma_stream_f0_f1.h **** template<Periph stream> constexpr Periph DMA_stream::dma_periph()
  62:mculib3/src/periph/dma_stream_f0_f1.h **** {
  63:mculib3/src/periph/dma_stream_f0_f1.h ****    return Periph::DMA1;
  64:mculib3/src/periph/dma_stream_f0_f1.h **** }
  65:mculib3/src/periph/dma_stream_f0_f1.h **** 
  66:mculib3/src/periph/dma_stream_f0_f1.h **** template<Periph usart, Periph stream> constexpr DMA_stream::Channel DMA_stream::channel() 
 6479              		.loc 16 66 0
 6480              		.cfi_startproc
 6481              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc03sYHg.s 			page 173


 6482              		@ frame_needed = 1, uses_anonymous_args = 0
 6483 0000 80B5     		push	{r7, lr}
 6484              	.LCFI363:
 6485              		.cfi_def_cfa_offset 8
 6486              		.cfi_offset 7, -8
 6487              		.cfi_offset 14, -4
 6488 0002 00AF     		add	r7, sp, #0
 6489              	.LCFI364:
 6490              		.cfi_def_cfa_register 7
  67:mculib3/src/periph/dma_stream_f0_f1.h **** {
  68:mculib3/src/periph/dma_stream_f0_f1.h ****    if      constexpr (stream == Periph::DMA1_stream1) return Channel::_1;
  69:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream2) return Channel::_2;
 6491              		.loc 16 69 0
 6492 0004 0223     		movs	r3, #2
  70:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream3) return Channel::_3;
  71:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream4) return Channel::_4;
  72:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream5) return Channel::_5;
  73:mculib3/src/periph/dma_stream_f0_f1.h **** #if defined(STM32F1)
  74:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream6) return Channel::_6;
  75:mculib3/src/periph/dma_stream_f0_f1.h ****    else if constexpr (stream == Periph::DMA1_stream7) return Channel::_7;
  76:mculib3/src/periph/dma_stream_f0_f1.h **** #endif
  77:mculib3/src/periph/dma_stream_f0_f1.h **** }
 6493              		.loc 16 77 0
 6494 0006 1800     		movs	r0, r3
 6495 0008 BD46     		mov	sp, r7
 6496              		@ sp needed
 6497 000a 80BD     		pop	{r7, pc}
 6498              		.cfi_endproc
 6499              	.LFE3712:
 6501              		.weak	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_I
 6502              		.section	.bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3
 6503              		.align	2
 6506              	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2EL
 6507 0000 00000000 		.space	4
 6508              		.section	.text._Z13get_interruptILN3mcu6PeriphE6EERDav,"axG",%progbits,_Z13get_interruptILN3mcu6Pe
 6509              		.align	1
 6510              		.weak	_Z13get_interruptILN3mcu6PeriphE6EERDav
 6511              		.syntax unified
 6512              		.code	16
 6513              		.thumb_func
 6514              		.fpu softvfp
 6516              	_Z13get_interruptILN3mcu6PeriphE6EERDav:
 6517              	.LFB3713:
  52:mculib3/src/interrupt.h **** };
  53:mculib3/src/interrupt.h **** 
  54:mculib3/src/interrupt.h **** Interrupt interrupt_usart1 {USART1_IRQn};
  55:mculib3/src/interrupt.h **** #if defined(STM32F1)
  56:mculib3/src/interrupt.h **** Interrupt interrupt_usart2 {USART2_IRQn};
  57:mculib3/src/interrupt.h **** Interrupt interrupt_usart3 {USART3_IRQn};
  58:mculib3/src/interrupt.h **** #endif
  59:mculib3/src/interrupt.h **** 
  60:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel1 {DMA1_Channel1_IRQn};
  61:mculib3/src/interrupt.h **** #if defined(STM32F0)
  62:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel2 {DMA1_Channel2_3_IRQn};
  63:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel3 {DMA1_Channel2_3_IRQn};
  64:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel4 {DMA1_Channel4_5_IRQn};
  65:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel5 {DMA1_Channel4_5_IRQn};
ARM GAS  /tmp/cc03sYHg.s 			page 174


  66:mculib3/src/interrupt.h **** #elif defined(STM32F1)
  67:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel2 {DMA1_Channel2_IRQn};
  68:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel3 {DMA1_Channel3_IRQn};
  69:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel4 {DMA1_Channel4_IRQn};
  70:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel5 {DMA1_Channel5_IRQn};
  71:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel6 {DMA1_Channel6_IRQn};
  72:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel7 {DMA1_Channel7_IRQn};
  73:mculib3/src/interrupt.h **** #endif
  74:mculib3/src/interrupt.h **** 
  75:mculib3/src/interrupt.h **** template<mcu::Periph v>
  76:mculib3/src/interrupt.h **** auto& get_interrupt()
 6518              		.loc 17 76 0
 6519              		.cfi_startproc
 6520              		@ args = 0, pretend = 0, frame = 0
 6521              		@ frame_needed = 1, uses_anonymous_args = 0
 6522 0000 80B5     		push	{r7, lr}
 6523              	.LCFI365:
 6524              		.cfi_def_cfa_offset 8
 6525              		.cfi_offset 7, -8
 6526              		.cfi_offset 14, -4
 6527 0002 00AF     		add	r7, sp, #0
 6528              	.LCFI366:
 6529              		.cfi_def_cfa_register 7
  77:mculib3/src/interrupt.h **** {
  78:mculib3/src/interrupt.h ****     if      constexpr (v == mcu::Periph::USART1)       return interrupt_usart1;
 6530              		.loc 17 78 0
 6531 0004 014B     		ldr	r3, .L327
  79:mculib3/src/interrupt.h **** #if defined(STM32F1)
  80:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::USART2)       return interrupt_usart2;
  81:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::USART3)       return interrupt_usart3;
  82:mculib3/src/interrupt.h **** #endif
  83:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream1) return interrupt_DMA1_channel1;
  84:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream2) return interrupt_DMA1_channel2;
  85:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream3) return interrupt_DMA1_channel3;
  86:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream4) return interrupt_DMA1_channel4;
  87:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream5) return interrupt_DMA1_channel5;
  88:mculib3/src/interrupt.h **** #if defined(STM32F1)
  89:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream6) return interrupt_DMA1_channel6;
  90:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream7) return interrupt_DMA1_channel7;
  91:mculib3/src/interrupt.h **** #endif
  92:mculib3/src/interrupt.h **** } 
 6532              		.loc 17 92 0
 6533 0006 1800     		movs	r0, r3
 6534 0008 BD46     		mov	sp, r7
 6535              		@ sp needed
 6536 000a 80BD     		pop	{r7, pc}
 6537              	.L328:
 6538              		.align	2
 6539              	.L327:
 6540 000c 00000000 		.word	interrupt_usart1
 6541              		.cfi_endproc
 6542              	.LFE3713:
 6544              		.section	.text._ZN10Net_bufferILj255EE4baseEv,"axG",%progbits,_ZN10Net_bufferILj255EE4baseEv,comda
 6545              		.align	1
 6546              		.weak	_ZN10Net_bufferILj255EE4baseEv
 6547              		.syntax unified
 6548              		.code	16
ARM GAS  /tmp/cc03sYHg.s 			page 175


 6549              		.thumb_func
 6550              		.fpu softvfp
 6552              	_ZN10Net_bufferILj255EE4baseEv:
 6553              	.LFB3715:
 6554              		.file 22 "mculib3/src/net_buffer.h"
   1:mculib3/src/net_buffer.h **** #pragma once
   2:mculib3/src/net_buffer.h **** 
   3:mculib3/src/net_buffer.h **** #include <array>
   4:mculib3/src/net_buffer.h **** #include <type_traits>
   5:mculib3/src/net_buffer.h **** 
   6:mculib3/src/net_buffer.h **** struct Raw_data {
   7:mculib3/src/net_buffer.h ****     using value_type = uint8_t;
   8:mculib3/src/net_buffer.h ****     const uint8_t* pointer  {nullptr};
   9:mculib3/src/net_buffer.h ****     const unsigned int size_ {0};
  10:mculib3/src/net_buffer.h ****     constexpr Raw_data (const uint8_t* pointer, unsigned int size) : pointer{pointer}, size_{size} 
  11:mculib3/src/net_buffer.h ****     constexpr Raw_data() = default;
  12:mculib3/src/net_buffer.h ****     constexpr const size_t   size()  const { return size_; }
  13:mculib3/src/net_buffer.h ****     constexpr const uint8_t* begin() const { return pointer; }
  14:mculib3/src/net_buffer.h ****     constexpr const uint8_t* end()   const { return pointer + size_; }
  15:mculib3/src/net_buffer.h **** };
  16:mculib3/src/net_buffer.h **** 
  17:mculib3/src/net_buffer.h **** 
  18:mculib3/src/net_buffer.h **** template<size_t size_>
  19:mculib3/src/net_buffer.h **** class Net_buffer : public std::array<uint8_t,size_> {
  20:mculib3/src/net_buffer.h **** public:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
  26:mculib3/src/net_buffer.h **** 
  27:mculib3/src/net_buffer.h ****     Net_buffer& operator<< (uint8_t);
  28:mculib3/src/net_buffer.h ****     Net_buffer& operator<< (uint16_t);
  29:mculib3/src/net_buffer.h ****     template<class U>
  30:mculib3/src/net_buffer.h ****     std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer&>
  31:mculib3/src/net_buffer.h ****     operator<< (const U&);
  32:mculib3/src/net_buffer.h ****     Net_buffer& operator>> (uint8_t&);
  33:mculib3/src/net_buffer.h ****     Net_buffer& operator>> (uint16_t&);
  34:mculib3/src/net_buffer.h ****     uint8_t pop_back();
  35:mculib3/src/net_buffer.h ****     uint8_t pop_front();
  36:mculib3/src/net_buffer.h ****     uint8_t& front() { return base()[begin_i]; }
  37:mculib3/src/net_buffer.h **** 
  38:mculib3/src/net_buffer.h **** 
  39:mculib3/src/net_buffer.h **** 
  40:mculib3/src/net_buffer.h **** protected:
  41:mculib3/src/net_buffer.h ****     using Container = std::array<uint8_t,size_>;
  42:mculib3/src/net_buffer.h ****     size_t begin_i {0};
  43:mculib3/src/net_buffer.h ****     size_t end_i   {0};
  44:mculib3/src/net_buffer.h ****     auto& base() { return *static_cast<Container*>(this); }
 6555              		.loc 22 44 0
 6556              		.cfi_startproc
 6557              		@ args = 0, pretend = 0, frame = 8
 6558              		@ frame_needed = 1, uses_anonymous_args = 0
 6559 0000 80B5     		push	{r7, lr}
 6560              	.LCFI367:
 6561              		.cfi_def_cfa_offset 8
 6562              		.cfi_offset 7, -8
ARM GAS  /tmp/cc03sYHg.s 			page 176


 6563              		.cfi_offset 14, -4
 6564 0002 82B0     		sub	sp, sp, #8
 6565              	.LCFI368:
 6566              		.cfi_def_cfa_offset 16
 6567 0004 00AF     		add	r7, sp, #0
 6568              	.LCFI369:
 6569              		.cfi_def_cfa_register 7
 6570 0006 7860     		str	r0, [r7, #4]
 6571              		.loc 22 44 0
 6572 0008 7B68     		ldr	r3, [r7, #4]
 6573 000a 1800     		movs	r0, r3
 6574 000c BD46     		mov	sp, r7
 6575 000e 02B0     		add	sp, sp, #8
 6576              		@ sp needed
 6577 0010 80BD     		pop	{r7, pc}
 6578              		.cfi_endproc
 6579              	.LFE3715:
 6581              		.section	.text._ZN10Net_bufferILj255EE5beginEv,"axG",%progbits,_ZN10Net_bufferILj255EE5beginEv,com
 6582              		.align	1
 6583              		.weak	_ZN10Net_bufferILj255EE5beginEv
 6584              		.syntax unified
 6585              		.code	16
 6586              		.thumb_func
 6587              		.fpu softvfp
 6589              	_ZN10Net_bufferILj255EE5beginEv:
 6590              	.LFB3714:
  22:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 6591              		.loc 22 22 0
 6592              		.cfi_startproc
 6593              		@ args = 0, pretend = 0, frame = 8
 6594              		@ frame_needed = 1, uses_anonymous_args = 0
 6595 0000 80B5     		push	{r7, lr}
 6596              	.LCFI370:
 6597              		.cfi_def_cfa_offset 8
 6598              		.cfi_offset 7, -8
 6599              		.cfi_offset 14, -4
 6600 0002 82B0     		sub	sp, sp, #8
 6601              	.LCFI371:
 6602              		.cfi_def_cfa_offset 16
 6603 0004 00AF     		add	r7, sp, #0
 6604              	.LCFI372:
 6605              		.cfi_def_cfa_register 7
 6606 0006 7860     		str	r0, [r7, #4]
  22:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 6607              		.loc 22 22 0
 6608 0008 7B68     		ldr	r3, [r7, #4]
 6609 000a 1800     		movs	r0, r3
 6610 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 6611 0010 0300     		movs	r3, r0
 6612 0012 1800     		movs	r0, r3
 6613 0014 FFF7FEFF 		bl	_ZNSt5arrayIhLj255EE5beginEv
 6614 0018 0100     		movs	r1, r0
 6615 001a 7A68     		ldr	r2, [r7, #4]
 6616 001c 8023     		movs	r3, #128
 6617 001e 5B00     		lsls	r3, r3, #1
 6618 0020 D358     		ldr	r3, [r2, r3]
 6619 0022 CB18     		adds	r3, r1, r3
ARM GAS  /tmp/cc03sYHg.s 			page 177


 6620 0024 1800     		movs	r0, r3
 6621 0026 BD46     		mov	sp, r7
 6622 0028 02B0     		add	sp, sp, #8
 6623              		@ sp needed
 6624 002a 80BD     		pop	{r7, pc}
 6625              		.cfi_endproc
 6626              	.LFE3714:
 6628              		.section	.text._Z13get_interruptILN3mcu6PeriphE9EERDav,"axG",%progbits,_Z13get_interruptILN3mcu6Pe
 6629              		.align	1
 6630              		.weak	_Z13get_interruptILN3mcu6PeriphE9EERDav
 6631              		.syntax unified
 6632              		.code	16
 6633              		.thumb_func
 6634              		.fpu softvfp
 6636              	_Z13get_interruptILN3mcu6PeriphE9EERDav:
 6637              	.LFB3716:
  76:mculib3/src/interrupt.h **** {
 6638              		.loc 17 76 0
 6639              		.cfi_startproc
 6640              		@ args = 0, pretend = 0, frame = 0
 6641              		@ frame_needed = 1, uses_anonymous_args = 0
 6642 0000 80B5     		push	{r7, lr}
 6643              	.LCFI373:
 6644              		.cfi_def_cfa_offset 8
 6645              		.cfi_offset 7, -8
 6646              		.cfi_offset 14, -4
 6647 0002 00AF     		add	r7, sp, #0
 6648              	.LCFI374:
 6649              		.cfi_def_cfa_register 7
  84:mculib3/src/interrupt.h ****     else if constexpr (v == mcu::Periph::DMA1_stream3) return interrupt_DMA1_channel3;
 6650              		.loc 17 84 0
 6651 0004 014B     		ldr	r3, .L335
 6652              		.loc 17 92 0
 6653 0006 1800     		movs	r0, r3
 6654 0008 BD46     		mov	sp, r7
 6655              		@ sp needed
 6656 000a 80BD     		pop	{r7, pc}
 6657              	.L336:
 6658              		.align	2
 6659              	.L335:
 6660 000c 00000000 		.word	interrupt_DMA1_channel2
 6661              		.cfi_endproc
 6662              	.LFE3716:
 6664              		.section	.text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EE
 6665              		.align	1
 6666              		.weak	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3
 6667              		.syntax unified
 6668              		.code	16
 6669              		.thumb_func
 6670              		.fpu softvfp
 6672              	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1E
 6673              	.LFB3703:
 6674              		.file 23 "mculib3/src/uart.h"
   1:mculib3/src/uart.h **** #pragma once
   2:mculib3/src/uart.h **** 
   3:mculib3/src/uart.h **** #include <array>
   4:mculib3/src/uart.h **** #include <type_traits>
ARM GAS  /tmp/cc03sYHg.s 			page 178


   5:mculib3/src/uart.h **** #include "periph_usart.h"
   6:mculib3/src/uart.h **** #include "periph_dma.h"
   7:mculib3/src/uart.h **** #include "pin.h"
   8:mculib3/src/uart.h **** #include "net_buffer.h"
   9:mculib3/src/uart.h **** #include "interrupt.h"
  10:mculib3/src/uart.h **** 
  11:mculib3/src/uart.h **** #if defined(USE_MOCK_DMA)
  12:mculib3/src/uart.h **** using DMA_stream = mock::DMA_stream;
  13:mculib3/src/uart.h **** using DMA = mock::DMA;
  14:mculib3/src/uart.h **** #else
  15:mculib3/src/uart.h **** using DMA_stream = mcu::DMA_stream;
  16:mculib3/src/uart.h **** using DMA = mcu::DMA;
  17:mculib3/src/uart.h **** #endif
  18:mculib3/src/uart.h **** 
  19:mculib3/src/uart.h **** #if defined(USE_MOCK_USART)
  20:mculib3/src/uart.h **** using USART = mock::USART;
  21:mculib3/src/uart.h **** #else
  22:mculib3/src/uart.h **** using USART = mcu::USART;
  23:mculib3/src/uart.h **** #endif
  24:mculib3/src/uart.h **** 
  25:mculib3/src/uart.h **** #if defined(USE_MOCK_NET_BUFFER)
  26:mculib3/src/uart.h **** #define NS mock
  27:mculib3/src/uart.h **** #else
  28:mculib3/src/uart.h **** #define NS
  29:mculib3/src/uart.h **** #endif
  30:mculib3/src/uart.h **** 
  31:mculib3/src/uart.h **** template <size_t buffer_size = 255>
  32:mculib3/src/uart.h **** class UART_sized
  33:mculib3/src/uart.h **** {
  34:mculib3/src/uart.h ****  public:
  35:mculib3/src/uart.h ****    using Parity = USART::Parity;
  36:mculib3/src/uart.h ****    using DataBits = USART::DataBits;
  37:mculib3/src/uart.h ****    using StopBits = USART::StopBits;
  38:mculib3/src/uart.h ****    using Baudrate = USART::Baudrate;
  39:mculib3/src/uart.h ****    struct Settings
  40:mculib3/src/uart.h ****    {
  41:mculib3/src/uart.h ****       bool parity_enable : 1;
  42:mculib3/src/uart.h ****       Parity parity : 1;
  43:mculib3/src/uart.h ****       DataBits data_bits : 1;
  44:mculib3/src/uart.h ****       StopBits stop_bits : 2;
  45:mculib3/src/uart.h ****       Baudrate baudrate : 3;
  46:mculib3/src/uart.h ****       uint16_t res : 8;
  47:mculib3/src/uart.h ****    };
  48:mculib3/src/uart.h **** 
  49:mculib3/src/uart.h ****    NS::Net_buffer<buffer_size> buffer;
  50:mculib3/src/uart.h **** 
  51:mculib3/src/uart.h ****    template <
  52:mculib3/src/uart.h ****        mcu::Periph usart, class TXpin, class RXpin, class RTSpin>
  53:mculib3/src/uart.h ****    static auto &make();
  54:mculib3/src/uart.h **** 
  55:mculib3/src/uart.h ****    void init(const Settings &);
  56:mculib3/src/uart.h ****    void transmit();
  57:mculib3/src/uart.h ****    void receive();
  58:mculib3/src/uart.h ****    bool is_tx_complete();
  59:mculib3/src/uart.h ****    bool is_rx_IDLE();
  60:mculib3/src/uart.h ****    bool is_receiving() { return buffer.size() < (buffer_size - RXstream.qty_transactions_left()); }
  61:mculib3/src/uart.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 179


  62:mculib3/src/uart.h ****  protected:
  63:mculib3/src/uart.h ****    using DataSize = DMA_stream::DataSize;
  64:mculib3/src/uart.h ****    using Priority = DMA_stream::Priority;
  65:mculib3/src/uart.h ****    using Channel = DMA_stream::Channel;
  66:mculib3/src/uart.h ****    using Direction = DMA_stream::Direction;
  67:mculib3/src/uart.h **** 
  68:mculib3/src/uart.h ****    Pin &tx;
  69:mculib3/src/uart.h ****    Pin &rx;
  70:mculib3/src/uart.h ****    Pin &rts;
  71:mculib3/src/uart.h ****    DMA &dma;
  72:mculib3/src/uart.h ****    USART &usart;
  73:mculib3/src/uart.h ****    DMA_stream &TXstream;
  74:mculib3/src/uart.h ****    DMA_stream &RXstream;
  75:mculib3/src/uart.h ****    const mcu::Periph uart_periph;
  76:mculib3/src/uart.h ****    const Channel TX_channel;
  77:mculib3/src/uart.h **** 
  78:mculib3/src/uart.h ****    UART_sized(
  79:mculib3/src/uart.h ****        Pin &tx, Pin &rx, Pin &rts, USART &usart, DMA &dma, DMA_stream &TXstream, DMA_stream &RXstre
  80:mculib3/src/uart.h ****    {
  81:mculib3/src/uart.h ****    }
  82:mculib3/src/uart.h **** 
  83:mculib3/src/uart.h ****    //  UART_sized(const UART_sized&) = delete;
  84:mculib3/src/uart.h ****    UART_sized &operator=(const UART_sized &) = delete;
  85:mculib3/src/uart.h **** };
  86:mculib3/src/uart.h **** 
  87:mculib3/src/uart.h **** using UART = UART_sized<>;
  88:mculib3/src/uart.h **** 
  89:mculib3/src/uart.h **** template <size_t buffer_size>
  90:mculib3/src/uart.h **** template <mcu::Periph uart_periph, class TXpin, class RXpin, class RTSpin>
  91:mculib3/src/uart.h **** auto &UART_sized<buffer_size>::make()
 6675              		.loc 23 91 0
 6676              		.cfi_startproc
 6677              		@ args = 0, pretend = 0, frame = 40
 6678              		@ frame_needed = 1, uses_anonymous_args = 0
 6679 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 6680              	.LCFI375:
 6681              		.cfi_def_cfa_offset 20
 6682              		.cfi_offset 4, -20
 6683              		.cfi_offset 5, -16
 6684              		.cfi_offset 6, -12
 6685              		.cfi_offset 7, -8
 6686              		.cfi_offset 14, -4
 6687 0002 C646     		mov	lr, r8
 6688 0004 00B5     		push	{lr}
 6689              	.LCFI376:
 6690              		.cfi_def_cfa_offset 24
 6691              		.cfi_offset 8, -24
 6692 0006 90B0     		sub	sp, sp, #64
 6693              	.LCFI377:
 6694              		.cfi_def_cfa_offset 88
 6695 0008 06AF     		add	r7, sp, #24
 6696              	.LCFI378:
 6697              		.cfi_def_cfa 7, 64
  92:mculib3/src/uart.h **** {
  93:mculib3/src/uart.h ****    USART::pin_static_assert<uart_periph, TXpin, RXpin>();
 6698              		.loc 23 93 0
 6699 000a FFF7FEFF 		bl	_ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv
ARM GAS  /tmp/cc03sYHg.s 			page 180


  94:mculib3/src/uart.h **** 
  95:mculib3/src/uart.h ****    constexpr auto TX_stream = USART::default_stream<TXpin>();
 6700              		.loc 23 95 0
 6701 000e 0923     		movs	r3, #9
 6702 0010 7B62     		str	r3, [r7, #36]
  96:mculib3/src/uart.h ****    constexpr auto RX_stream = USART::default_stream<RXpin>();
 6703              		.loc 23 96 0
 6704 0012 0A23     		movs	r3, #10
 6705 0014 3B62     		str	r3, [r7, #32]
  97:mculib3/src/uart.h ****    constexpr auto dma_periph = DMA_stream::dma_periph<TX_stream>();
 6706              		.loc 23 97 0
 6707 0016 0723     		movs	r3, #7
 6708 0018 FB61     		str	r3, [r7, #28]
  98:mculib3/src/uart.h ****    constexpr auto TXpin_mode = USART::pin_mode<TXpin>();
 6709              		.loc 23 98 0
 6710 001a 0423     		movs	r3, #4
 6711 001c BB61     		str	r3, [r7, #24]
  99:mculib3/src/uart.h ****    constexpr auto RXpin_mode = USART::pin_mode<RXpin>();
 6712              		.loc 23 99 0
 6713 001e 0423     		movs	r3, #4
 6714 0020 7B61     		str	r3, [r7, #20]
 100:mculib3/src/uart.h **** 
 101:mculib3/src/uart.h ****    static UART_sized<buffer_size> uart{
 6715              		.loc 23 101 0
 6716 0022 634B     		ldr	r3, .L340
 6717 0024 1B68     		ldr	r3, [r3]
 6718 0026 0122     		movs	r2, #1
 6719 0028 1340     		ands	r3, r2
 6720 002a 28D1     		bne	.L338
 6721              		.loc 23 101 0 is_stmt 0 discriminator 1
 6722 002c FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav
 6723 0030 F860     		str	r0, [r7, #12]
 6724 0032 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav
 6725 0036 B860     		str	r0, [r7, #8]
 6726 0038 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav
 6727 003c 7860     		str	r0, [r7, #4]
 102:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 6728              		.loc 23 102 0 is_stmt 1 discriminator 1
 6729 003e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
 6730 0042 0400     		movs	r4, r0
 6731 0044 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 6732 0048 0500     		movs	r5, r0
 6733 004a FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv
 6734 004e 0600     		movs	r6, r0
 6735 0050 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv
 6736 0054 8046     		mov	r8, r0
 101:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 6737              		.loc 23 101 0 discriminator 1
 6738 0056 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv
 6739 005a 0300     		movs	r3, r0
 6740 005c 5548     		ldr	r0, .L340+4
 6741 005e 0593     		str	r3, [sp, #20]
 6742 0060 0623     		movs	r3, #6
 6743 0062 0493     		str	r3, [sp, #16]
 6744 0064 4346     		mov	r3, r8
 6745 0066 0393     		str	r3, [sp, #12]
 6746 0068 0296     		str	r6, [sp, #8]
ARM GAS  /tmp/cc03sYHg.s 			page 181


 6747 006a 0195     		str	r5, [sp, #4]
 6748 006c 0094     		str	r4, [sp]
 6749 006e 7B68     		ldr	r3, [r7, #4]
 6750 0070 BA68     		ldr	r2, [r7, #8]
 6751 0072 F968     		ldr	r1, [r7, #12]
 6752 0074 FFF7FEFF 		bl	_ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS
 6753 0078 4D4B     		ldr	r3, .L340
 6754 007a 0122     		movs	r2, #1
 6755 007c 1A60     		str	r2, [r3]
 6756              	.L338:
 103:mculib3/src/uart.h **** 
 104:mculib3/src/uart.h ****    auto &rcc = REF(RCC);
 6757              		.loc 23 104 0
 6758 007e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 6759 0082 0300     		movs	r3, r0
 6760 0084 3B61     		str	r3, [r7, #16]
 105:mculib3/src/uart.h ****    rcc.clock_enable<uart_periph>();
 6761              		.loc 23 105 0
 6762 0086 3B69     		ldr	r3, [r7, #16]
 6763 0088 1800     		movs	r0, r3
 6764 008a FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv
 106:mculib3/src/uart.h ****    uart.usart.tx_enable()
 6765              		.loc 23 106 0
 6766 008e 494A     		ldr	r2, .L340+4
 6767 0090 8C23     		movs	r3, #140
 6768 0092 5B00     		lsls	r3, r3, #1
 6769 0094 D358     		ldr	r3, [r2, r3]
 6770 0096 1800     		movs	r0, r3
 6771 0098 FFF7FEFF 		bl	_ZN3mcu5USART9tx_enableEv
 6772 009c 0300     		movs	r3, r0
 107:mculib3/src/uart.h ****        .rx_enable()
 6773              		.loc 23 107 0
 6774 009e 1800     		movs	r0, r3
 6775 00a0 FFF7FEFF 		bl	_ZN3mcu5USART9rx_enableEv
 6776 00a4 0300     		movs	r3, r0
 108:mculib3/src/uart.h ****        .DMA_tx_enable()
 6777              		.loc 23 108 0
 6778 00a6 1800     		movs	r0, r3
 6779 00a8 FFF7FEFF 		bl	_ZN3mcu5USART13DMA_tx_enableEv
 6780 00ac 0300     		movs	r3, r0
 106:mculib3/src/uart.h ****    uart.usart.tx_enable()
 6781              		.loc 23 106 0
 6782 00ae 1800     		movs	r0, r3
 6783 00b0 FFF7FEFF 		bl	_ZN3mcu5USART13DMA_rx_enableEv
 109:mculib3/src/uart.h ****        .DMA_rx_enable();
 110:mculib3/src/uart.h ****    get_interrupt<uart_periph>().enable();
 6784              		.loc 23 110 0
 6785 00b4 FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE6EERDav
 6786 00b8 0300     		movs	r3, r0
 6787 00ba 1800     		movs	r0, r3
 6788 00bc FFF7FEFF 		bl	_ZN9Interrupt6enableEv
 111:mculib3/src/uart.h **** 
 112:mculib3/src/uart.h ****    rcc.clock_enable<dma_periph>();
 6789              		.loc 23 112 0
 6790 00c0 3B69     		ldr	r3, [r7, #16]
 6791 00c2 1800     		movs	r0, r3
 6792 00c4 FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv
ARM GAS  /tmp/cc03sYHg.s 			page 182


 113:mculib3/src/uart.h ****    uart.TXstream.set(Direction::to_periph)
 6793              		.loc 23 113 0
 6794 00c8 3A4A     		ldr	r2, .L340+4
 6795 00ca 8E23     		movs	r3, #142
 6796 00cc 5B00     		lsls	r3, r3, #1
 6797 00ce D358     		ldr	r3, [r2, r3]
 6798 00d0 0121     		movs	r1, #1
 6799 00d2 1800     		movs	r0, r3
 6800 00d4 FFF7FEFF 		bl	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
 6801 00d8 0400     		movs	r4, r0
 114:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 6802              		.loc 23 114 0
 6803 00da 364B     		ldr	r3, .L340+4
 6804 00dc 1800     		movs	r0, r3
 6805 00de FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 6806 00e2 0300     		movs	r3, r0
 6807 00e4 1900     		movs	r1, r3
 6808 00e6 2000     		movs	r0, r4
 6809 00e8 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_memory_adrEm
 6810 00ec 0400     		movs	r4, r0
 115:mculib3/src/uart.h ****        .set_periph_adr(uart.usart.transmit_data_adr())
 6811              		.loc 23 115 0
 6812 00ee 314A     		ldr	r2, .L340+4
 6813 00f0 8C23     		movs	r3, #140
 6814 00f2 5B00     		lsls	r3, r3, #1
 6815 00f4 D358     		ldr	r3, [r2, r3]
 6816 00f6 1800     		movs	r0, r3
 6817 00f8 FFF7FEFF 		bl	_ZN3mcu5USART17transmit_data_adrEv
 6818 00fc 0300     		movs	r3, r0
 6819 00fe 1900     		movs	r1, r3
 6820 0100 2000     		movs	r0, r4
 6821 0102 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_periph_adrEm
 6822 0106 0300     		movs	r3, r0
 116:mculib3/src/uart.h ****        .inc_memory()
 6823              		.loc 23 116 0
 6824 0108 1800     		movs	r0, r3
 6825 010a FFF7FEFF 		bl	_ZN3mcu10DMA_stream10inc_memoryEv
 6826 010e 0300     		movs	r3, r0
 117:mculib3/src/uart.h ****        .size_memory(DataSize::byte8)
 6827              		.loc 23 117 0
 6828 0110 0021     		movs	r1, #0
 6829 0112 1800     		movs	r0, r3
 6830 0114 FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
 6831 0118 0300     		movs	r3, r0
 118:mculib3/src/uart.h ****        .size_periph(DataSize::byte8)
 6832              		.loc 23 118 0
 6833 011a 0021     		movs	r1, #0
 6834 011c 1800     		movs	r0, r3
 6835 011e FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
 6836 0122 0300     		movs	r3, r0
 113:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 6837              		.loc 23 113 0
 6838 0124 1800     		movs	r0, r3
 6839 0126 FFF7FEFF 		bl	_ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv
 119:mculib3/src/uart.h ****        .enable_transfer_complete_interrupt();
 120:mculib3/src/uart.h ****    get_interrupt<TX_stream>().enable();
 6840              		.loc 23 120 0
ARM GAS  /tmp/cc03sYHg.s 			page 183


 6841 012a FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE9EERDav
 6842 012e 0300     		movs	r3, r0
 6843 0130 1800     		movs	r0, r3
 6844 0132 FFF7FEFF 		bl	_ZN9Interrupt6enableEv
 121:mculib3/src/uart.h **** 
 122:mculib3/src/uart.h ****    uart.RXstream.set(Direction::to_memory)
 6845              		.loc 23 122 0
 6846 0136 1F4A     		ldr	r2, .L340+4
 6847 0138 9023     		movs	r3, #144
 6848 013a 5B00     		lsls	r3, r3, #1
 6849 013c D358     		ldr	r3, [r2, r3]
 6850 013e 0021     		movs	r1, #0
 6851 0140 1800     		movs	r0, r3
 6852 0142 FFF7FEFF 		bl	_ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
 6853 0146 0400     		movs	r4, r0
 123:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 6854              		.loc 23 123 0
 6855 0148 1A4B     		ldr	r3, .L340+4
 6856 014a 1800     		movs	r0, r3
 6857 014c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 6858 0150 0300     		movs	r3, r0
 6859 0152 1900     		movs	r1, r3
 6860 0154 2000     		movs	r0, r4
 6861 0156 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_memory_adrEm
 6862 015a 0400     		movs	r4, r0
 124:mculib3/src/uart.h ****        .set_periph_adr(uart.usart.receive_data_adr())
 6863              		.loc 23 124 0
 6864 015c 154A     		ldr	r2, .L340+4
 6865 015e 8C23     		movs	r3, #140
 6866 0160 5B00     		lsls	r3, r3, #1
 6867 0162 D358     		ldr	r3, [r2, r3]
 6868 0164 1800     		movs	r0, r3
 6869 0166 FFF7FEFF 		bl	_ZN3mcu5USART16receive_data_adrEv
 6870 016a 0300     		movs	r3, r0
 6871 016c 1900     		movs	r1, r3
 6872 016e 2000     		movs	r0, r4
 6873 0170 FFF7FEFF 		bl	_ZN3mcu10DMA_stream14set_periph_adrEm
 6874 0174 0300     		movs	r3, r0
 125:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size)
 6875              		.loc 23 125 0
 6876 0176 FF21     		movs	r1, #255
 6877 0178 1800     		movs	r0, r3
 6878 017a FFF7FEFF 		bl	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 6879 017e 0300     		movs	r3, r0
 126:mculib3/src/uart.h ****        .inc_memory()
 6880              		.loc 23 126 0
 6881 0180 1800     		movs	r0, r3
 6882 0182 FFF7FEFF 		bl	_ZN3mcu10DMA_stream10inc_memoryEv
 6883 0186 0300     		movs	r3, r0
 127:mculib3/src/uart.h ****        .size_memory(DataSize::byte8)
 6884              		.loc 23 127 0
 6885 0188 0021     		movs	r1, #0
 6886 018a 1800     		movs	r0, r3
 6887 018c FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
 6888 0190 0300     		movs	r3, r0
 128:mculib3/src/uart.h ****        .size_periph(DataSize::byte8)
 6889              		.loc 23 128 0
ARM GAS  /tmp/cc03sYHg.s 			page 184


 6890 0192 0021     		movs	r1, #0
 6891 0194 1800     		movs	r0, r3
 6892 0196 FFF7FEFF 		bl	_ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
 6893 019a 0300     		movs	r3, r0
 122:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 6894              		.loc 23 122 0
 6895 019c 1800     		movs	r0, r3
 6896 019e FFF7FEFF 		bl	_ZN3mcu10DMA_stream13circular_modeEv
 129:mculib3/src/uart.h ****        .circular_mode();
 130:mculib3/src/uart.h **** 
 131:mculib3/src/uart.h ****    return uart;
 6897              		.loc 23 131 0
 6898 01a2 044B     		ldr	r3, .L340+4
 132:mculib3/src/uart.h **** }
 6899              		.loc 23 132 0
 6900 01a4 1800     		movs	r0, r3
 6901 01a6 BD46     		mov	sp, r7
 6902 01a8 0AB0     		add	sp, sp, #40
 6903              		@ sp needed
 6904 01aa 04BC     		pop	{r2}
 6905 01ac 9046     		mov	r8, r2
 6906 01ae F0BD     		pop	{r4, r5, r6, r7, pc}
 6907              	.L341:
 6908              		.align	2
 6909              	.L340:
 6910 01b0 00000000 		.word	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_I
 6911 01b4 00000000 		.word	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS
 6912              		.cfi_endproc
 6913              	.LFE3703:
 6915              		.section	.bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_IL
 6916              		.align	2
 6919              	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_
 6920 0000 00000000 		.space	132
 6920      00000000 
 6920      00000000 
 6920      00000000 
 6920      00000000 
 6921              		.section	.bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_
 6922              		.align	2
 6925              	_ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS
 6926 0000 00000000 		.space	4
 6927              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_IL
 6928              		.align	1
 6929              		.syntax unified
 6930              		.code	16
 6931              		.thumb_func
 6932              		.fpu softvfp
 6934              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_I
 6935              	.LFB3702:
 6936              		.file 24 "mculib3/src/modbus_slave.h"
   1:mculib3/src/modbus_slave.h **** #pragma once
   2:mculib3/src/modbus_slave.h **** 
   3:mculib3/src/modbus_slave.h **** #include <functional>
   4:mculib3/src/modbus_slave.h **** #include "timers.h"
   5:mculib3/src/modbus_slave.h **** #include "table_crc.h"
   6:mculib3/src/modbus_slave.h **** #include "uart.h"
   7:mculib3/src/modbus_slave.h **** #include "interrupt.h"
ARM GAS  /tmp/cc03sYHg.s 			page 185


   8:mculib3/src/modbus_slave.h **** #include "modbus_common.h"
   9:mculib3/src/modbus_slave.h **** #include <cstring>
  10:mculib3/src/modbus_slave.h **** 
  11:mculib3/src/modbus_slave.h **** #if defined(USE_MOCK_UART)
  12:mculib3/src/modbus_slave.h **** using UART_ = mock::UART;
  13:mculib3/src/modbus_slave.h **** #else
  14:mculib3/src/modbus_slave.h **** using UART_ = ::UART;
  15:mculib3/src/modbus_slave.h **** #endif
  16:mculib3/src/modbus_slave.h **** 
  17:mculib3/src/modbus_slave.h **** 
  18:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
  19:mculib3/src/modbus_slave.h **** class Modbus_slave : TickSubscriber
  20:mculib3/src/modbus_slave.h **** {
  21:mculib3/src/modbus_slave.h ****     UART_& uart;
  22:mculib3/src/modbus_slave.h ****     Interrupt& interrupt_usart;
  23:mculib3/src/modbus_slave.h ****     Interrupt& interrupt_DMA_channel; 
  24:mculib3/src/modbus_slave.h **** 
  25:mculib3/src/modbus_slave.h ****     int time {0}; //     
  26:mculib3/src/modbus_slave.h ****     int modbus_time {0};
  27:mculib3/src/modbus_slave.h **** 
  28:mculib3/src/modbus_slave.h ****     const uint8_t address;
  29:mculib3/src/modbus_slave.h ****     uint8_t func;
  30:mculib3/src/modbus_slave.h ****     uint16_t first_reg{0};
  31:mculib3/src/modbus_slave.h ****     uint16_t last_reg {0};
  32:mculib3/src/modbus_slave.h ****     uint16_t qty_reg  {0};
  33:mculib3/src/modbus_slave.h ****     uint8_t  qty_byte {0};
  34:mculib3/src/modbus_slave.h ****     uint16_t data;
  35:mculib3/src/modbus_slave.h ****     uint16_t crc{0};
  36:mculib3/src/modbus_slave.h ****     size_t last_message_size;
  37:mculib3/src/modbus_slave.h **** 
  38:mculib3/src/modbus_slave.h **** 
  39:mculib3/src/modbus_slave.h ****     uint16_t crc16 (uint8_t* data, uint8_t length);
  40:mculib3/src/modbus_slave.h ****     uint8_t  set_high_bit (uint8_t);
  41:mculib3/src/modbus_slave.h **** 
  42:mculib3/src/modbus_slave.h ****     bool check_CRC  ();
  43:mculib3/src/modbus_slave.h ****     bool check_value();
  44:mculib3/src/modbus_slave.h ****     bool check_reg  (uint16_t qty_reg_device);
  45:mculib3/src/modbus_slave.h **** 
  46:mculib3/src/modbus_slave.h ****     void answer_error (Modbus_error_code);
  47:mculib3/src/modbus_slave.h ****     void answer_03();
  48:mculib3/src/modbus_slave.h ****     template <class function> void answer_16 (function reaction);
  49:mculib3/src/modbus_slave.h **** 
  50:mculib3/src/modbus_slave.h ****     void uartInterrupt()
  51:mculib3/src/modbus_slave.h ****     {
  52:mculib3/src/modbus_slave.h ****         if (uart.is_rx_IDLE()) 
  53:mculib3/src/modbus_slave.h ****             tick_subscribe();
  54:mculib3/src/modbus_slave.h ****     }
  55:mculib3/src/modbus_slave.h ****     void dmaInterrupt()
  56:mculib3/src/modbus_slave.h ****     {
  57:mculib3/src/modbus_slave.h ****         if (uart.is_tx_complete())
  58:mculib3/src/modbus_slave.h ****             uart.receive();
  59:mculib3/src/modbus_slave.h ****     }
  60:mculib3/src/modbus_slave.h **** 
  61:mculib3/src/modbus_slave.h ****     void notify() override 
  62:mculib3/src/modbus_slave.h ****     {
  63:mculib3/src/modbus_slave.h ****         time++;
  64:mculib3/src/modbus_slave.h ****     }
ARM GAS  /tmp/cc03sYHg.s 			page 186


  65:mculib3/src/modbus_slave.h **** 
  66:mculib3/src/modbus_slave.h ****     using Parent = Modbus_slave;
  67:mculib3/src/modbus_slave.h **** 
  68:mculib3/src/modbus_slave.h ****     struct uart_interrupt : Interrupting
  69:mculib3/src/modbus_slave.h ****     {
  70:mculib3/src/modbus_slave.h ****         Parent& parent;
  71:mculib3/src/modbus_slave.h ****         uart_interrupt (Parent& parent) : parent(parent) {
  72:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
  73:mculib3/src/modbus_slave.h ****         }
  74:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.uartInterrupt();} 
  75:mculib3/src/modbus_slave.h ****     } uart_ {*this};
  76:mculib3/src/modbus_slave.h **** 
  77:mculib3/src/modbus_slave.h ****     struct dma_interrupt : Interrupting
  78:mculib3/src/modbus_slave.h ****     {
  79:mculib3/src/modbus_slave.h ****         Parent& parent;
  80:mculib3/src/modbus_slave.h ****         dma_interrupt (Parent& parent) : parent(parent) {
  81:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
  82:mculib3/src/modbus_slave.h ****         }
  83:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.dmaInterrupt();} 
  84:mculib3/src/modbus_slave.h ****     } dma_ {*this};
  85:mculib3/src/modbus_slave.h **** 
  86:mculib3/src/modbus_slave.h **** public:
  87:mculib3/src/modbus_slave.h **** 
  88:mculib3/src/modbus_slave.h ****     static constexpr uint16_t InRegQty  = sizeof (InRegs_t) / 2;
  89:mculib3/src/modbus_slave.h ****     static constexpr uint16_t OutRegQty = sizeof(OutRegs_t) / 2;
  90:mculib3/src/modbus_slave.h **** 
  91:mculib3/src/modbus_slave.h ****     union {
  92:mculib3/src/modbus_slave.h ****         InRegs_t inRegs;
  93:mculib3/src/modbus_slave.h ****         uint16_t arInRegs[InRegQty];
  94:mculib3/src/modbus_slave.h ****     };
  95:mculib3/src/modbus_slave.h ****     union {
  96:mculib3/src/modbus_slave.h ****         OutRegs_t outRegs;
  97:mculib3/src/modbus_slave.h ****         uint16_t arOutRegs[OutRegQty];
  98:mculib3/src/modbus_slave.h ****     };
  99:mculib3/src/modbus_slave.h ****     union {
 100:mculib3/src/modbus_slave.h ****         InRegs_t inRegsMin;
 101:mculib3/src/modbus_slave.h ****         uint16_t arInRegsMin[InRegQty];
 102:mculib3/src/modbus_slave.h ****     };
 103:mculib3/src/modbus_slave.h ****     union {
 104:mculib3/src/modbus_slave.h ****         InRegs_t inRegsMax;
 105:mculib3/src/modbus_slave.h ****         uint16_t arInRegsMax[InRegQty];
 106:mculib3/src/modbus_slave.h ****     };
 107:mculib3/src/modbus_slave.h **** 
 108:mculib3/src/modbus_slave.h ****     bool signed_[InRegQty] {};
 109:mculib3/src/modbus_slave.h ****     
 110:mculib3/src/modbus_slave.h ****     Modbus_slave (
 111:mculib3/src/modbus_slave.h ****           uint8_t address
 112:mculib3/src/modbus_slave.h ****         , UART_& uart
 113:mculib3/src/modbus_slave.h ****         , Interrupt& interrupt_usart
 114:mculib3/src/modbus_slave.h ****         , Interrupt& interrupt_DMA_channel
 115:mculib3/src/modbus_slave.h ****     ) : uart                  {uart}
 116:mculib3/src/modbus_slave.h ****       , interrupt_usart       {interrupt_usart}
 117:mculib3/src/modbus_slave.h ****       , interrupt_DMA_channel {interrupt_DMA_channel}
 118:mculib3/src/modbus_slave.h ****       , address               {address}
 119:mculib3/src/modbus_slave.h ****       , arInRegs    {}
 120:mculib3/src/modbus_slave.h ****       , outRegs     {}
 121:mculib3/src/modbus_slave.h ****       , arInRegsMin {}
ARM GAS  /tmp/cc03sYHg.s 			page 187


 122:mculib3/src/modbus_slave.h ****       , arInRegsMax {}
 123:mculib3/src/modbus_slave.h ****     {}
 124:mculib3/src/modbus_slave.h **** 
 125:mculib3/src/modbus_slave.h ****     template <mcu::Periph usart, class TXpin,  class RXpin, class RTSpin> 
 126:mculib3/src/modbus_slave.h ****     static auto& make (uint8_t address, UART_::Settings set)
 6937              		.loc 24 126 0
 6938              		.cfi_startproc
 6939              		@ args = 0, pretend = 0, frame = 16
 6940              		@ frame_needed = 1, uses_anonymous_args = 0
 6941 0000 B0B5     		push	{r4, r5, r7, lr}
 6942              	.LCFI379:
 6943              		.cfi_def_cfa_offset 16
 6944              		.cfi_offset 4, -16
 6945              		.cfi_offset 5, -12
 6946              		.cfi_offset 7, -8
 6947              		.cfi_offset 14, -4
 6948 0002 86B0     		sub	sp, sp, #24
 6949              	.LCFI380:
 6950              		.cfi_def_cfa_offset 40
 6951 0004 02AF     		add	r7, sp, #8
 6952              	.LCFI381:
 6953              		.cfi_def_cfa 7, 32
 6954 0006 0200     		movs	r2, r0
 6955 0008 3B1D     		adds	r3, r7, #4
 6956 000a 1980     		strh	r1, [r3]
 6957 000c FB1D     		adds	r3, r7, #7
 6958 000e 1A70     		strb	r2, [r3]
 127:mculib3/src/modbus_slave.h ****     {
 128:mculib3/src/modbus_slave.h ****         auto& uart_ref = UART_::make<usart, TXpin, RXpin, RTSpin>();
 6959              		.loc 24 128 0
 6960 0010 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2E
 6961 0014 0300     		movs	r3, r0
 6962 0016 FB60     		str	r3, [r7, #12]
 129:mculib3/src/modbus_slave.h **** 
 130:mculib3/src/modbus_slave.h ****         static Modbus_slave<InRegs_t, OutRegs_t> modbus {
 6963              		.loc 24 130 0
 6964 0018 264B     		ldr	r3, .L353
 6965 001a 1B68     		ldr	r3, [r3]
 6966 001c 0122     		movs	r2, #1
 6967 001e 1340     		ands	r3, r2
 6968 0020 10D1     		bne	.L343
 6969              		.loc 24 130 0 is_stmt 0 discriminator 1
 6970 0022 FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE6EERDav
 6971 0026 0500     		movs	r5, r0
 6972 0028 FFF7FEFF 		bl	_Z13get_interruptILN3mcu6PeriphE9EERDav
 6973 002c 0400     		movs	r4, r0
 6974 002e FA68     		ldr	r2, [r7, #12]
 6975 0030 FB1D     		adds	r3, r7, #7
 6976 0032 1978     		ldrb	r1, [r3]
 6977 0034 2048     		ldr	r0, .L353+4
 6978 0036 0094     		str	r4, [sp]
 6979 0038 2B00     		movs	r3, r5
 6980 003a FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC1EhR10UART_sizedILj255EER9InterruptS7_
 6981 003e 1D4B     		ldr	r3, .L353
 6982 0040 0122     		movs	r2, #1
 6983 0042 1A60     		str	r2, [r3]
 6984              	.L343:
ARM GAS  /tmp/cc03sYHg.s 			page 188


 131:mculib3/src/modbus_slave.h ****               address
 132:mculib3/src/modbus_slave.h ****             , uart_ref
 133:mculib3/src/modbus_slave.h ****             , get_interrupt<usart>()
 134:mculib3/src/modbus_slave.h ****             , get_interrupt<USART::default_stream<TXpin>()>()
 135:mculib3/src/modbus_slave.h ****         };
 136:mculib3/src/modbus_slave.h **** 
 137:mculib3/src/modbus_slave.h ****         modbus.modbus_time = set.baudrate == UART_::Baudrate::BR9600  ? 4 :
 6985              		.loc 24 137 0 is_stmt 1
 6986 0044 3B1D     		adds	r3, r7, #4
 6987 0046 1B78     		ldrb	r3, [r3]
 6988 0048 1F22     		movs	r2, #31
 6989 004a 9343     		bics	r3, r2
 6990 004c DBB2     		uxtb	r3, r3
 6991 004e 002B     		cmp	r3, #0
 6992 0050 1CD0     		beq	.L344
 138:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 6993              		.loc 24 138 0 discriminator 1
 6994 0052 3B1D     		adds	r3, r7, #4
 6995 0054 1B78     		ldrb	r3, [r3]
 6996 0056 1F22     		movs	r2, #31
 6997 0058 9343     		bics	r3, r2
 6998 005a DBB2     		uxtb	r3, r3
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 6999              		.loc 24 137 0 discriminator 1
 7000 005c 202B     		cmp	r3, #32
 7001 005e 13D0     		beq	.L345
 139:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR19200 ? 2 :
 7002              		.loc 24 139 0 discriminator 3
 7003 0060 3B1D     		adds	r3, r7, #4
 7004 0062 1B78     		ldrb	r3, [r3]
 7005 0064 1F22     		movs	r2, #31
 7006 0066 9343     		bics	r3, r2
 7007 0068 DBB2     		uxtb	r3, r3
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7008              		.loc 24 137 0 discriminator 3
 7009 006a 402B     		cmp	r3, #64
 7010 006c 0AD0     		beq	.L346
 140:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR28800 ? 2 : 1;
 7011              		.loc 24 140 0 discriminator 5
 7012 006e 3B1D     		adds	r3, r7, #4
 7013 0070 1B78     		ldrb	r3, [r3]
 7014 0072 1F22     		movs	r2, #31
 7015 0074 9343     		bics	r3, r2
 7016 0076 DBB2     		uxtb	r3, r3
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7017              		.loc 24 137 0 discriminator 5
 7018 0078 602B     		cmp	r3, #96
 7019 007a 01D1     		bne	.L347
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7020              		.loc 24 137 0 is_stmt 0 discriminator 7
 7021 007c 0223     		movs	r3, #2
 7022 007e 06E0     		b	.L351
 7023              	.L347:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7024              		.loc 24 137 0 discriminator 8
 7025 0080 0123     		movs	r3, #1
 7026 0082 04E0     		b	.L351
ARM GAS  /tmp/cc03sYHg.s 			page 189


 7027              	.L346:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7028              		.loc 24 137 0 discriminator 6
 7029 0084 0223     		movs	r3, #2
 7030 0086 02E0     		b	.L351
 7031              	.L345:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7032              		.loc 24 137 0 discriminator 4
 7033 0088 0323     		movs	r3, #3
 7034 008a 00E0     		b	.L351
 7035              	.L344:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7036              		.loc 24 137 0 discriminator 2
 7037 008c 0423     		movs	r3, #4
 7038              	.L351:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 7039              		.loc 24 137 0 discriminator 16
 7040 008e 0A4A     		ldr	r2, .L353+4
 7041 0090 1362     		str	r3, [r2, #32]
 141:mculib3/src/modbus_slave.h **** 
 142:mculib3/src/modbus_slave.h ****         modbus.uart.init(set);
 7042              		.loc 24 142 0 is_stmt 1 discriminator 16
 7043 0092 094B     		ldr	r3, .L353+4
 7044 0094 1B69     		ldr	r3, [r3, #16]
 7045 0096 3A1D     		adds	r2, r7, #4
 7046 0098 1100     		movs	r1, r2
 7047 009a 1800     		movs	r0, r3
 7048 009c FFF7FEFF 		bl	_ZN10UART_sizedILj255EE4initERKNS0_8SettingsE
 143:mculib3/src/modbus_slave.h ****         modbus.uart.receive();
 7049              		.loc 24 143 0 discriminator 16
 7050 00a0 054B     		ldr	r3, .L353+4
 7051 00a2 1B69     		ldr	r3, [r3, #16]
 7052 00a4 1800     		movs	r0, r3
 7053 00a6 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 144:mculib3/src/modbus_slave.h ****         return modbus;
 7054              		.loc 24 144 0 discriminator 16
 7055 00aa 034B     		ldr	r3, .L353+4
 145:mculib3/src/modbus_slave.h ****     }
 7056              		.loc 24 145 0 discriminator 16
 7057 00ac 1800     		movs	r0, r3
 7058 00ae BD46     		mov	sp, r7
 7059 00b0 04B0     		add	sp, sp, #16
 7060              		@ sp needed
 7061 00b2 B0BD     		pop	{r4, r5, r7, pc}
 7062              	.L354:
 7063              		.align	2
 7064              	.L353:
 7065 00b4 00000000 		.word	_ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1EL
 7066 00b8 00000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 7067              		.cfi_endproc
 7068              	.LFE3702:
 7070              		.section	.bss._ZZZ4mainENKUltE_clEtE7unblock,"aw",%nobits
 7073              	_ZZZ4mainENKUltE_clEtE7unblock:
 7074 0000 00       		.space	1
 7075              		.section	.text._ZZ4mainENKUltE_clEt,"ax",%progbits
 7076              		.align	1
 7077              		.syntax unified
ARM GAS  /tmp/cc03sYHg.s 			page 190


 7078              		.code	16
 7079              		.thumb_func
 7080              		.fpu softvfp
 7082              	_ZZ4mainENKUltE_clEt:
 7083              	.LFB3717:
  11:src/main.cpp  **** 
  12:src/main.cpp  **** using DI1  = mcu::PA9 ;  using DO1  = mcu::PB0 ;
  13:src/main.cpp  **** using DI2  = mcu::PA8 ;  using DO2  = mcu::PA7 ;
  14:src/main.cpp  **** using DI3  = mcu::PB15;  using DO3  = mcu::PA6 ;
  15:src/main.cpp  **** using DI4  = mcu::PB14;  using DO4  = mcu::PA5 ;
  16:src/main.cpp  **** 
  17:src/main.cpp  **** 
  18:src/main.cpp  **** using TX_slave  = mcu::PA2;
  19:src/main.cpp  **** using RX_slave  = mcu::PA3;
  20:src/main.cpp  **** using RTS_slave = mcu::PB1;
  21:src/main.cpp  **** 
  22:src/main.cpp  **** 
  23:src/main.cpp  **** int main()
  24:src/main.cpp  **** {
  25:src/main.cpp  ****    auto[do1,do2,do3,do4]
  26:src/main.cpp  ****      = make_pins<mcu::PinMode::Output, DO1,DO2,DO3,DO4>();
  27:src/main.cpp  ****    auto[di1,di2,di3,di4] 
  28:src/main.cpp  ****       = make_pins<mcu::PinMode::Input, DI1,DI2,DI3,DI4>();
  29:src/main.cpp  ****    
  30:src/main.cpp  ****    struct Flash_data {
  31:src/main.cpp  ****       uint16_t factory_number = 0;
  32:src/main.cpp  ****       UART::Settings uart_set = {
  33:src/main.cpp  ****          .parity_enable  = false,
  34:src/main.cpp  ****          .parity         = USART::Parity::even,
  35:src/main.cpp  ****          .data_bits      = USART::DataBits::_8,
  36:src/main.cpp  ****          .stop_bits      = USART::StopBits::_1,
  37:src/main.cpp  ****          .baudrate       = USART::Baudrate::BR9600,
  38:src/main.cpp  ****          .res            = 0
  39:src/main.cpp  ****       };
  40:src/main.cpp  ****       uint8_t  modbus_address = 1;
  41:src/main.cpp  ****    } flash;
  42:src/main.cpp  ****    
  43:src/main.cpp  ****    struct Sense {
  44:src/main.cpp  ****       bool DI1  :1;  // Bit 0
  45:src/main.cpp  ****       bool DI2  :1;  // Bit 1
  46:src/main.cpp  ****       bool DI3  :1;  // Bit 2
  47:src/main.cpp  ****       bool DI4  :1;  // Bit 3 
  48:src/main.cpp  ****       uint16_t  :12; // Bits 15:10 res: Reserved, must be kept cleared
  49:src/main.cpp  ****    };
  50:src/main.cpp  **** 
  51:src/main.cpp  ****    struct Control {
  52:src/main.cpp  ****       bool DO1  :1;  // Bit 0
  53:src/main.cpp  ****       bool DO2  :1;  // Bit 1
  54:src/main.cpp  ****       bool DO3  :1;  // Bit 2
  55:src/main.cpp  ****       bool DO4  :1;  // Bit 3 
  56:src/main.cpp  ****       uint16_t  :12; // Bits 15:8 res: Reserved, must be kept cleared
  57:src/main.cpp  ****    };
  58:src/main.cpp  ****    
  59:src/main.cpp  ****    
  60:src/main.cpp  ****    struct In_regs {
  61:src/main.cpp  ****    
  62:src/main.cpp  ****       UART::Settings uart_set;   // 0
ARM GAS  /tmp/cc03sYHg.s 			page 191


  63:src/main.cpp  ****       uint16_t modbus_address;   // 1
  64:src/main.cpp  ****       uint16_t password;         // 2
  65:src/main.cpp  ****       uint16_t factory_number;   // 3
  66:src/main.cpp  ****       Control   output;          // 4 
  67:src/main.cpp  ****    
  68:src/main.cpp  ****    }__attribute__((packed));
  69:src/main.cpp  **** 
  70:src/main.cpp  **** 
  71:src/main.cpp  ****    struct Out_regs {
  72:src/main.cpp  ****    
  73:src/main.cpp  ****       uint16_t device_code;      // 0
  74:src/main.cpp  ****       uint16_t factory_number;   // 1
  75:src/main.cpp  ****       UART::Settings uart_set;   // 2
  76:src/main.cpp  ****       uint16_t modbus_address;   // 3
  77:src/main.cpp  ****       Sense    input;            // 4
  78:src/main.cpp  ****       uint16_t qty_input;        // 5
  79:src/main.cpp  ****       uint16_t qty_output;       // 6
  80:src/main.cpp  **** 
  81:src/main.cpp  ****    }__attribute__((packed));
  82:src/main.cpp  **** 
  83:src/main.cpp  ****    auto& slave = Modbus_slave<In_regs, Out_regs>::
  84:src/main.cpp  ****       make<mcu::Periph::USART1, TX_slave, RX_slave, RTS_slave>
  85:src/main.cpp  ****          (flash.modbus_address, flash.uart_set);
  86:src/main.cpp  **** 
  87:src/main.cpp  **** 
  88:src/main.cpp  ****    slave.outRegs.device_code        = 101; // test_version
  89:src/main.cpp  ****    slave.outRegs.factory_number     = flash.factory_number;
  90:src/main.cpp  ****    slave.outRegs.uart_set           = flash.uart_set;
  91:src/main.cpp  ****    slave.outRegs.modbus_address     = flash.modbus_address;
  92:src/main.cpp  ****    slave.outRegs.qty_input          = 4;
  93:src/main.cpp  ****    slave.outRegs.qty_output         = 4;
  94:src/main.cpp  **** 
  95:src/main.cpp  ****    while(1){
  96:src/main.cpp  **** 
  97:src/main.cpp  ****       slave ([&](uint16_t registrAddress) {
 7084              		.loc 19 97 0
 7085              		.cfi_startproc
 7086              		@ args = 0, pretend = 0, frame = 8
 7087              		@ frame_needed = 1, uses_anonymous_args = 0
 7088 0000 80B5     		push	{r7, lr}
 7089              	.LCFI382:
 7090              		.cfi_def_cfa_offset 8
 7091              		.cfi_offset 7, -8
 7092              		.cfi_offset 14, -4
 7093 0002 82B0     		sub	sp, sp, #8
 7094              	.LCFI383:
 7095              		.cfi_def_cfa_offset 16
 7096 0004 00AF     		add	r7, sp, #0
 7097              	.LCFI384:
 7098              		.cfi_def_cfa_register 7
 7099 0006 7860     		str	r0, [r7, #4]
 7100 0008 0A00     		movs	r2, r1
 7101 000a BB1C     		adds	r3, r7, #2
 7102 000c 1A80     		strh	r2, [r3]
 7103              	.LBB14:
  98:src/main.cpp  ****             static bool unblock = false;
  99:src/main.cpp  ****          switch (registrAddress) {
ARM GAS  /tmp/cc03sYHg.s 			page 192


 7104              		.loc 19 99 0
 7105 000e BB1C     		adds	r3, r7, #2
 7106 0010 1B88     		ldrh	r3, [r3]
 7107 0012 042B     		cmp	r3, #4
 7108 0014 00D9     		bls	.LCB5294
 7109 0016 7CE0     		b	.L364	@long jump
 7110              	.LCB5294:
 7111 0018 9A00     		lsls	r2, r3, #2
 7112 001a 404B     		ldr	r3, .L365
 7113 001c D318     		adds	r3, r2, r3
 7114 001e 1B68     		ldr	r3, [r3]
 7115 0020 9F46     		mov	pc, r3
 7116              		.section	.rodata._ZZ4mainENKUltE_clEt,"a",%progbits
 7117              		.align	2
 7118              	.L358:
 7119 0000 22000000 		.word	.L357
 7120 0004 44000000 		.word	.L359
 7121 0008 62000000 		.word	.L360
 7122 000c 78000000 		.word	.L361
 7123 0010 A8000000 		.word	.L362
 7124              		.section	.text._ZZ4mainENKUltE_clEt
 7125              	.L357:
 100:src/main.cpp  ****             case ADR(uart_set):
 101:src/main.cpp  ****                flash.uart_set
 102:src/main.cpp  ****                   = slave.outRegs.uart_set
 7126              		.loc 19 102 0
 7127 0022 7B68     		ldr	r3, [r7, #4]
 7128 0024 5A68     		ldr	r2, [r3, #4]
 7129 0026 7B68     		ldr	r3, [r7, #4]
 7130 0028 5B68     		ldr	r3, [r3, #4]
 103:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7131              		.loc 19 103 0
 7132 002a 5020     		movs	r0, #80
 7133 002c 5E21     		movs	r1, #94
 7134 002e 125A     		ldrh	r2, [r2, r0]
 7135 0030 5A52     		strh	r2, [r3, r1]
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7136              		.loc 19 102 0
 7137 0032 7B68     		ldr	r3, [r7, #4]
 7138 0034 5B68     		ldr	r3, [r3, #4]
 7139 0036 5E33     		adds	r3, r3, #94
 7140 0038 1A00     		movs	r2, r3
 101:src/main.cpp  ****                   = slave.outRegs.uart_set
 7141              		.loc 19 101 0
 7142 003a 7B68     		ldr	r3, [r7, #4]
 7143 003c 1B68     		ldr	r3, [r3]
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7144              		.loc 19 102 0
 7145 003e 1288     		ldrh	r2, [r2]
 7146 0040 5A80     		strh	r2, [r3, #2]
 104:src/main.cpp  ****             break;
 7147              		.loc 19 104 0
 7148 0042 66E0     		b	.L356
 7149              	.L359:
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7150              		.loc 19 102 0
 7151 0044 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 193


 7152 0046 5A68     		ldr	r2, [r3, #4]
 7153 0048 7B68     		ldr	r3, [r7, #4]
 7154 004a 5B68     		ldr	r3, [r3, #4]
 105:src/main.cpp  ****             case ADR(modbus_address):
 106:src/main.cpp  ****                flash.modbus_address 
 107:src/main.cpp  ****                   = slave.outRegs.modbus_address
 108:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 7155              		.loc 19 108 0
 7156 004c 5221     		movs	r1, #82
 7157 004e 515A     		ldrh	r1, [r2, r1]
 7158 0050 6022     		movs	r2, #96
 7159 0052 9952     		strh	r1, [r3, r2]
 107:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 7160              		.loc 19 107 0
 7161 0054 6022     		movs	r2, #96
 7162 0056 9A5A     		ldrh	r2, [r3, r2]
 101:src/main.cpp  ****                   = slave.outRegs.uart_set
 7163              		.loc 19 101 0
 7164 0058 7B68     		ldr	r3, [r7, #4]
 7165 005a 1B68     		ldr	r3, [r3]
 107:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 7166              		.loc 19 107 0
 7167 005c D2B2     		uxtb	r2, r2
 7168 005e 1A71     		strb	r2, [r3, #4]
 109:src/main.cpp  ****             break;
 7169              		.loc 19 109 0
 7170 0060 57E0     		b	.L356
 7171              	.L360:
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7172              		.loc 19 102 0
 7173 0062 7B68     		ldr	r3, [r7, #4]
 7174 0064 5B68     		ldr	r3, [r3, #4]
 110:src/main.cpp  ****             case ADR(password):
 111:src/main.cpp  ****                unblock = slave.inRegs.password == 208;
 7175              		.loc 19 111 0
 7176 0066 5422     		movs	r2, #84
 7177 0068 9B5A     		ldrh	r3, [r3, r2]
 7178 006a D03B     		subs	r3, r3, #208
 7179 006c 5A42     		rsbs	r2, r3, #0
 7180 006e 5341     		adcs	r3, r3, r2
 7181 0070 DAB2     		uxtb	r2, r3
 7182 0072 2B4B     		ldr	r3, .L365+4
 7183 0074 1A70     		strb	r2, [r3]
 112:src/main.cpp  ****             break;
 7184              		.loc 19 112 0
 7185 0076 4CE0     		b	.L356
 7186              	.L361:
 113:src/main.cpp  ****             case ADR(factory_number):
 114:src/main.cpp  ****                if (unblock) {
 7187              		.loc 19 114 0
 7188 0078 294B     		ldr	r3, .L365+4
 7189 007a 1B78     		ldrb	r3, [r3]
 7190 007c 002B     		cmp	r3, #0
 7191 007e 0FD0     		beq	.L363
 115:src/main.cpp  ****                   unblock = false;
 7192              		.loc 19 115 0
 7193 0080 274B     		ldr	r3, .L365+4
ARM GAS  /tmp/cc03sYHg.s 			page 194


 7194 0082 0022     		movs	r2, #0
 7195 0084 1A70     		strb	r2, [r3]
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7196              		.loc 19 102 0
 7197 0086 7B68     		ldr	r3, [r7, #4]
 7198 0088 5A68     		ldr	r2, [r3, #4]
 7199 008a 7B68     		ldr	r3, [r7, #4]
 7200 008c 5B68     		ldr	r3, [r3, #4]
 116:src/main.cpp  ****                   flash.factory_number 
 117:src/main.cpp  ****                      = slave.outRegs.factory_number
 118:src/main.cpp  ****                      = slave.inRegs.factory_number;
 7201              		.loc 19 118 0
 7202 008e 5621     		movs	r1, #86
 7203 0090 515A     		ldrh	r1, [r2, r1]
 7204 0092 5C22     		movs	r2, #92
 7205 0094 9952     		strh	r1, [r3, r2]
 101:src/main.cpp  ****                   = slave.outRegs.uart_set
 7206              		.loc 19 101 0
 7207 0096 7A68     		ldr	r2, [r7, #4]
 7208 0098 1268     		ldr	r2, [r2]
 117:src/main.cpp  ****                      = slave.inRegs.factory_number;
 7209              		.loc 19 117 0
 7210 009a 5C21     		movs	r1, #92
 7211 009c 5B5A     		ldrh	r3, [r3, r1]
 7212 009e 1380     		strh	r3, [r2]
 7213              	.L363:
 119:src/main.cpp  ****                }
 120:src/main.cpp  ****                unblock = true;
 7214              		.loc 19 120 0
 7215 00a0 1F4B     		ldr	r3, .L365+4
 7216 00a2 0122     		movs	r2, #1
 7217 00a4 1A70     		strb	r2, [r3]
 121:src/main.cpp  ****             break;
 7218              		.loc 19 121 0
 7219 00a6 34E0     		b	.L356
 7220              	.L362:
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7221              		.loc 19 102 0
 7222 00a8 7B68     		ldr	r3, [r7, #4]
 7223 00aa 5B68     		ldr	r3, [r3, #4]
 122:src/main.cpp  ****             case ADR(output):
 123:src/main.cpp  ****                do1 = slave.inRegs.output.DO1;
 7224              		.loc 19 123 0
 7225 00ac 5822     		movs	r2, #88
 7226 00ae 9B5C     		ldrb	r3, [r3, r2]
 7227 00b0 DB07     		lsls	r3, r3, #31
 7228 00b2 DB0F     		lsrs	r3, r3, #31
 7229 00b4 DAB2     		uxtb	r2, r3
 7230 00b6 7B68     		ldr	r3, [r7, #4]
 7231 00b8 9B68     		ldr	r3, [r3, #8]
 7232 00ba 1100     		movs	r1, r2
 7233 00bc 1800     		movs	r0, r3
 7234 00be FFF7FEFF 		bl	_ZN3PinaSEb
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7235              		.loc 19 102 0
 7236 00c2 7B68     		ldr	r3, [r7, #4]
 7237 00c4 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 195


 124:src/main.cpp  ****                do2 = slave.inRegs.output.DO2;
 7238              		.loc 19 124 0
 7239 00c6 5822     		movs	r2, #88
 7240 00c8 9B5C     		ldrb	r3, [r3, r2]
 7241 00ca 9B07     		lsls	r3, r3, #30
 7242 00cc DB0F     		lsrs	r3, r3, #31
 7243 00ce DAB2     		uxtb	r2, r3
 7244 00d0 7B68     		ldr	r3, [r7, #4]
 7245 00d2 DB68     		ldr	r3, [r3, #12]
 7246 00d4 1100     		movs	r1, r2
 7247 00d6 1800     		movs	r0, r3
 7248 00d8 FFF7FEFF 		bl	_ZN3PinaSEb
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7249              		.loc 19 102 0
 7250 00dc 7B68     		ldr	r3, [r7, #4]
 7251 00de 5B68     		ldr	r3, [r3, #4]
 125:src/main.cpp  ****                do3 = slave.inRegs.output.DO3;
 7252              		.loc 19 125 0
 7253 00e0 5822     		movs	r2, #88
 7254 00e2 9B5C     		ldrb	r3, [r3, r2]
 7255 00e4 5B07     		lsls	r3, r3, #29
 7256 00e6 DB0F     		lsrs	r3, r3, #31
 7257 00e8 DAB2     		uxtb	r2, r3
 7258 00ea 7B68     		ldr	r3, [r7, #4]
 7259 00ec 1B69     		ldr	r3, [r3, #16]
 7260 00ee 1100     		movs	r1, r2
 7261 00f0 1800     		movs	r0, r3
 7262 00f2 FFF7FEFF 		bl	_ZN3PinaSEb
 102:src/main.cpp  ****                   = slave.inRegs.uart_set;
 7263              		.loc 19 102 0
 7264 00f6 7B68     		ldr	r3, [r7, #4]
 7265 00f8 5B68     		ldr	r3, [r3, #4]
 126:src/main.cpp  ****                do4 = slave.inRegs.output.DO4;
 7266              		.loc 19 126 0
 7267 00fa 5822     		movs	r2, #88
 7268 00fc 9B5C     		ldrb	r3, [r3, r2]
 7269 00fe 1B07     		lsls	r3, r3, #28
 7270 0100 DB0F     		lsrs	r3, r3, #31
 7271 0102 DAB2     		uxtb	r2, r3
 7272 0104 7B68     		ldr	r3, [r7, #4]
 7273 0106 5B69     		ldr	r3, [r3, #20]
 7274 0108 1100     		movs	r1, r2
 7275 010a 1800     		movs	r0, r3
 7276 010c FFF7FEFF 		bl	_ZN3PinaSEb
 127:src/main.cpp  ****             break;
 7277              		.loc 19 127 0
 7278 0110 C046     		nop
 7279              	.L356:
 7280              	.L364:
 7281              	.LBE14:
 128:src/main.cpp  ****          }
 129:src/main.cpp  **** 
 130:src/main.cpp  ****       });
 7282              		.loc 19 130 0
 7283 0112 C046     		nop
 7284 0114 BD46     		mov	sp, r7
 7285 0116 02B0     		add	sp, sp, #8
ARM GAS  /tmp/cc03sYHg.s 			page 196


 7286              		@ sp needed
 7287 0118 80BD     		pop	{r7, pc}
 7288              	.L366:
 7289 011a C046     		.align	2
 7290              	.L365:
 7291 011c 00000000 		.word	.L358
 7292 0120 00000000 		.word	_ZZZ4mainENKUltE_clEtE7unblock
 7293              		.cfi_endproc
 7294              	.LFE3717:
 7296              		.section	.text.main,"ax",%progbits
 7297              		.align	1
 7298              		.global	main
 7299              		.syntax unified
 7300              		.code	16
 7301              		.thumb_func
 7302              		.fpu softvfp
 7304              	main:
 7305              	.LFB3677:
  24:src/main.cpp  ****    auto[do1,do2,do3,do4]
 7306              		.loc 19 24 0
 7307              		.cfi_startproc
 7308              		@ args = 0, pretend = 0, frame = 104
 7309              		@ frame_needed = 1, uses_anonymous_args = 0
 7310 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 7311              	.LCFI385:
 7312              		.cfi_def_cfa_offset 20
 7313              		.cfi_offset 4, -20
 7314              		.cfi_offset 5, -16
 7315              		.cfi_offset 6, -12
 7316              		.cfi_offset 7, -8
 7317              		.cfi_offset 14, -4
 7318 0002 9FB0     		sub	sp, sp, #124
 7319              	.LCFI386:
 7320              		.cfi_def_cfa_offset 144
 7321 0004 04AF     		add	r7, sp, #16
 7322              	.LCFI387:
 7323              		.cfi_def_cfa 7, 128
  26:src/main.cpp  ****    auto[di1,di2,di3,di4] 
 7324              		.loc 19 26 0
 7325 0006 1C24     		movs	r4, #28
 7326 0008 3B19     		adds	r3, r7, r4
 7327 000a 1800     		movs	r0, r3
 7328 000c FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EE
 7329 0010 3B19     		adds	r3, r7, r4
 7330 0012 1800     		movs	r0, r3
 7331 0014 FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7332 0018 0300     		movs	r3, r0
 7333 001a 7B66     		str	r3, [r7, #100]
 7334 001c 3B19     		adds	r3, r7, r4
 7335 001e 1800     		movs	r0, r3
 7336 0020 FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7337 0024 0300     		movs	r3, r0
 7338 0026 3B66     		str	r3, [r7, #96]
 7339 0028 3B19     		adds	r3, r7, r4
 7340 002a 1800     		movs	r0, r3
 7341 002c FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7342 0030 0300     		movs	r3, r0
ARM GAS  /tmp/cc03sYHg.s 			page 197


 7343 0032 FB65     		str	r3, [r7, #92]
 7344 0034 3B19     		adds	r3, r7, r4
 7345 0036 1800     		movs	r0, r3
 7346 0038 FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7347 003c 0300     		movs	r3, r0
 7348 003e BB65     		str	r3, [r7, #88]
  28:src/main.cpp  ****    
 7349              		.loc 19 28 0
 7350 0040 0C24     		movs	r4, #12
 7351 0042 3B19     		adds	r3, r7, r4
 7352 0044 1800     		movs	r0, r3
 7353 0046 FFF7FEFF 		bl	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15E
 7354 004a 3B19     		adds	r3, r7, r4
 7355 004c 1800     		movs	r0, r3
 7356 004e FFF7FEFF 		bl	_ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7357 0052 0300     		movs	r3, r0
 7358 0054 7B65     		str	r3, [r7, #84]
 7359 0056 3B19     		adds	r3, r7, r4
 7360 0058 1800     		movs	r0, r3
 7361 005a FFF7FEFF 		bl	_ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7362 005e 0300     		movs	r3, r0
 7363 0060 3B65     		str	r3, [r7, #80]
 7364 0062 3B19     		adds	r3, r7, r4
 7365 0064 1800     		movs	r0, r3
 7366 0066 FFF7FEFF 		bl	_ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7367 006a 0300     		movs	r3, r0
 7368 006c FB64     		str	r3, [r7, #76]
 7369 006e 3B19     		adds	r3, r7, r4
 7370 0070 1800     		movs	r0, r3
 7371 0072 FFF7FEFF 		bl	_ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
 7372 0076 0300     		movs	r3, r0
 7373 0078 BB64     		str	r3, [r7, #72]
  41:src/main.cpp  ****    
 7374              		.loc 19 41 0
 7375 007a 3B1D     		adds	r3, r7, #4
 7376 007c 1800     		movs	r0, r3
 7377 007e 0623     		movs	r3, #6
 7378 0080 1A00     		movs	r2, r3
 7379 0082 0021     		movs	r1, #0
 7380 0084 FFF7FEFF 		bl	memset
 7381 0088 3B1D     		adds	r3, r7, #4
 7382 008a 0122     		movs	r2, #1
 7383 008c 1A71     		strb	r2, [r3, #4]
  85:src/main.cpp  **** 
 7384              		.loc 19 85 0
 7385 008e 3B1D     		adds	r3, r7, #4
 7386 0090 1A79     		ldrb	r2, [r3, #4]
 7387 0092 3B1D     		adds	r3, r7, #4
 7388 0094 5B88     		ldrh	r3, [r3, #2]
 7389 0096 191C     		adds	r1, r3, #0
 7390 0098 1000     		movs	r0, r2
 7391 009a FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEEN
 7392 009e 0300     		movs	r3, r0
 7393 00a0 7B64     		str	r3, [r7, #68]
  88:src/main.cpp  ****    slave.outRegs.factory_number     = flash.factory_number;
 7394              		.loc 19 88 0
 7395 00a2 7B6C     		ldr	r3, [r7, #68]
ARM GAS  /tmp/cc03sYHg.s 			page 198


 7396 00a4 5A22     		movs	r2, #90
 7397 00a6 6521     		movs	r1, #101
 7398 00a8 9952     		strh	r1, [r3, r2]
  89:src/main.cpp  ****    slave.outRegs.uart_set           = flash.uart_set;
 7399              		.loc 19 89 0
 7400 00aa 3B1D     		adds	r3, r7, #4
 7401 00ac 1988     		ldrh	r1, [r3]
 7402 00ae 7B6C     		ldr	r3, [r7, #68]
 7403 00b0 5C22     		movs	r2, #92
 7404 00b2 9952     		strh	r1, [r3, r2]
  90:src/main.cpp  ****    slave.outRegs.modbus_address     = flash.modbus_address;
 7405              		.loc 19 90 0
 7406 00b4 7B6C     		ldr	r3, [r7, #68]
 7407 00b6 3A1D     		adds	r2, r7, #4
 7408 00b8 5E21     		movs	r1, #94
 7409 00ba 5288     		ldrh	r2, [r2, #2]
 7410 00bc 5A52     		strh	r2, [r3, r1]
  91:src/main.cpp  ****    slave.outRegs.qty_input          = 4;
 7411              		.loc 19 91 0
 7412 00be 3B1D     		adds	r3, r7, #4
 7413 00c0 1B79     		ldrb	r3, [r3, #4]
 7414 00c2 99B2     		uxth	r1, r3
 7415 00c4 7B6C     		ldr	r3, [r7, #68]
 7416 00c6 6022     		movs	r2, #96
 7417 00c8 9952     		strh	r1, [r3, r2]
  92:src/main.cpp  ****    slave.outRegs.qty_output         = 4;
 7418              		.loc 19 92 0
 7419 00ca 7B6C     		ldr	r3, [r7, #68]
 7420 00cc 6422     		movs	r2, #100
 7421 00ce 0421     		movs	r1, #4
 7422 00d0 9952     		strh	r1, [r3, r2]
  93:src/main.cpp  **** 
 7423              		.loc 19 93 0
 7424 00d2 7B6C     		ldr	r3, [r7, #68]
 7425 00d4 6622     		movs	r2, #102
 7426 00d6 0421     		movs	r1, #4
 7427 00d8 9952     		strh	r1, [r3, r2]
 7428              	.L368:
 7429              	.LBB15:
  97:src/main.cpp  ****             static bool unblock = false;
 7430              		.loc 19 97 0 discriminator 1
 7431 00da 2C21     		movs	r1, #44
 7432 00dc 7B18     		adds	r3, r7, r1
 7433 00de 3A1D     		adds	r2, r7, #4
 7434 00e0 1A60     		str	r2, [r3]
 7435 00e2 7B18     		adds	r3, r7, r1
 7436 00e4 7A6C     		ldr	r2, [r7, #68]
 7437 00e6 5A60     		str	r2, [r3, #4]
 7438 00e8 7B18     		adds	r3, r7, r1
 7439 00ea 7A6E     		ldr	r2, [r7, #100]
 7440 00ec 9A60     		str	r2, [r3, #8]
 7441 00ee 7B18     		adds	r3, r7, r1
 7442 00f0 3A6E     		ldr	r2, [r7, #96]
 7443 00f2 DA60     		str	r2, [r3, #12]
 7444 00f4 7B18     		adds	r3, r7, r1
 7445 00f6 FA6D     		ldr	r2, [r7, #92]
 7446 00f8 1A61     		str	r2, [r3, #16]
ARM GAS  /tmp/cc03sYHg.s 			page 199


 7447 00fa 7B18     		adds	r3, r7, r1
 7448 00fc BA6D     		ldr	r2, [r7, #88]
 7449 00fe 5A61     		str	r2, [r3, #20]
 7450 0100 7B18     		adds	r3, r7, r1
 7451 0102 786C     		ldr	r0, [r7, #68]
 7452 0104 6A46     		mov	r2, sp
 7453 0106 1100     		movs	r1, r2
 7454 0108 1A00     		movs	r2, r3
 7455 010a 0C32     		adds	r2, r2, #12
 7456 010c 70CA     		ldmia	r2!, {r4, r5, r6}
 7457 010e 70C1     		stmia	r1!, {r4, r5, r6}
 7458 0110 1968     		ldr	r1, [r3]
 7459 0112 5A68     		ldr	r2, [r3, #4]
 7460 0114 9B68     		ldr	r3, [r3, #8]
 7461 0116 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_
 131:src/main.cpp  **** 
 132:src/main.cpp  ****       slave.outRegs.input.DI1 = di1;
 7462              		.loc 19 132 0 discriminator 1
 7463 011a 7B6D     		ldr	r3, [r7, #84]
 7464 011c 1800     		movs	r0, r3
 7465 011e FFF7FEFF 		bl	_ZN3PincvbEv
 7466 0122 0300     		movs	r3, r0
 7467 0124 1800     		movs	r0, r3
 7468 0126 7B6C     		ldr	r3, [r7, #68]
 7469 0128 6222     		movs	r2, #98
 7470 012a 0121     		movs	r1, #1
 7471 012c 0840     		ands	r0, r1
 7472 012e 0400     		movs	r4, r0
 7473 0130 995C     		ldrb	r1, [r3, r2]
 7474 0132 0120     		movs	r0, #1
 7475 0134 8143     		bics	r1, r0
 7476 0136 081C     		adds	r0, r1, #0
 7477 0138 211C     		adds	r1, r4, #0
 7478 013a 0143     		orrs	r1, r0
 7479 013c 9954     		strb	r1, [r3, r2]
 133:src/main.cpp  ****       slave.outRegs.input.DI2 = di2;
 7480              		.loc 19 133 0 discriminator 1
 7481 013e 3B6D     		ldr	r3, [r7, #80]
 7482 0140 1800     		movs	r0, r3
 7483 0142 FFF7FEFF 		bl	_ZN3PincvbEv
 7484 0146 0300     		movs	r3, r0
 7485 0148 1800     		movs	r0, r3
 7486 014a 7B6C     		ldr	r3, [r7, #68]
 7487 014c 6222     		movs	r2, #98
 7488 014e 0121     		movs	r1, #1
 7489 0150 0140     		ands	r1, r0
 7490 0152 4C18     		adds	r4, r1, r1
 7491 0154 995C     		ldrb	r1, [r3, r2]
 7492 0156 0220     		movs	r0, #2
 7493 0158 8143     		bics	r1, r0
 7494 015a 081C     		adds	r0, r1, #0
 7495 015c 211C     		adds	r1, r4, #0
 7496 015e 0143     		orrs	r1, r0
 7497 0160 9954     		strb	r1, [r3, r2]
 134:src/main.cpp  ****       slave.outRegs.input.DI3 = di3;
 7498              		.loc 19 134 0 discriminator 1
 7499 0162 FB6C     		ldr	r3, [r7, #76]
ARM GAS  /tmp/cc03sYHg.s 			page 200


 7500 0164 1800     		movs	r0, r3
 7501 0166 FFF7FEFF 		bl	_ZN3PincvbEv
 7502 016a 0300     		movs	r3, r0
 7503 016c 1800     		movs	r0, r3
 7504 016e 7B6C     		ldr	r3, [r7, #68]
 7505 0170 6222     		movs	r2, #98
 7506 0172 0121     		movs	r1, #1
 7507 0174 0140     		ands	r1, r0
 7508 0176 8C00     		lsls	r4, r1, #2
 7509 0178 995C     		ldrb	r1, [r3, r2]
 7510 017a 0420     		movs	r0, #4
 7511 017c 8143     		bics	r1, r0
 7512 017e 081C     		adds	r0, r1, #0
 7513 0180 211C     		adds	r1, r4, #0
 7514 0182 0143     		orrs	r1, r0
 7515 0184 9954     		strb	r1, [r3, r2]
 135:src/main.cpp  ****       slave.outRegs.input.DI4 = di4;
 7516              		.loc 19 135 0 discriminator 1
 7517 0186 BB6C     		ldr	r3, [r7, #72]
 7518 0188 1800     		movs	r0, r3
 7519 018a FFF7FEFF 		bl	_ZN3PincvbEv
 7520 018e 0300     		movs	r3, r0
 7521 0190 1800     		movs	r0, r3
 7522 0192 7B6C     		ldr	r3, [r7, #68]
 7523 0194 6222     		movs	r2, #98
 7524 0196 0121     		movs	r1, #1
 7525 0198 0140     		ands	r1, r0
 7526 019a CC00     		lsls	r4, r1, #3
 7527 019c 995C     		ldrb	r1, [r3, r2]
 7528 019e 0820     		movs	r0, #8
 7529 01a0 8143     		bics	r1, r0
 7530 01a2 081C     		adds	r0, r1, #0
 7531 01a4 211C     		adds	r1, r4, #0
 7532 01a6 0143     		orrs	r1, r0
 7533 01a8 9954     		strb	r1, [r3, r2]
 7534              	.LBB16:
 7535              	.LBB17:
 7536              		.file 25 "mculib3/STM32F0_files/CMSIS/cmsis_gcc.h"
   1:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**************************************************************************//**
   2:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @version  V4.30
   5:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @date     20. October 2015
   6:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  ******************************************************************************/
   7:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
   9:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    All rights reserved.
  10:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      specific prior written permission.
ARM GAS  /tmp/cc03sYHg.s 			page 201


  20:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    *
  21:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  34:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  35:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  38:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
  45:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  46:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  47:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
  51:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  52:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  53:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  54:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  58:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  60:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  62:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  63:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  64:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  65:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  69:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  71:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  73:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  74:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  75:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  76:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Control Register
ARM GAS  /tmp/cc03sYHg.s 			page 202


  77:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Control Register value
  79:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  80:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  82:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
  83:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  84:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
  86:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  87:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  88:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  89:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  90:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Control Register
  91:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  94:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  96:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  98:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  99:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 100:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 101:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               IPSR Register value
 104:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 105:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 107:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 108:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 109:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 111:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 112:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 113:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 114:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 115:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get APSR Register
 116:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               APSR Register value
 118:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 119:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 121:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 122:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 123:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 125:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 126:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 127:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 128:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 129:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 132:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \return               xPSR Register value
 133:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc03sYHg.s 			page 203


 134:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 136:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 137:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 138:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 140:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 141:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 142:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 143:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 144:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               PSP Register value
 147:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 148:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 150:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 151:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 152:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 154:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 155:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 156:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 157:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 158:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 162:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 164:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 166:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 167:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 168:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 169:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               MSP Register value
 172:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 173:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 175:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 176:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 177:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 179:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 180:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 181:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 182:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 183:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 186:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 188:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 190:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
ARM GAS  /tmp/cc03sYHg.s 			page 204


 191:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 192:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 193:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 194:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 195:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Priority Mask value
 198:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 199:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 201:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 202:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 203:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 205:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 206:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 207:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 208:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 209:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 213:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 215:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 217:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 218:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 219:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 221:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 222:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable FIQ
 223:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 226:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 228:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 230:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 231:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 232:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 233:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable FIQ
 234:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 237:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 239:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 241:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 242:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 243:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 244:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Base Priority
 245:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Base Priority register value
 247:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc03sYHg.s 			page 205


 248:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 250:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 251:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 252:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 254:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 255:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 256:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 257:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 258:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority
 259:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 262:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 264:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 266:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 267:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 268:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 269:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 274:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 276:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 278:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 279:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 280:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 281:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Fault Mask register value
 284:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 285:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 287:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 288:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 289:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 291:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 292:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 293:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 294:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 295:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 299:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 301:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 303:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 304:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
ARM GAS  /tmp/cc03sYHg.s 			page 206


 305:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 306:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 307:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 309:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 310:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get FPSCR
 311:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 314:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 316:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 318:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 319:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 321:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 323:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 324:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 325:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    return(0);
 326:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 327:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 328:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 329:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 330:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 331:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set FPSCR
 332:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 335:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 337:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 340:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 342:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 343:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 344:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 345:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 347:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 348:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 349:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 351:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 352:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Access to dedicated instructions
 355:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
 356:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** */
 357:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 358:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
ARM GAS  /tmp/cc03sYHg.s 			page 207


 362:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 365:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 368:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 369:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 370:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   No Operation
 371:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 373:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 375:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 377:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 378:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 379:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 380:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 383:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 385:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfi");
 7537              		.loc 25 385 0 discriminator 1
 7538              		.syntax divided
 7539              	@ 385 "mculib3/STM32F0_files/CMSIS/cmsis_gcc.h" 1
 7540 01aa 30BF     		wfi
 7541              	@ 0 "" 2
 7542              		.thumb
 7543              		.syntax unified
 7544              	.LBE17:
 7545              	.LBE16:
 7546              	.LBE15:
 136:src/main.cpp  **** 
 137:src/main.cpp  ****       __WFI();
 138:src/main.cpp  **** 
 139:src/main.cpp  ****    } //while
 7547              		.loc 19 139 0 discriminator 1
 7548 01ac 95E7     		b	.L368
 7549              		.cfi_endproc
 7550              	.LFE3677:
 7552              		.section	.text._ZN4ListI10SubscriberE9push_backERS0_,"axG",%progbits,_ZN4ListI10SubscriberE9push_b
 7553              		.align	1
 7554              		.weak	_ZN4ListI10SubscriberE9push_backERS0_
 7555              		.syntax unified
 7556              		.code	16
 7557              		.thumb_func
 7558              		.fpu softvfp
 7560              	_ZN4ListI10SubscriberE9push_backERS0_:
 7561              	.LFB3976:
  13:mculib3/src/list.h **** {
  14:mculib3/src/list.h ****    T* first {nullptr};
  15:mculib3/src/list.h ****    T* last  {nullptr};
  16:mculib3/src/list.h **** public:
  17:mculib3/src/list.h ****    class Iterator
  18:mculib3/src/list.h ****    {
ARM GAS  /tmp/cc03sYHg.s 			page 208


  19:mculib3/src/list.h ****       T* p {nullptr};
  20:mculib3/src/list.h ****    public:
  21:mculib3/src/list.h ****       using iterator_category = std::input_iterator_tag;
  22:mculib3/src/list.h ****       using value_type        = T;
  23:mculib3/src/list.h ****       using difference_type   = T;
  24:mculib3/src/list.h ****       using pointer           = const T*;
  25:mculib3/src/list.h ****       using reference         = T;
  26:mculib3/src/list.h ****       Iterator (T*);
  27:mculib3/src/list.h ****       Iterator() = default;
  28:mculib3/src/list.h ****       operator T*() { return p; }
  29:mculib3/src/list.h ****       T&        operator*  () const;
  30:mculib3/src/list.h ****       T*        operator-> () const { return p; }
  31:mculib3/src/list.h ****       bool      operator!= (const Iterator&) const;
  32:mculib3/src/list.h ****       Iterator& operator++ ();
  33:mculib3/src/list.h ****    };
  34:mculib3/src/list.h **** 
  35:mculib3/src/list.h ****    void clear_subscribe(){first = nullptr; last = nullptr;}
  36:mculib3/src/list.h ****    void push_back  (T&);
  37:mculib3/src/list.h ****    void push_front (T&);
  38:mculib3/src/list.h ****    void remove     (T&);
  39:mculib3/src/list.h ****    void insert  (Iterator, T&);
  40:mculib3/src/list.h ****    void clear();
  41:mculib3/src/list.h ****    Iterator begin();
  42:mculib3/src/list.h ****    Iterator end();
  43:mculib3/src/list.h **** };
  44:mculib3/src/list.h **** 
  45:mculib3/src/list.h **** 
  46:mculib3/src/list.h **** 
  47:mculib3/src/list.h **** 
  48:mculib3/src/list.h **** 
  49:mculib3/src/list.h **** 
  50:mculib3/src/list.h **** template<class T>
  51:mculib3/src/list.h **** void List<T>::push_back (T& v)
 7562              		.loc 9 51 0
 7563              		.cfi_startproc
 7564              		@ args = 0, pretend = 0, frame = 8
 7565              		@ frame_needed = 1, uses_anonymous_args = 0
 7566 0000 80B5     		push	{r7, lr}
 7567              	.LCFI388:
 7568              		.cfi_def_cfa_offset 8
 7569              		.cfi_offset 7, -8
 7570              		.cfi_offset 14, -4
 7571 0002 82B0     		sub	sp, sp, #8
 7572              	.LCFI389:
 7573              		.cfi_def_cfa_offset 16
 7574 0004 00AF     		add	r7, sp, #0
 7575              	.LCFI390:
 7576              		.cfi_def_cfa_register 7
 7577 0006 7860     		str	r0, [r7, #4]
 7578 0008 3960     		str	r1, [r7]
  52:mculib3/src/list.h **** {
  53:mculib3/src/list.h ****    v.prev = last;
 7579              		.loc 9 53 0
 7580 000a 7B68     		ldr	r3, [r7, #4]
 7581 000c 5A68     		ldr	r2, [r3, #4]
 7582 000e 3B68     		ldr	r3, [r7]
 7583 0010 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 209


  54:mculib3/src/list.h ****    if (last)
 7584              		.loc 9 54 0
 7585 0012 7B68     		ldr	r3, [r7, #4]
 7586 0014 5B68     		ldr	r3, [r3, #4]
 7587 0016 002B     		cmp	r3, #0
 7588 0018 03D0     		beq	.L370
  55:mculib3/src/list.h ****       last->next = &v;
 7589              		.loc 9 55 0
 7590 001a 7B68     		ldr	r3, [r7, #4]
 7591 001c 5B68     		ldr	r3, [r3, #4]
 7592 001e 3A68     		ldr	r2, [r7]
 7593 0020 9A60     		str	r2, [r3, #8]
 7594              	.L370:
  56:mculib3/src/list.h ****    last = &v;
 7595              		.loc 9 56 0
 7596 0022 7B68     		ldr	r3, [r7, #4]
 7597 0024 3A68     		ldr	r2, [r7]
 7598 0026 5A60     		str	r2, [r3, #4]
  57:mculib3/src/list.h ****    if (not first)
 7599              		.loc 9 57 0
 7600 0028 7B68     		ldr	r3, [r7, #4]
 7601 002a 1B68     		ldr	r3, [r3]
 7602 002c 002B     		cmp	r3, #0
 7603 002e 02D1     		bne	.L372
  58:mculib3/src/list.h ****       first = &v;
 7604              		.loc 9 58 0
 7605 0030 7B68     		ldr	r3, [r7, #4]
 7606 0032 3A68     		ldr	r2, [r7]
 7607 0034 1A60     		str	r2, [r3]
 7608              	.L372:
  59:mculib3/src/list.h **** }
 7609              		.loc 9 59 0
 7610 0036 C046     		nop
 7611 0038 BD46     		mov	sp, r7
 7612 003a 02B0     		add	sp, sp, #8
 7613              		@ sp needed
 7614 003c 80BD     		pop	{r7, pc}
 7615              		.cfi_endproc
 7616              	.LFE3976:
 7618              		.section	.text._ZN4ListI10SubscriberE6removeERS0_,"axG",%progbits,_ZN4ListI10SubscriberE6removeERS
 7619              		.align	1
 7620              		.weak	_ZN4ListI10SubscriberE6removeERS0_
 7621              		.syntax unified
 7622              		.code	16
 7623              		.thumb_func
 7624              		.fpu softvfp
 7626              	_ZN4ListI10SubscriberE6removeERS0_:
 7627              	.LFB3977:
  60:mculib3/src/list.h **** 
  61:mculib3/src/list.h **** 
  62:mculib3/src/list.h **** template<class T>
  63:mculib3/src/list.h **** void List<T>::push_front (T& v)
  64:mculib3/src/list.h **** {
  65:mculib3/src/list.h ****    v.next = first;
  66:mculib3/src/list.h ****    if (first)
  67:mculib3/src/list.h ****       first->prev = &v;
  68:mculib3/src/list.h ****    first = &v;
ARM GAS  /tmp/cc03sYHg.s 			page 210


  69:mculib3/src/list.h ****    if (not last)
  70:mculib3/src/list.h ****       last = &v;
  71:mculib3/src/list.h **** }
  72:mculib3/src/list.h **** 
  73:mculib3/src/list.h **** 
  74:mculib3/src/list.h **** template<class T>
  75:mculib3/src/list.h **** void List<T>::remove (T& v)
 7628              		.loc 9 75 0
 7629              		.cfi_startproc
 7630              		@ args = 0, pretend = 0, frame = 8
 7631              		@ frame_needed = 1, uses_anonymous_args = 0
 7632 0000 80B5     		push	{r7, lr}
 7633              	.LCFI391:
 7634              		.cfi_def_cfa_offset 8
 7635              		.cfi_offset 7, -8
 7636              		.cfi_offset 14, -4
 7637 0002 82B0     		sub	sp, sp, #8
 7638              	.LCFI392:
 7639              		.cfi_def_cfa_offset 16
 7640 0004 00AF     		add	r7, sp, #0
 7641              	.LCFI393:
 7642              		.cfi_def_cfa_register 7
 7643 0006 7860     		str	r0, [r7, #4]
 7644 0008 3960     		str	r1, [r7]
  76:mculib3/src/list.h **** {
  77:mculib3/src/list.h ****    if (v.prev and v.next) {         //   
 7645              		.loc 9 77 0
 7646 000a 3B68     		ldr	r3, [r7]
 7647 000c 5B68     		ldr	r3, [r3, #4]
 7648 000e 002B     		cmp	r3, #0
 7649 0010 0ED0     		beq	.L374
 7650              		.loc 9 77 0 is_stmt 0 discriminator 1
 7651 0012 3B68     		ldr	r3, [r7]
 7652 0014 9B68     		ldr	r3, [r3, #8]
 7653 0016 002B     		cmp	r3, #0
 7654 0018 0AD0     		beq	.L374
  78:mculib3/src/list.h ****       v.prev->next = v.next;
 7655              		.loc 9 78 0 is_stmt 1
 7656 001a 3B68     		ldr	r3, [r7]
 7657 001c 5B68     		ldr	r3, [r3, #4]
 7658 001e 3A68     		ldr	r2, [r7]
 7659 0020 9268     		ldr	r2, [r2, #8]
 7660 0022 9A60     		str	r2, [r3, #8]
  79:mculib3/src/list.h ****       v.next->prev = v.prev;
 7661              		.loc 9 79 0
 7662 0024 3B68     		ldr	r3, [r7]
 7663 0026 9B68     		ldr	r3, [r3, #8]
 7664 0028 3A68     		ldr	r2, [r7]
 7665 002a 5268     		ldr	r2, [r2, #4]
 7666 002c 5A60     		str	r2, [r3, #4]
 7667 002e 2DE0     		b	.L375
 7668              	.L374:
  80:mculib3/src/list.h ****    } else if (v.next) {             //  
 7669              		.loc 9 80 0
 7670 0030 3B68     		ldr	r3, [r7]
 7671 0032 9B68     		ldr	r3, [r3, #8]
 7672 0034 002B     		cmp	r3, #0
ARM GAS  /tmp/cc03sYHg.s 			page 211


 7673 0036 0FD0     		beq	.L376
  81:mculib3/src/list.h ****       first = v.next;
 7674              		.loc 9 81 0
 7675 0038 3B68     		ldr	r3, [r7]
 7676 003a 9A68     		ldr	r2, [r3, #8]
 7677 003c 7B68     		ldr	r3, [r7, #4]
 7678 003e 1A60     		str	r2, [r3]
  82:mculib3/src/list.h ****       first->prev = nullptr;
 7679              		.loc 9 82 0
 7680 0040 7B68     		ldr	r3, [r7, #4]
 7681 0042 1B68     		ldr	r3, [r3]
 7682 0044 0022     		movs	r2, #0
 7683 0046 5A60     		str	r2, [r3, #4]
  83:mculib3/src/list.h ****       if (not first) last = nullptr;
 7684              		.loc 9 83 0
 7685 0048 7B68     		ldr	r3, [r7, #4]
 7686 004a 1B68     		ldr	r3, [r3]
 7687 004c 002B     		cmp	r3, #0
 7688 004e 1DD1     		bne	.L375
 7689              		.loc 9 83 0 is_stmt 0 discriminator 1
 7690 0050 7B68     		ldr	r3, [r7, #4]
 7691 0052 0022     		movs	r2, #0
 7692 0054 5A60     		str	r2, [r3, #4]
 7693 0056 19E0     		b	.L375
 7694              	.L376:
  84:mculib3/src/list.h ****    } else if (v.prev) {             //  
 7695              		.loc 9 84 0 is_stmt 1
 7696 0058 3B68     		ldr	r3, [r7]
 7697 005a 5B68     		ldr	r3, [r3, #4]
 7698 005c 002B     		cmp	r3, #0
 7699 005e 0FD0     		beq	.L377
  85:mculib3/src/list.h ****       last = v.prev;
 7700              		.loc 9 85 0
 7701 0060 3B68     		ldr	r3, [r7]
 7702 0062 5A68     		ldr	r2, [r3, #4]
 7703 0064 7B68     		ldr	r3, [r7, #4]
 7704 0066 5A60     		str	r2, [r3, #4]
  86:mculib3/src/list.h ****       last->next = nullptr;
 7705              		.loc 9 86 0
 7706 0068 7B68     		ldr	r3, [r7, #4]
 7707 006a 5B68     		ldr	r3, [r3, #4]
 7708 006c 0022     		movs	r2, #0
 7709 006e 9A60     		str	r2, [r3, #8]
  87:mculib3/src/list.h ****       if (not last) first = nullptr;
 7710              		.loc 9 87 0
 7711 0070 7B68     		ldr	r3, [r7, #4]
 7712 0072 5B68     		ldr	r3, [r3, #4]
 7713 0074 002B     		cmp	r3, #0
 7714 0076 09D1     		bne	.L375
 7715              		.loc 9 87 0 is_stmt 0 discriminator 1
 7716 0078 7B68     		ldr	r3, [r7, #4]
 7717 007a 0022     		movs	r2, #0
 7718 007c 1A60     		str	r2, [r3]
 7719 007e 05E0     		b	.L375
 7720              	.L377:
  88:mculib3/src/list.h ****    } else {                         //   
  89:mculib3/src/list.h ****       first = nullptr;
ARM GAS  /tmp/cc03sYHg.s 			page 212


 7721              		.loc 9 89 0 is_stmt 1
 7722 0080 7B68     		ldr	r3, [r7, #4]
 7723 0082 0022     		movs	r2, #0
 7724 0084 1A60     		str	r2, [r3]
  90:mculib3/src/list.h ****       last  = nullptr;
 7725              		.loc 9 90 0
 7726 0086 7B68     		ldr	r3, [r7, #4]
 7727 0088 0022     		movs	r2, #0
 7728 008a 5A60     		str	r2, [r3, #4]
 7729              	.L375:
  91:mculib3/src/list.h ****    }
  92:mculib3/src/list.h ****    v.prev = nullptr;
 7730              		.loc 9 92 0
 7731 008c 3B68     		ldr	r3, [r7]
 7732 008e 0022     		movs	r2, #0
 7733 0090 5A60     		str	r2, [r3, #4]
  93:mculib3/src/list.h ****    v.next = nullptr;
 7734              		.loc 9 93 0
 7735 0092 3B68     		ldr	r3, [r7]
 7736 0094 0022     		movs	r2, #0
 7737 0096 9A60     		str	r2, [r3, #8]
  94:mculib3/src/list.h **** 
  95:mculib3/src/list.h **** }
 7738              		.loc 9 95 0
 7739 0098 C046     		nop
 7740 009a BD46     		mov	sp, r7
 7741 009c 02B0     		add	sp, sp, #8
 7742              		@ sp needed
 7743 009e 80BD     		pop	{r7, pc}
 7744              		.cfi_endproc
 7745              	.LFE3977:
 7747              		.section	.text._ZN4ListI10SubscriberE5beginEv,"axG",%progbits,_ZN4ListI10SubscriberE5beginEv,comda
 7748              		.align	1
 7749              		.weak	_ZN4ListI10SubscriberE5beginEv
 7750              		.syntax unified
 7751              		.code	16
 7752              		.thumb_func
 7753              		.fpu softvfp
 7755              	_ZN4ListI10SubscriberE5beginEv:
 7756              	.LFB3978:
  96:mculib3/src/list.h **** 
  97:mculib3/src/list.h **** 
  98:mculib3/src/list.h **** 
  99:mculib3/src/list.h **** template<class T>
 100:mculib3/src/list.h **** void List<T>::insert (typename List<T>::Iterator it, T& v)
 101:mculib3/src/list.h **** {
 102:mculib3/src/list.h ****    if (it == begin()) {
 103:mculib3/src/list.h ****       push_front (v);
 104:mculib3/src/list.h ****    } else if (it == end()) {
 105:mculib3/src/list.h ****       push_back (v);
 106:mculib3/src/list.h ****    } else {
 107:mculib3/src/list.h ****       v.prev = it->prev;
 108:mculib3/src/list.h ****       v.next = it;
 109:mculib3/src/list.h ****       it->prev = &v;
 110:mculib3/src/list.h ****       v.prev->next = &v;
 111:mculib3/src/list.h ****    }
 112:mculib3/src/list.h **** }
ARM GAS  /tmp/cc03sYHg.s 			page 213


 113:mculib3/src/list.h **** 
 114:mculib3/src/list.h **** template<class T>
 115:mculib3/src/list.h **** void List<T>::clear()
 116:mculib3/src/list.h **** {
 117:mculib3/src/list.h ****    for (auto& v : *this) {
 118:mculib3/src/list.h ****       v.prev = nullptr;
 119:mculib3/src/list.h ****       v.next = nullptr;
 120:mculib3/src/list.h ****    }
 121:mculib3/src/list.h ****    first = nullptr;
 122:mculib3/src/list.h ****    last  = nullptr;
 123:mculib3/src/list.h **** }
 124:mculib3/src/list.h **** 
 125:mculib3/src/list.h **** 
 126:mculib3/src/list.h **** template<class T>
 127:mculib3/src/list.h **** typename List<T>::Iterator List<T>::begin()
 7757              		.loc 9 127 0
 7758              		.cfi_startproc
 7759              		@ args = 0, pretend = 0, frame = 16
 7760              		@ frame_needed = 1, uses_anonymous_args = 0
 7761 0000 80B5     		push	{r7, lr}
 7762              	.LCFI394:
 7763              		.cfi_def_cfa_offset 8
 7764              		.cfi_offset 7, -8
 7765              		.cfi_offset 14, -4
 7766 0002 84B0     		sub	sp, sp, #16
 7767              	.LCFI395:
 7768              		.cfi_def_cfa_offset 24
 7769 0004 00AF     		add	r7, sp, #0
 7770              	.LCFI396:
 7771              		.cfi_def_cfa_register 7
 7772 0006 7860     		str	r0, [r7, #4]
 128:mculib3/src/list.h **** {
 129:mculib3/src/list.h ****    return List<T>::Iterator {first};
 7773              		.loc 9 129 0
 7774 0008 7B68     		ldr	r3, [r7, #4]
 7775 000a 1A68     		ldr	r2, [r3]
 7776 000c 0C23     		movs	r3, #12
 7777 000e FB18     		adds	r3, r7, r3
 7778 0010 1100     		movs	r1, r2
 7779 0012 1800     		movs	r0, r3
 7780 0014 FFF7FEFF 		bl	_ZN4ListI10SubscriberE8IteratorC1EPS0_
 7781 0018 FB68     		ldr	r3, [r7, #12]
 130:mculib3/src/list.h **** }
 7782              		.loc 9 130 0
 7783 001a 1800     		movs	r0, r3
 7784 001c BD46     		mov	sp, r7
 7785 001e 04B0     		add	sp, sp, #16
 7786              		@ sp needed
 7787 0020 80BD     		pop	{r7, pc}
 7788              		.cfi_endproc
 7789              	.LFE3978:
 7791              		.section	.text._ZN4ListI10SubscriberE8IteratorC2Ev,"axG",%progbits,_ZN4ListI10SubscriberE8Iterator
 7792              		.align	1
 7793              		.weak	_ZN4ListI10SubscriberE8IteratorC2Ev
 7794              		.syntax unified
 7795              		.code	16
 7796              		.thumb_func
ARM GAS  /tmp/cc03sYHg.s 			page 214


 7797              		.fpu softvfp
 7799              	_ZN4ListI10SubscriberE8IteratorC2Ev:
 7800              	.LFB3981:
  27:mculib3/src/list.h ****       operator T*() { return p; }
 7801              		.loc 9 27 0
 7802              		.cfi_startproc
 7803              		@ args = 0, pretend = 0, frame = 8
 7804              		@ frame_needed = 1, uses_anonymous_args = 0
 7805 0000 80B5     		push	{r7, lr}
 7806              	.LCFI397:
 7807              		.cfi_def_cfa_offset 8
 7808              		.cfi_offset 7, -8
 7809              		.cfi_offset 14, -4
 7810 0002 82B0     		sub	sp, sp, #8
 7811              	.LCFI398:
 7812              		.cfi_def_cfa_offset 16
 7813 0004 00AF     		add	r7, sp, #0
 7814              	.LCFI399:
 7815              		.cfi_def_cfa_register 7
 7816 0006 7860     		str	r0, [r7, #4]
 7817              	.LBB18:
  27:mculib3/src/list.h ****       operator T*() { return p; }
 7818              		.loc 9 27 0
 7819 0008 7B68     		ldr	r3, [r7, #4]
 7820 000a 0022     		movs	r2, #0
 7821 000c 1A60     		str	r2, [r3]
 7822              	.LBE18:
 7823 000e 7B68     		ldr	r3, [r7, #4]
 7824 0010 1800     		movs	r0, r3
 7825 0012 BD46     		mov	sp, r7
 7826 0014 02B0     		add	sp, sp, #8
 7827              		@ sp needed
 7828 0016 80BD     		pop	{r7, pc}
 7829              		.cfi_endproc
 7830              	.LFE3981:
 7832              		.weak	_ZN4ListI10SubscriberE8IteratorC1Ev
 7833              		.thumb_set _ZN4ListI10SubscriberE8IteratorC1Ev,_ZN4ListI10SubscriberE8IteratorC2Ev
 7834              		.section	.text._ZN4ListI10SubscriberE3endEv,"axG",%progbits,_ZN4ListI10SubscriberE3endEv,comdat
 7835              		.align	1
 7836              		.weak	_ZN4ListI10SubscriberE3endEv
 7837              		.syntax unified
 7838              		.code	16
 7839              		.thumb_func
 7840              		.fpu softvfp
 7842              	_ZN4ListI10SubscriberE3endEv:
 7843              	.LFB3979:
 131:mculib3/src/list.h **** 
 132:mculib3/src/list.h **** 
 133:mculib3/src/list.h **** template<class T>
 134:mculib3/src/list.h **** typename List<T>::Iterator List<T>::end()
 7844              		.loc 9 134 0
 7845              		.cfi_startproc
 7846              		@ args = 0, pretend = 0, frame = 16
 7847              		@ frame_needed = 1, uses_anonymous_args = 0
 7848 0000 80B5     		push	{r7, lr}
 7849              	.LCFI400:
 7850              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 215


 7851              		.cfi_offset 7, -8
 7852              		.cfi_offset 14, -4
 7853 0002 84B0     		sub	sp, sp, #16
 7854              	.LCFI401:
 7855              		.cfi_def_cfa_offset 24
 7856 0004 00AF     		add	r7, sp, #0
 7857              	.LCFI402:
 7858              		.cfi_def_cfa_register 7
 7859 0006 7860     		str	r0, [r7, #4]
 135:mculib3/src/list.h **** {
 136:mculib3/src/list.h ****    return List<T>::Iterator();
 7860              		.loc 9 136 0
 7861 0008 0023     		movs	r3, #0
 7862 000a FB60     		str	r3, [r7, #12]
 7863 000c 0C23     		movs	r3, #12
 7864 000e FB18     		adds	r3, r7, r3
 7865 0010 1800     		movs	r0, r3
 7866 0012 FFF7FEFF 		bl	_ZN4ListI10SubscriberE8IteratorC1Ev
 7867 0016 FB68     		ldr	r3, [r7, #12]
 137:mculib3/src/list.h **** }
 7868              		.loc 9 137 0
 7869 0018 1800     		movs	r0, r3
 7870 001a BD46     		mov	sp, r7
 7871 001c 04B0     		add	sp, sp, #16
 7872              		@ sp needed
 7873 001e 80BD     		pop	{r7, pc}
 7874              		.cfi_endproc
 7875              	.LFE3979:
 7877              		.section	.text._ZNK4ListI10SubscriberE8IteratorneERKS2_,"axG",%progbits,_ZNK4ListI10SubscriberE8It
 7878              		.align	1
 7879              		.weak	_ZNK4ListI10SubscriberE8IteratorneERKS2_
 7880              		.syntax unified
 7881              		.code	16
 7882              		.thumb_func
 7883              		.fpu softvfp
 7885              	_ZNK4ListI10SubscriberE8IteratorneERKS2_:
 7886              	.LFB3983:
 138:mculib3/src/list.h **** 
 139:mculib3/src/list.h **** 
 140:mculib3/src/list.h **** 
 141:mculib3/src/list.h **** /// Iterator
 142:mculib3/src/list.h **** template<class T>
 143:mculib3/src/list.h **** List<T>::Iterator::Iterator (T* other) : p {other} {}
 144:mculib3/src/list.h **** 
 145:mculib3/src/list.h **** template<class T>
 146:mculib3/src/list.h **** T& List<T>::Iterator::operator* () const 
 147:mculib3/src/list.h **** {
 148:mculib3/src/list.h ****    return *p;
 149:mculib3/src/list.h **** }
 150:mculib3/src/list.h **** 
 151:mculib3/src/list.h **** template<class T>
 152:mculib3/src/list.h **** bool List<T>::Iterator::operator!= (const List<T>::Iterator& other) const
 7887              		.loc 9 152 0
 7888              		.cfi_startproc
 7889              		@ args = 0, pretend = 0, frame = 8
 7890              		@ frame_needed = 1, uses_anonymous_args = 0
 7891 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 216


 7892              	.LCFI403:
 7893              		.cfi_def_cfa_offset 8
 7894              		.cfi_offset 7, -8
 7895              		.cfi_offset 14, -4
 7896 0002 82B0     		sub	sp, sp, #8
 7897              	.LCFI404:
 7898              		.cfi_def_cfa_offset 16
 7899 0004 00AF     		add	r7, sp, #0
 7900              	.LCFI405:
 7901              		.cfi_def_cfa_register 7
 7902 0006 7860     		str	r0, [r7, #4]
 7903 0008 3960     		str	r1, [r7]
 153:mculib3/src/list.h **** {
 154:mculib3/src/list.h ****    return p != other.p;
 7904              		.loc 9 154 0
 7905 000a 7B68     		ldr	r3, [r7, #4]
 7906 000c 1A68     		ldr	r2, [r3]
 7907 000e 3B68     		ldr	r3, [r7]
 7908 0010 1B68     		ldr	r3, [r3]
 7909 0012 D31A     		subs	r3, r2, r3
 7910 0014 5A1E     		subs	r2, r3, #1
 7911 0016 9341     		sbcs	r3, r3, r2
 7912 0018 DBB2     		uxtb	r3, r3
 155:mculib3/src/list.h **** }
 7913              		.loc 9 155 0
 7914 001a 1800     		movs	r0, r3
 7915 001c BD46     		mov	sp, r7
 7916 001e 02B0     		add	sp, sp, #8
 7917              		@ sp needed
 7918 0020 80BD     		pop	{r7, pc}
 7919              		.cfi_endproc
 7920              	.LFE3983:
 7922              		.section	.text._ZN4ListI10SubscriberE8IteratorppEv,"axG",%progbits,_ZN4ListI10SubscriberE8Iterator
 7923              		.align	1
 7924              		.weak	_ZN4ListI10SubscriberE8IteratorppEv
 7925              		.syntax unified
 7926              		.code	16
 7927              		.thumb_func
 7928              		.fpu softvfp
 7930              	_ZN4ListI10SubscriberE8IteratorppEv:
 7931              	.LFB3984:
 156:mculib3/src/list.h **** 
 157:mculib3/src/list.h **** template<class T>
 158:mculib3/src/list.h **** typename List<T>::Iterator& List<T>::Iterator::operator++ ()
 7932              		.loc 9 158 0
 7933              		.cfi_startproc
 7934              		@ args = 0, pretend = 0, frame = 8
 7935              		@ frame_needed = 1, uses_anonymous_args = 0
 7936 0000 80B5     		push	{r7, lr}
 7937              	.LCFI406:
 7938              		.cfi_def_cfa_offset 8
 7939              		.cfi_offset 7, -8
 7940              		.cfi_offset 14, -4
 7941 0002 82B0     		sub	sp, sp, #8
 7942              	.LCFI407:
 7943              		.cfi_def_cfa_offset 16
 7944 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc03sYHg.s 			page 217


 7945              	.LCFI408:
 7946              		.cfi_def_cfa_register 7
 7947 0006 7860     		str	r0, [r7, #4]
 159:mculib3/src/list.h **** {
 160:mculib3/src/list.h ****    p = p->next;
 7948              		.loc 9 160 0
 7949 0008 7B68     		ldr	r3, [r7, #4]
 7950 000a 1B68     		ldr	r3, [r3]
 7951 000c 9A68     		ldr	r2, [r3, #8]
 7952 000e 7B68     		ldr	r3, [r7, #4]
 7953 0010 1A60     		str	r2, [r3]
 161:mculib3/src/list.h ****    return *this;
 7954              		.loc 9 161 0
 7955 0012 7B68     		ldr	r3, [r7, #4]
 162:mculib3/src/list.h **** }
 7956              		.loc 9 162 0
 7957 0014 1800     		movs	r0, r3
 7958 0016 BD46     		mov	sp, r7
 7959 0018 02B0     		add	sp, sp, #8
 7960              		@ sp needed
 7961 001a 80BD     		pop	{r7, pc}
 7962              		.cfi_endproc
 7963              	.LFE3984:
 7965              		.section	.text._ZNK4ListI10SubscriberE8IteratordeEv,"axG",%progbits,_ZNK4ListI10SubscriberE8Iterat
 7966              		.align	1
 7967              		.weak	_ZNK4ListI10SubscriberE8IteratordeEv
 7968              		.syntax unified
 7969              		.code	16
 7970              		.thumb_func
 7971              		.fpu softvfp
 7973              	_ZNK4ListI10SubscriberE8IteratordeEv:
 7974              	.LFB3985:
 146:mculib3/src/list.h **** {
 7975              		.loc 9 146 0
 7976              		.cfi_startproc
 7977              		@ args = 0, pretend = 0, frame = 8
 7978              		@ frame_needed = 1, uses_anonymous_args = 0
 7979 0000 80B5     		push	{r7, lr}
 7980              	.LCFI409:
 7981              		.cfi_def_cfa_offset 8
 7982              		.cfi_offset 7, -8
 7983              		.cfi_offset 14, -4
 7984 0002 82B0     		sub	sp, sp, #8
 7985              	.LCFI410:
 7986              		.cfi_def_cfa_offset 16
 7987 0004 00AF     		add	r7, sp, #0
 7988              	.LCFI411:
 7989              		.cfi_def_cfa_register 7
 7990 0006 7860     		str	r0, [r7, #4]
 148:mculib3/src/list.h **** }
 7991              		.loc 9 148 0
 7992 0008 7B68     		ldr	r3, [r7, #4]
 7993 000a 1B68     		ldr	r3, [r3]
 149:mculib3/src/list.h **** 
 7994              		.loc 9 149 0
 7995 000c 1800     		movs	r0, r3
 7996 000e BD46     		mov	sp, r7
ARM GAS  /tmp/cc03sYHg.s 			page 218


 7997 0010 02B0     		add	sp, sp, #8
 7998              		@ sp needed
 7999 0012 80BD     		pop	{r7, pc}
 8000              		.cfi_endproc
 8001              	.LFE3985:
 8003              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4
 8004              		.align	1
 8005              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv
 8006              		.syntax unified
 8007              		.code	16
 8008              		.thumb_func
 8009              		.fpu softvfp
 8011              	_ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:
 8012              	.LFB3986:
  26:mculib3/src/periph/systick.h ****    uint32_t get()           { return VAL; }
  27:mculib3/src/periph/systick.h ****    uint32_t get_load()      { return LOAD; }
  28:mculib3/src/periph/systick.h **** 
  29:mculib3/src/periph/systick.h **** 
  30:mculib3/src/periph/systick.h ****    template <uint16_t ms> void initInterrupt()
  31:mculib3/src/periph/systick.h ****    {
  32:mculib3/src/periph/systick.h ****       constexpr uint32_t val = F_CPU / (1000 * ms) - 1;
  33:mculib3/src/periph/systick.h ****       static_assert (
  34:mculib3/src/periph/systick.h ****          val <= 0xFFFFFF,
  35:mculib3/src/periph/systick.h ****          "   24-"
  36:mculib3/src/periph/systick.h ****       );
  37:mculib3/src/periph/systick.h ****       load (val);
  38:mculib3/src/periph/systick.h ****       clear();
  39:mculib3/src/periph/systick.h ****       setSource (Clock::processor);
  40:mculib3/src/periph/systick.h ****       enableInterrupt();
  41:mculib3/src/periph/systick.h ****       enable();
  42:mculib3/src/periph/systick.h ****    }
  43:mculib3/src/periph/systick.h **** };
  44:mculib3/src/periph/systick.h **** 
  45:mculib3/src/periph/systick.h **** #if not defined(USE_MOCK_SYSTICK)
  46:mculib3/src/periph/systick.h **** SFINAE(SysTick, SysTick) make_reference() { return *reinterpret_cast<SysTick*>(SysTick_BASE); }
 8013              		.loc 8 46 0
 8014              		.cfi_startproc
 8015              		@ args = 0, pretend = 0, frame = 0
 8016              		@ frame_needed = 1, uses_anonymous_args = 0
 8017 0000 80B5     		push	{r7, lr}
 8018              	.LCFI412:
 8019              		.cfi_def_cfa_offset 8
 8020              		.cfi_offset 7, -8
 8021              		.cfi_offset 14, -4
 8022 0002 00AF     		add	r7, sp, #0
 8023              	.LCFI413:
 8024              		.cfi_def_cfa_register 7
 8025              		.loc 8 46 0
 8026 0004 014B     		ldr	r3, .L392
 8027 0006 1800     		movs	r0, r3
 8028 0008 BD46     		mov	sp, r7
 8029              		@ sp needed
 8030 000a 80BD     		pop	{r7, pc}
 8031              	.L393:
 8032              		.align	2
 8033              	.L392:
 8034 000c 10E000E0 		.word	-536813552
ARM GAS  /tmp/cc03sYHg.s 			page 219


 8035              		.cfi_endproc
 8036              	.LFE3986:
 8038              		.section	.text._ZN3mcu7SysTick13initInterruptILt1EEEvv,"axG",%progbits,_ZN3mcu7SysTick13initInterr
 8039              		.align	1
 8040              		.weak	_ZN3mcu7SysTick13initInterruptILt1EEEvv
 8041              		.syntax unified
 8042              		.code	16
 8043              		.thumb_func
 8044              		.fpu softvfp
 8046              	_ZN3mcu7SysTick13initInterruptILt1EEEvv:
 8047              	.LFB3987:
  30:mculib3/src/periph/systick.h ****    {
 8048              		.loc 8 30 0
 8049              		.cfi_startproc
 8050              		@ args = 0, pretend = 0, frame = 16
 8051              		@ frame_needed = 1, uses_anonymous_args = 0
 8052 0000 80B5     		push	{r7, lr}
 8053              	.LCFI414:
 8054              		.cfi_def_cfa_offset 8
 8055              		.cfi_offset 7, -8
 8056              		.cfi_offset 14, -4
 8057 0002 84B0     		sub	sp, sp, #16
 8058              	.LCFI415:
 8059              		.cfi_def_cfa_offset 24
 8060 0004 00AF     		add	r7, sp, #0
 8061              	.LCFI416:
 8062              		.cfi_def_cfa_register 7
 8063 0006 7860     		str	r0, [r7, #4]
  32:mculib3/src/periph/systick.h ****       static_assert (
 8064              		.loc 8 32 0
 8065 0008 0E4B     		ldr	r3, .L395
 8066 000a FB60     		str	r3, [r7, #12]
  37:mculib3/src/periph/systick.h ****       clear();
 8067              		.loc 8 37 0
 8068 000c 0D4A     		ldr	r2, .L395
 8069 000e 7B68     		ldr	r3, [r7, #4]
 8070 0010 1100     		movs	r1, r2
 8071 0012 1800     		movs	r0, r3
 8072 0014 FFF7FEFF 		bl	_ZN3mcu7SysTick4loadEm
  38:mculib3/src/periph/systick.h ****       setSource (Clock::processor);
 8073              		.loc 8 38 0
 8074 0018 7B68     		ldr	r3, [r7, #4]
 8075 001a 1800     		movs	r0, r3
 8076 001c FFF7FEFF 		bl	_ZN3mcu7SysTick5clearEv
  39:mculib3/src/periph/systick.h ****       enableInterrupt();
 8077              		.loc 8 39 0
 8078 0020 7B68     		ldr	r3, [r7, #4]
 8079 0022 0121     		movs	r1, #1
 8080 0024 1800     		movs	r0, r3
 8081 0026 FFF7FEFF 		bl	_ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE
  40:mculib3/src/periph/systick.h ****       enable();
 8082              		.loc 8 40 0
 8083 002a 7B68     		ldr	r3, [r7, #4]
 8084 002c 1800     		movs	r0, r3
 8085 002e FFF7FEFF 		bl	_ZN3mcu7SysTick15enableInterruptEv
  41:mculib3/src/periph/systick.h ****    }
 8086              		.loc 8 41 0
ARM GAS  /tmp/cc03sYHg.s 			page 220


 8087 0032 7B68     		ldr	r3, [r7, #4]
 8088 0034 1800     		movs	r0, r3
 8089 0036 FFF7FEFF 		bl	_ZN3mcu7SysTick6enableEv
  42:mculib3/src/periph/systick.h **** };
 8090              		.loc 8 42 0
 8091 003a C046     		nop
 8092 003c BD46     		mov	sp, r7
 8093 003e 04B0     		add	sp, sp, #16
 8094              		@ sp needed
 8095 0040 80BD     		pop	{r7, pc}
 8096              	.L396:
 8097 0042 C046     		.align	2
 8098              	.L395:
 8099 0044 7FBB0000 		.word	47999
 8100              		.cfi_endproc
 8101              	.LFE3987:
 8103              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8104              		.align	1
 8105              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8106              		.syntax unified
 8107              		.code	16
 8108              		.thumb_func
 8109              		.fpu softvfp
 8111              	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:
 8112              	.LFB3995:
  84:mculib3/src/periph/rcc_f0.h **** };
  85:mculib3/src/periph/rcc_f0.h **** 
  86:mculib3/src/periph/rcc_f0.h **** #if not defined(USE_MOCK_RCC)
  87:mculib3/src/periph/rcc_f0.h **** template<Periph p> std::enable_if_t<p == Periph::RCC, RCC&> make_reference() { return *reinterpret_
 8113              		.loc 2 87 0
 8114              		.cfi_startproc
 8115              		@ args = 0, pretend = 0, frame = 0
 8116              		@ frame_needed = 1, uses_anonymous_args = 0
 8117 0000 80B5     		push	{r7, lr}
 8118              	.LCFI417:
 8119              		.cfi_def_cfa_offset 8
 8120              		.cfi_offset 7, -8
 8121              		.cfi_offset 14, -4
 8122 0002 00AF     		add	r7, sp, #0
 8123              	.LCFI418:
 8124              		.cfi_def_cfa_register 7
 8125              		.loc 2 87 0
 8126 0004 014B     		ldr	r3, .L399
 8127 0006 1800     		movs	r0, r3
 8128 0008 BD46     		mov	sp, r7
 8129              		@ sp needed
 8130 000a 80BD     		pop	{r7, pc}
 8131              	.L400:
 8132              		.align	2
 8133              	.L399:
 8134 000c 00100240 		.word	1073876992
 8135              		.cfi_endproc
 8136              	.LFE3995:
 8138              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 8139              		.align	1
 8140              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
 8141              		.syntax unified
ARM GAS  /tmp/cc03sYHg.s 			page 221


 8142              		.code	16
 8143              		.thumb_func
 8144              		.fpu softvfp
 8146              	_ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:
 8147              	.LFB3996:
  25:mculib3/src/periph/dma_f0.h **** #endif
 8148              		.loc 15 25 0
 8149              		.cfi_startproc
 8150              		@ args = 0, pretend = 0, frame = 0
 8151              		@ frame_needed = 1, uses_anonymous_args = 0
 8152 0000 80B5     		push	{r7, lr}
 8153              	.LCFI419:
 8154              		.cfi_def_cfa_offset 8
 8155              		.cfi_offset 7, -8
 8156              		.cfi_offset 14, -4
 8157 0002 00AF     		add	r7, sp, #0
 8158              	.LCFI420:
 8159              		.cfi_def_cfa_register 7
  25:mculib3/src/periph/dma_f0.h **** #endif
 8160              		.loc 15 25 0
 8161 0004 044B     		ldr	r3, .L403
 8162 0006 1900     		movs	r1, r3
 8163 0008 0820     		movs	r0, #8
 8164 000a FFF7FEFF 		bl	_ZnwjPv
 8165 000e 0300     		movs	r3, r0
 8166 0010 1800     		movs	r0, r3
 8167 0012 BD46     		mov	sp, r7
 8168              		@ sp needed
 8169 0014 80BD     		pop	{r7, pc}
 8170              	.L404:
 8171 0016 C046     		.align	2
 8172              	.L403:
 8173 0018 00000240 		.word	1073872896
 8174              		.cfi_endproc
 8175              	.LFE3996:
 8177              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4type
 8178              		.align	1
 8179              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
 8180              		.syntax unified
 8181              		.code	16
 8182              		.thumb_func
 8183              		.fpu softvfp
 8185              	_ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:
 8186              	.LFB3997:
  88:mculib3/src/periph/usart_f0.h **** #endif
 8187              		.loc 13 88 0
 8188              		.cfi_startproc
 8189              		@ args = 0, pretend = 0, frame = 0
 8190              		@ frame_needed = 1, uses_anonymous_args = 0
 8191 0000 80B5     		push	{r7, lr}
 8192              	.LCFI421:
 8193              		.cfi_def_cfa_offset 8
 8194              		.cfi_offset 7, -8
 8195              		.cfi_offset 14, -4
 8196 0002 00AF     		add	r7, sp, #0
 8197              	.LCFI422:
 8198              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc03sYHg.s 			page 222


  88:mculib3/src/periph/usart_f0.h **** #endif
 8199              		.loc 13 88 0
 8200 0004 014B     		ldr	r3, .L407
 8201 0006 1800     		movs	r0, r3
 8202 0008 BD46     		mov	sp, r7
 8203              		@ sp needed
 8204 000a 80BD     		pop	{r7, pc}
 8205              	.L408:
 8206              		.align	2
 8207              	.L407:
 8208 000c 00380140 		.word	1073821696
 8209              		.cfi_endproc
 8210              	.LFE3997:
 8212              		.section	.text._Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_c
 8213              		.align	1
 8214              		.weak	_Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_M
 8215              		.syntax unified
 8216              		.code	16
 8217              		.thumb_func
 8218              		.fpu softvfp
 8220              	_Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy4
 8221              	.LFB3998:
 8222              		.file 26 "mculib3/src/periph/init_clock_f0.h"
   1:mculib3/src/periph/init_clock_f0.h **** #include "periph_rcc.h"
   2:mculib3/src/periph/init_clock_f0.h **** #include "periph_flash.h"
   3:mculib3/src/periph/init_clock_f0.h **** #include "literals.h"
   4:mculib3/src/periph/init_clock_f0.h **** 
   5:mculib3/src/periph/init_clock_f0.h **** template<size_t f_ext, size_t f_cpu>
   6:mculib3/src/periph/init_clock_f0.h **** std::enable_if_t<f_ext == 8_MHz and f_cpu == 48_MHz>
   7:mculib3/src/periph/init_clock_f0.h **** init_clock()
 8223              		.loc 26 7 0
 8224              		.cfi_startproc
 8225              		@ args = 0, pretend = 0, frame = 0
 8226              		@ frame_needed = 1, uses_anonymous_args = 0
 8227 0000 80B5     		push	{r7, lr}
 8228              	.LCFI423:
 8229              		.cfi_def_cfa_offset 8
 8230              		.cfi_offset 7, -8
 8231              		.cfi_offset 14, -4
 8232 0002 00AF     		add	r7, sp, #0
 8233              	.LCFI424:
 8234              		.cfi_def_cfa_register 7
   8:mculib3/src/periph/init_clock_f0.h **** {
   9:mculib3/src/periph/init_clock_f0.h ****    mcu::make_reference<mcu::Periph::RCC>()
 8235              		.loc 26 9 0
 8236 0004 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8237 0008 0300     		movs	r3, r0
  10:mculib3/src/periph/init_clock_f0.h ****       .on_HSE()
 8238              		.loc 26 10 0
 8239 000a 1800     		movs	r0, r3
 8240 000c FFF7FEFF 		bl	_ZN3mcu3RCC6on_HSEEv
 8241 0010 0300     		movs	r3, r0
  11:mculib3/src/periph/init_clock_f0.h ****       .wait_HSE_ready()
 8242              		.loc 26 11 0
 8243 0012 1800     		movs	r0, r3
 8244 0014 FFF7FEFF 		bl	_ZN3mcu3RCC14wait_HSE_readyEv
 8245 0018 0300     		movs	r3, r0
ARM GAS  /tmp/cc03sYHg.s 			page 223


  12:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::AHBprescaler::AHBnotdiv)
 8246              		.loc 26 12 0
 8247 001a 0021     		movs	r1, #0
 8248 001c 1800     		movs	r0, r3
 8249 001e FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE
 8250 0022 0300     		movs	r3, r0
  13:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::APBprescaler::APBnotdiv)
 8251              		.loc 26 13 0
 8252 0024 0021     		movs	r1, #0
 8253 0026 1800     		movs	r0, r3
 8254 0028 FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE
 8255 002c 0300     		movs	r3, r0
  14:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::SystemClock::CS_PLL)
 8256              		.loc 26 14 0
 8257 002e 0221     		movs	r1, #2
 8258 0030 1800     		movs	r0, r3
 8259 0032 FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE
 8260 0036 0300     		movs	r3, r0
  15:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::PLLmultiplier::_6)
 8261              		.loc 26 15 0
 8262 0038 0421     		movs	r1, #4
 8263 003a 1800     		movs	r0, r3
 8264 003c FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE
 8265 0040 0300     		movs	r3, r0
  16:mculib3/src/periph/init_clock_f0.h ****       .set (mcu::RCC::PLLsource::HSE)
 8266              		.loc 26 16 0
 8267 0042 0121     		movs	r1, #1
 8268 0044 1800     		movs	r0, r3
 8269 0046 FFF7FEFF 		bl	_ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE
 8270 004a 0300     		movs	r3, r0
  17:mculib3/src/periph/init_clock_f0.h ****       .on_PLL()
 8271              		.loc 26 17 0
 8272 004c 1800     		movs	r0, r3
 8273 004e FFF7FEFF 		bl	_ZN3mcu3RCC6on_PLLEv
 8274 0052 0300     		movs	r3, r0
   9:mculib3/src/periph/init_clock_f0.h ****       .on_HSE()
 8275              		.loc 26 9 0
 8276 0054 1800     		movs	r0, r3
 8277 0056 FFF7FEFF 		bl	_ZN3mcu3RCC14wait_PLL_readyEv
  18:mculib3/src/periph/init_clock_f0.h ****       .wait_PLL_ready();
  19:mculib3/src/periph/init_clock_f0.h **** }
 8278              		.loc 26 19 0
 8279 005a C046     		nop
 8280 005c BD46     		mov	sp, r7
 8281              		@ sp needed
 8282 005e 80BD     		pop	{r7, pc}
 8283              		.cfi_endproc
 8284              	.LFE3998:
 8286              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 8287              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 8288              		.align	2
 8291              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 8292 0000 00000000 		.space	8
 8292      00000000 
 8293              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 8294              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 8295              		.align	2
ARM GAS  /tmp/cc03sYHg.s 			page 224


 8298              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 8299 0000 00000000 		.space	4
 8300              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 8301              		.align	1
 8302              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav
 8303              		.syntax unified
 8304              		.code	16
 8305              		.thumb_func
 8306              		.fpu softvfp
 8308              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:
 8309              	.LFB4000:
  19:mculib3/src/pin.h ****    {
 8310              		.loc 12 19 0
 8311              		.cfi_startproc
 8312              		@ args = 0, pretend = 0, frame = 0
 8313              		@ frame_needed = 1, uses_anonymous_args = 0
 8314 0000 80B5     		push	{r7, lr}
 8315              	.LCFI425:
 8316              		.cfi_def_cfa_offset 8
 8317              		.cfi_offset 7, -8
 8318              		.cfi_offset 14, -4
 8319 0002 00AF     		add	r7, sp, #0
 8320              	.LCFI426:
 8321              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8322              		.loc 12 21 0
 8323 0004 0F4B     		ldr	r3, .L413
 8324 0006 1B68     		ldr	r3, [r3]
 8325 0008 0122     		movs	r2, #1
 8326 000a 1340     		ands	r3, r2
 8327 000c 0AD1     		bne	.L411
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8328              		.loc 12 21 0 is_stmt 0 discriminator 1
 8329 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 8330 0012 0100     		movs	r1, r0
 8331 0014 0C4B     		ldr	r3, .L413+4
 8332 0016 0022     		movs	r2, #0
 8333 0018 1800     		movs	r0, r3
 8334 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8335 001e 094B     		ldr	r3, .L413
 8336 0020 0122     		movs	r2, #1
 8337 0022 1A60     		str	r2, [r3]
 8338              	.L411:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8339              		.loc 12 22 0 is_stmt 1
 8340 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8341 0028 0300     		movs	r3, r0
 8342 002a 1800     		movs	r0, r3
 8343 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8344              		.loc 12 24 0
 8345 0030 054B     		ldr	r3, .L413+4
 8346 0032 1B68     		ldr	r3, [r3]
 8347 0034 1800     		movs	r0, r3
 8348 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 8349              		.loc 12 25 0
ARM GAS  /tmp/cc03sYHg.s 			page 225


 8350 003a 034B     		ldr	r3, .L413+4
  26:mculib3/src/pin.h **** 
 8351              		.loc 12 26 0
 8352 003c 1800     		movs	r0, r3
 8353 003e BD46     		mov	sp, r7
 8354              		@ sp needed
 8355 0040 80BD     		pop	{r7, pc}
 8356              	.L414:
 8357 0042 C046     		.align	2
 8358              	.L413:
 8359 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 8360 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 8361              		.cfi_endproc
 8362              	.LFE4000:
 8364              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 8365              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 8366              		.align	2
 8369              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 8370 0000 00000000 		.space	8
 8370      00000000 
 8371              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 8372              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 8373              		.align	2
 8376              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 8377 0000 00000000 		.space	4
 8378              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 8379              		.align	1
 8380              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav
 8381              		.syntax unified
 8382              		.code	16
 8383              		.thumb_func
 8384              		.fpu softvfp
 8386              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:
 8387              	.LFB4001:
  19:mculib3/src/pin.h ****    {
 8388              		.loc 12 19 0
 8389              		.cfi_startproc
 8390              		@ args = 0, pretend = 0, frame = 0
 8391              		@ frame_needed = 1, uses_anonymous_args = 0
 8392 0000 80B5     		push	{r7, lr}
 8393              	.LCFI427:
 8394              		.cfi_def_cfa_offset 8
 8395              		.cfi_offset 7, -8
 8396              		.cfi_offset 14, -4
 8397 0002 00AF     		add	r7, sp, #0
 8398              	.LCFI428:
 8399              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8400              		.loc 12 21 0
 8401 0004 0F4B     		ldr	r3, .L418
 8402 0006 1B68     		ldr	r3, [r3]
 8403 0008 0122     		movs	r2, #1
 8404 000a 1340     		ands	r3, r2
 8405 000c 0AD1     		bne	.L416
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8406              		.loc 12 21 0 is_stmt 0 discriminator 1
 8407 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
ARM GAS  /tmp/cc03sYHg.s 			page 226


 8408 0012 0100     		movs	r1, r0
 8409 0014 0C4B     		ldr	r3, .L418+4
 8410 0016 0722     		movs	r2, #7
 8411 0018 1800     		movs	r0, r3
 8412 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8413 001e 094B     		ldr	r3, .L418
 8414 0020 0122     		movs	r2, #1
 8415 0022 1A60     		str	r2, [r3]
 8416              	.L416:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8417              		.loc 12 22 0 is_stmt 1
 8418 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8419 0028 0300     		movs	r3, r0
 8420 002a 1800     		movs	r0, r3
 8421 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8422              		.loc 12 24 0
 8423 0030 054B     		ldr	r3, .L418+4
 8424 0032 1B68     		ldr	r3, [r3]
 8425 0034 1800     		movs	r0, r3
 8426 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 8427              		.loc 12 25 0
 8428 003a 034B     		ldr	r3, .L418+4
  26:mculib3/src/pin.h **** 
 8429              		.loc 12 26 0
 8430 003c 1800     		movs	r0, r3
 8431 003e BD46     		mov	sp, r7
 8432              		@ sp needed
 8433 0040 80BD     		pop	{r7, pc}
 8434              	.L419:
 8435 0042 C046     		.align	2
 8436              	.L418:
 8437 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 8438 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 8439              		.cfi_endproc
 8440              	.LFE4001:
 8442              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 8443              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 8444              		.align	2
 8447              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 8448 0000 00000000 		.space	8
 8448      00000000 
 8449              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 8450              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 8451              		.align	2
 8454              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 8455 0000 00000000 		.space	4
 8456              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 8457              		.align	1
 8458              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav
 8459              		.syntax unified
 8460              		.code	16
 8461              		.thumb_func
 8462              		.fpu softvfp
 8464              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:
 8465              	.LFB4002:
ARM GAS  /tmp/cc03sYHg.s 			page 227


  19:mculib3/src/pin.h ****    {
 8466              		.loc 12 19 0
 8467              		.cfi_startproc
 8468              		@ args = 0, pretend = 0, frame = 0
 8469              		@ frame_needed = 1, uses_anonymous_args = 0
 8470 0000 80B5     		push	{r7, lr}
 8471              	.LCFI429:
 8472              		.cfi_def_cfa_offset 8
 8473              		.cfi_offset 7, -8
 8474              		.cfi_offset 14, -4
 8475 0002 00AF     		add	r7, sp, #0
 8476              	.LCFI430:
 8477              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8478              		.loc 12 21 0
 8479 0004 0F4B     		ldr	r3, .L423
 8480 0006 1B68     		ldr	r3, [r3]
 8481 0008 0122     		movs	r2, #1
 8482 000a 1340     		ands	r3, r2
 8483 000c 0AD1     		bne	.L421
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8484              		.loc 12 21 0 is_stmt 0 discriminator 1
 8485 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8486 0012 0100     		movs	r1, r0
 8487 0014 0C4B     		ldr	r3, .L423+4
 8488 0016 0622     		movs	r2, #6
 8489 0018 1800     		movs	r0, r3
 8490 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8491 001e 094B     		ldr	r3, .L423
 8492 0020 0122     		movs	r2, #1
 8493 0022 1A60     		str	r2, [r3]
 8494              	.L421:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8495              		.loc 12 22 0 is_stmt 1
 8496 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8497 0028 0300     		movs	r3, r0
 8498 002a 1800     		movs	r0, r3
 8499 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8500              		.loc 12 24 0
 8501 0030 054B     		ldr	r3, .L423+4
 8502 0032 1B68     		ldr	r3, [r3]
 8503 0034 1800     		movs	r0, r3
 8504 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 8505              		.loc 12 25 0
 8506 003a 034B     		ldr	r3, .L423+4
  26:mculib3/src/pin.h **** 
 8507              		.loc 12 26 0
 8508 003c 1800     		movs	r0, r3
 8509 003e BD46     		mov	sp, r7
 8510              		@ sp needed
 8511 0040 80BD     		pop	{r7, pc}
 8512              	.L424:
 8513 0042 C046     		.align	2
 8514              	.L423:
 8515 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
ARM GAS  /tmp/cc03sYHg.s 			page 228


 8516 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 8517              		.cfi_endproc
 8518              	.LFE4002:
 8520              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 8521              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 8522              		.align	2
 8525              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 8526 0000 00000000 		.space	8
 8526      00000000 
 8527              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 8528              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 8529              		.align	2
 8532              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 8533 0000 00000000 		.space	4
 8534              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav,"axG",%progbits
 8535              		.align	1
 8536              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav
 8537              		.syntax unified
 8538              		.code	16
 8539              		.thumb_func
 8540              		.fpu softvfp
 8542              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:
 8543              	.LFB4003:
  19:mculib3/src/pin.h ****    {
 8544              		.loc 12 19 0
 8545              		.cfi_startproc
 8546              		@ args = 0, pretend = 0, frame = 0
 8547              		@ frame_needed = 1, uses_anonymous_args = 0
 8548 0000 80B5     		push	{r7, lr}
 8549              	.LCFI431:
 8550              		.cfi_def_cfa_offset 8
 8551              		.cfi_offset 7, -8
 8552              		.cfi_offset 14, -4
 8553 0002 00AF     		add	r7, sp, #0
 8554              	.LCFI432:
 8555              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8556              		.loc 12 21 0
 8557 0004 0F4B     		ldr	r3, .L428
 8558 0006 1B68     		ldr	r3, [r3]
 8559 0008 0122     		movs	r2, #1
 8560 000a 1340     		ands	r3, r2
 8561 000c 0AD1     		bne	.L426
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8562              		.loc 12 21 0 is_stmt 0 discriminator 1
 8563 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8564 0012 0100     		movs	r1, r0
 8565 0014 0C4B     		ldr	r3, .L428+4
 8566 0016 0522     		movs	r2, #5
 8567 0018 1800     		movs	r0, r3
 8568 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8569 001e 094B     		ldr	r3, .L428
 8570 0020 0122     		movs	r2, #1
 8571 0022 1A60     		str	r2, [r3]
 8572              	.L426:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8573              		.loc 12 22 0 is_stmt 1
ARM GAS  /tmp/cc03sYHg.s 			page 229


 8574 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8575 0028 0300     		movs	r3, r0
 8576 002a 1800     		movs	r0, r3
 8577 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8578              		.loc 12 24 0
 8579 0030 054B     		ldr	r3, .L428+4
 8580 0032 1B68     		ldr	r3, [r3]
 8581 0034 1800     		movs	r0, r3
 8582 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv
  25:mculib3/src/pin.h ****    }
 8583              		.loc 12 25 0
 8584 003a 034B     		ldr	r3, .L428+4
  26:mculib3/src/pin.h **** 
 8585              		.loc 12 26 0
 8586 003c 1800     		movs	r0, r3
 8587 003e BD46     		mov	sp, r7
 8588              		@ sp needed
 8589 0040 80BD     		pop	{r7, pc}
 8590              	.L429:
 8591 0042 C046     		.align	2
 8592              	.L428:
 8593 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 8594 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 8595              		.cfi_endproc
 8596              	.LFE4003:
 8598              		.section	.text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_
 8599              		.align	1
 8600              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi
 8601              		.syntax unified
 8602              		.code	16
 8603              		.thumb_func
 8604              		.fpu softvfp
 8606              	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2
 8607              	.LFB3999:
  41:mculib3/src/pin.h **** };
  42:mculib3/src/pin.h **** 
  43:mculib3/src/pin.h **** template<mcu::PinMode mode, class ... Pins>
  44:mculib3/src/pin.h **** meta::tuple_generate_t<Pin&, sizeof...(Pins)> make_pins ()
 8608              		.loc 12 44 0
 8609              		.cfi_startproc
 8610              		@ args = 0, pretend = 0, frame = 8
 8611              		@ frame_needed = 1, uses_anonymous_args = 0
 8612 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 8613              	.LCFI433:
 8614              		.cfi_def_cfa_offset 20
 8615              		.cfi_offset 4, -20
 8616              		.cfi_offset 5, -16
 8617              		.cfi_offset 6, -12
 8618              		.cfi_offset 7, -8
 8619              		.cfi_offset 14, -4
 8620 0002 85B0     		sub	sp, sp, #20
 8621              	.LCFI434:
 8622              		.cfi_def_cfa_offset 40
 8623 0004 02AF     		add	r7, sp, #8
 8624              	.LCFI435:
 8625              		.cfi_def_cfa 7, 32
ARM GAS  /tmp/cc03sYHg.s 			page 230


 8626 0006 7860     		str	r0, [r7, #4]
  45:mculib3/src/pin.h **** {
  46:mculib3/src/pin.h ****    return std::tie(Pin::make<Pins, mode>()...);
 8627              		.loc 12 46 0
 8628 0008 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav
 8629 000c 0400     		movs	r4, r0
 8630 000e FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav
 8631 0012 0500     		movs	r5, r0
 8632 0014 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav
 8633 0018 0600     		movs	r6, r0
 8634 001a FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav
 8635 001e 0300     		movs	r3, r0
 8636 0020 7868     		ldr	r0, [r7, #4]
 8637 0022 0093     		str	r3, [sp]
 8638 0024 3300     		movs	r3, r6
 8639 0026 2A00     		movs	r2, r5
 8640 0028 2100     		movs	r1, r4
 8641 002a FFF7FEFF 		bl	_ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_
  47:mculib3/src/pin.h **** }
 8642              		.loc 12 47 0
 8643 002e 7868     		ldr	r0, [r7, #4]
 8644 0030 BD46     		mov	sp, r7
 8645 0032 03B0     		add	sp, sp, #12
 8646              		@ sp needed
 8647 0034 F0BD     		pop	{r4, r5, r6, r7, pc}
 8648              		.cfi_endproc
 8649              	.LFE3999:
 8651              		.weak	_Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi
 8652              		.thumb_set _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3
 8653              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 8654              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 8655              		.align	2
 8658              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 8659 0000 00000000 		.space	8
 8659      00000000 
 8660              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 8661              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 8662              		.align	2
 8665              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 8666 0000 00000000 		.space	4
 8667              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav,"axG",%progbits
 8668              		.align	1
 8669              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav
 8670              		.syntax unified
 8671              		.code	16
 8672              		.thumb_func
 8673              		.fpu softvfp
 8675              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:
 8676              	.LFB4005:
  19:mculib3/src/pin.h ****    {
 8677              		.loc 12 19 0
 8678              		.cfi_startproc
 8679              		@ args = 0, pretend = 0, frame = 0
 8680              		@ frame_needed = 1, uses_anonymous_args = 0
 8681 0000 80B5     		push	{r7, lr}
 8682              	.LCFI436:
 8683              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 231


 8684              		.cfi_offset 7, -8
 8685              		.cfi_offset 14, -4
 8686 0002 00AF     		add	r7, sp, #0
 8687              	.LCFI437:
 8688              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8689              		.loc 12 21 0
 8690 0004 0F4B     		ldr	r3, .L435
 8691 0006 1B68     		ldr	r3, [r3]
 8692 0008 0122     		movs	r2, #1
 8693 000a 1340     		ands	r3, r2
 8694 000c 0AD1     		bne	.L433
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8695              		.loc 12 21 0 is_stmt 0 discriminator 1
 8696 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8697 0012 0100     		movs	r1, r0
 8698 0014 0C4B     		ldr	r3, .L435+4
 8699 0016 0922     		movs	r2, #9
 8700 0018 1800     		movs	r0, r3
 8701 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8702 001e 094B     		ldr	r3, .L435
 8703 0020 0122     		movs	r2, #1
 8704 0022 1A60     		str	r2, [r3]
 8705              	.L433:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8706              		.loc 12 22 0 is_stmt 1
 8707 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8708 0028 0300     		movs	r3, r0
 8709 002a 1800     		movs	r0, r3
 8710 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8711              		.loc 12 24 0
 8712 0030 054B     		ldr	r3, .L435+4
 8713 0032 1B68     		ldr	r3, [r3]
 8714 0034 1800     		movs	r0, r3
 8715 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 8716              		.loc 12 25 0
 8717 003a 034B     		ldr	r3, .L435+4
  26:mculib3/src/pin.h **** 
 8718              		.loc 12 26 0
 8719 003c 1800     		movs	r0, r3
 8720 003e BD46     		mov	sp, r7
 8721              		@ sp needed
 8722 0040 80BD     		pop	{r7, pc}
 8723              	.L436:
 8724 0042 C046     		.align	2
 8725              	.L435:
 8726 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 8727 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 8728              		.cfi_endproc
 8729              	.LFE4005:
 8731              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 8732              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 8733              		.align	2
 8736              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 8737 0000 00000000 		.space	8
ARM GAS  /tmp/cc03sYHg.s 			page 232


 8737      00000000 
 8738              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 8739              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 8740              		.align	2
 8743              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 8744 0000 00000000 		.space	4
 8745              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav,"axG",%progbits
 8746              		.align	1
 8747              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav
 8748              		.syntax unified
 8749              		.code	16
 8750              		.thumb_func
 8751              		.fpu softvfp
 8753              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:
 8754              	.LFB4006:
  19:mculib3/src/pin.h ****    {
 8755              		.loc 12 19 0
 8756              		.cfi_startproc
 8757              		@ args = 0, pretend = 0, frame = 0
 8758              		@ frame_needed = 1, uses_anonymous_args = 0
 8759 0000 80B5     		push	{r7, lr}
 8760              	.LCFI438:
 8761              		.cfi_def_cfa_offset 8
 8762              		.cfi_offset 7, -8
 8763              		.cfi_offset 14, -4
 8764 0002 00AF     		add	r7, sp, #0
 8765              	.LCFI439:
 8766              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8767              		.loc 12 21 0
 8768 0004 0F4B     		ldr	r3, .L440
 8769 0006 1B68     		ldr	r3, [r3]
 8770 0008 0122     		movs	r2, #1
 8771 000a 1340     		ands	r3, r2
 8772 000c 0AD1     		bne	.L438
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8773              		.loc 12 21 0 is_stmt 0 discriminator 1
 8774 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 8775 0012 0100     		movs	r1, r0
 8776 0014 0C4B     		ldr	r3, .L440+4
 8777 0016 0822     		movs	r2, #8
 8778 0018 1800     		movs	r0, r3
 8779 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8780 001e 094B     		ldr	r3, .L440
 8781 0020 0122     		movs	r2, #1
 8782 0022 1A60     		str	r2, [r3]
 8783              	.L438:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8784              		.loc 12 22 0 is_stmt 1
 8785 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8786 0028 0300     		movs	r3, r0
 8787 002a 1800     		movs	r0, r3
 8788 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8789              		.loc 12 24 0
 8790 0030 054B     		ldr	r3, .L440+4
 8791 0032 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc03sYHg.s 			page 233


 8792 0034 1800     		movs	r0, r3
 8793 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 8794              		.loc 12 25 0
 8795 003a 034B     		ldr	r3, .L440+4
  26:mculib3/src/pin.h **** 
 8796              		.loc 12 26 0
 8797 003c 1800     		movs	r0, r3
 8798 003e BD46     		mov	sp, r7
 8799              		@ sp needed
 8800 0040 80BD     		pop	{r7, pc}
 8801              	.L441:
 8802 0042 C046     		.align	2
 8803              	.L440:
 8804 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 8805 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 8806              		.cfi_endproc
 8807              	.LFE4006:
 8809              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 8810              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 8811              		.align	2
 8814              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 8815 0000 00000000 		.space	8
 8815      00000000 
 8816              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 8817              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 8818              		.align	2
 8821              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 8822 0000 00000000 		.space	4
 8823              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 8824              		.align	1
 8825              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav
 8826              		.syntax unified
 8827              		.code	16
 8828              		.thumb_func
 8829              		.fpu softvfp
 8831              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:
 8832              	.LFB4007:
  19:mculib3/src/pin.h ****    {
 8833              		.loc 12 19 0
 8834              		.cfi_startproc
 8835              		@ args = 0, pretend = 0, frame = 0
 8836              		@ frame_needed = 1, uses_anonymous_args = 0
 8837 0000 80B5     		push	{r7, lr}
 8838              	.LCFI440:
 8839              		.cfi_def_cfa_offset 8
 8840              		.cfi_offset 7, -8
 8841              		.cfi_offset 14, -4
 8842 0002 00AF     		add	r7, sp, #0
 8843              	.LCFI441:
 8844              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8845              		.loc 12 21 0
 8846 0004 0F4B     		ldr	r3, .L445
 8847 0006 1B68     		ldr	r3, [r3]
 8848 0008 0122     		movs	r2, #1
 8849 000a 1340     		ands	r3, r2
ARM GAS  /tmp/cc03sYHg.s 			page 234


 8850 000c 0AD1     		bne	.L443
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8851              		.loc 12 21 0 is_stmt 0 discriminator 1
 8852 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 8853 0012 0100     		movs	r1, r0
 8854 0014 0C4B     		ldr	r3, .L445+4
 8855 0016 0F22     		movs	r2, #15
 8856 0018 1800     		movs	r0, r3
 8857 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8858 001e 094B     		ldr	r3, .L445
 8859 0020 0122     		movs	r2, #1
 8860 0022 1A60     		str	r2, [r3]
 8861              	.L443:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8862              		.loc 12 22 0 is_stmt 1
 8863 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8864 0028 0300     		movs	r3, r0
 8865 002a 1800     		movs	r0, r3
 8866 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8867              		.loc 12 24 0
 8868 0030 054B     		ldr	r3, .L445+4
 8869 0032 1B68     		ldr	r3, [r3]
 8870 0034 1800     		movs	r0, r3
 8871 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 8872              		.loc 12 25 0
 8873 003a 034B     		ldr	r3, .L445+4
  26:mculib3/src/pin.h **** 
 8874              		.loc 12 26 0
 8875 003c 1800     		movs	r0, r3
 8876 003e BD46     		mov	sp, r7
 8877              		@ sp needed
 8878 0040 80BD     		pop	{r7, pc}
 8879              	.L446:
 8880 0042 C046     		.align	2
 8881              	.L445:
 8882 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 8883 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 8884              		.cfi_endproc
 8885              	.LFE4007:
 8887              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 8888              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 8889              		.align	2
 8892              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 8893 0000 00000000 		.space	8
 8893      00000000 
 8894              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 8895              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 8896              		.align	2
 8899              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 8900 0000 00000000 		.space	4
 8901              		.section	.text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav,"axG",%progbit
 8902              		.align	1
 8903              		.weak	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav
 8904              		.syntax unified
 8905              		.code	16
ARM GAS  /tmp/cc03sYHg.s 			page 235


 8906              		.thumb_func
 8907              		.fpu softvfp
 8909              	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:
 8910              	.LFB4008:
  19:mculib3/src/pin.h ****    {
 8911              		.loc 12 19 0
 8912              		.cfi_startproc
 8913              		@ args = 0, pretend = 0, frame = 0
 8914              		@ frame_needed = 1, uses_anonymous_args = 0
 8915 0000 80B5     		push	{r7, lr}
 8916              	.LCFI442:
 8917              		.cfi_def_cfa_offset 8
 8918              		.cfi_offset 7, -8
 8919              		.cfi_offset 14, -4
 8920 0002 00AF     		add	r7, sp, #0
 8921              	.LCFI443:
 8922              		.cfi_def_cfa_register 7
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8923              		.loc 12 21 0
 8924 0004 0F4B     		ldr	r3, .L450
 8925 0006 1B68     		ldr	r3, [r3]
 8926 0008 0122     		movs	r2, #1
 8927 000a 1340     		ands	r3, r2
 8928 000c 0AD1     		bne	.L448
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 8929              		.loc 12 21 0 is_stmt 0 discriminator 1
 8930 000e FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 8931 0012 0100     		movs	r1, r0
 8932 0014 0C4B     		ldr	r3, .L450+4
 8933 0016 0E22     		movs	r2, #14
 8934 0018 1800     		movs	r0, r3
 8935 001a FFF7FEFF 		bl	_ZN3PinC1ERN3mcu4GPIOEi
 8936 001e 094B     		ldr	r3, .L450
 8937 0020 0122     		movs	r2, #1
 8938 0022 1A60     		str	r2, [r3]
 8939              	.L448:
  22:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
 8940              		.loc 12 22 0 is_stmt 1
 8941 0024 FFF7FEFF 		bl	_ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
 8942 0028 0300     		movs	r3, r0
 8943 002a 1800     		movs	r0, r3
 8944 002c FFF7FEFF 		bl	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
  24:mculib3/src/pin.h ****       return pin;
 8945              		.loc 12 24 0
 8946 0030 054B     		ldr	r3, .L450+4
 8947 0032 1B68     		ldr	r3, [r3]
 8948 0034 1800     		movs	r0, r3
 8949 0036 FFF7FEFF 		bl	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv
  25:mculib3/src/pin.h ****    }
 8950              		.loc 12 25 0
 8951 003a 034B     		ldr	r3, .L450+4
  26:mculib3/src/pin.h **** 
 8952              		.loc 12 26 0
 8953 003c 1800     		movs	r0, r3
 8954 003e BD46     		mov	sp, r7
 8955              		@ sp needed
 8956 0040 80BD     		pop	{r7, pc}
ARM GAS  /tmp/cc03sYHg.s 			page 236


 8957              	.L451:
 8958 0042 C046     		.align	2
 8959              	.L450:
 8960 0044 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 8961 0048 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 8962              		.cfi_endproc
 8963              	.LFE4008:
 8965              		.section	.text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_
 8966              		.align	1
 8967              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi
 8968              		.syntax unified
 8969              		.code	16
 8970              		.thumb_func
 8971              		.fpu softvfp
 8973              	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS
 8974              	.LFB4004:
  44:mculib3/src/pin.h **** {
 8975              		.loc 12 44 0
 8976              		.cfi_startproc
 8977              		@ args = 0, pretend = 0, frame = 8
 8978              		@ frame_needed = 1, uses_anonymous_args = 0
 8979 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 8980              	.LCFI444:
 8981              		.cfi_def_cfa_offset 20
 8982              		.cfi_offset 4, -20
 8983              		.cfi_offset 5, -16
 8984              		.cfi_offset 6, -12
 8985              		.cfi_offset 7, -8
 8986              		.cfi_offset 14, -4
 8987 0002 85B0     		sub	sp, sp, #20
 8988              	.LCFI445:
 8989              		.cfi_def_cfa_offset 40
 8990 0004 02AF     		add	r7, sp, #8
 8991              	.LCFI446:
 8992              		.cfi_def_cfa 7, 32
 8993 0006 7860     		str	r0, [r7, #4]
  46:mculib3/src/pin.h **** }
 8994              		.loc 12 46 0
 8995 0008 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav
 8996 000c 0400     		movs	r4, r0
 8997 000e FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav
 8998 0012 0500     		movs	r5, r0
 8999 0014 FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav
 9000 0018 0600     		movs	r6, r0
 9001 001a FFF7FEFF 		bl	_ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav
 9002 001e 0300     		movs	r3, r0
 9003 0020 7868     		ldr	r0, [r7, #4]
 9004 0022 0093     		str	r3, [sp]
 9005 0024 3300     		movs	r3, r6
 9006 0026 2A00     		movs	r2, r5
 9007 0028 2100     		movs	r1, r4
 9008 002a FFF7FEFF 		bl	_ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_
 9009              		.loc 12 47 0
 9010 002e 7868     		ldr	r0, [r7, #4]
 9011 0030 BD46     		mov	sp, r7
 9012 0032 03B0     		add	sp, sp, #12
 9013              		@ sp needed
ARM GAS  /tmp/cc03sYHg.s 			page 237


 9014 0034 F0BD     		pop	{r4, r5, r6, r7, pc}
 9015              		.cfi_endproc
 9016              	.LFE4004:
 9018              		.weak	_Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi
 9019              		.thumb_set _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3
 9020              		.section	.text._ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3E
 9021              		.align	1
 9022              		.weak	_ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv
 9023              		.syntax unified
 9024              		.code	16
 9025              		.thumb_func
 9026              		.fpu softvfp
 9028              	_ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv:
 9029              	.LFB4009:
 122:mculib3/src/periph/usart_f0.h **** 
 123:mculib3/src/periph/usart_f0.h **** 
 124:mculib3/src/periph/usart_f0.h **** template <class Pin> constexpr PinMode USART::pin_mode()
 125:mculib3/src/periph/usart_f0.h **** {
 126:mculib3/src/periph/usart_f0.h ****    if      constexpr (std::is_same_v<Pin, PA9> or std::is_same_v<Pin, PA10>) return PinMode::Altern
 127:mculib3/src/periph/usart_f0.h ****    else if constexpr (std::is_same_v<Pin, PB6> or std::is_same_v<Pin, PB7>)  return PinMode::Altern
 128:mculib3/src/periph/usart_f0.h ****    else if constexpr (std::is_same_v<Pin, PA2> or std::is_same_v<Pin, PA3>)  return PinMode::Altern
 129:mculib3/src/periph/usart_f0.h ****    else static_assert (always_false_v<Pin>, "   class
 130:mculib3/src/periph/usart_f0.h **** }
 131:mculib3/src/periph/usart_f0.h **** 
 132:mculib3/src/periph/usart_f0.h **** 
 133:mculib3/src/periph/usart_f0.h **** template<class Pin> constexpr Periph USART::default_stream()
 134:mculib3/src/periph/usart_f0.h **** {
 135:mculib3/src/periph/usart_f0.h ****    if      constexpr (std::is_same_v<Pin, PA9>  or std::is_same_v<Pin, PB6> or std::is_same_v<Pin, 
 136:mculib3/src/periph/usart_f0.h ****    else if constexpr (std::is_same_v<Pin, PA10> or std::is_same_v<Pin, PB7> or std::is_same_v<Pin, 
 137:mculib3/src/periph/usart_f0.h ****    else static_assert (always_false_v<Pin>, "   class
 138:mculib3/src/periph/usart_f0.h **** }
 139:mculib3/src/periph/usart_f0.h **** 
 140:mculib3/src/periph/usart_f0.h **** 
 141:mculib3/src/periph/usart_f0.h **** template<Periph usart, class TXpin, class RXpin> void USART::pin_static_assert()
 9030              		.loc 13 141 0
 9031              		.cfi_startproc
 9032              		@ args = 0, pretend = 0, frame = 0
 9033              		@ frame_needed = 1, uses_anonymous_args = 0
 9034 0000 80B5     		push	{r7, lr}
 9035              	.LCFI447:
 9036              		.cfi_def_cfa_offset 8
 9037              		.cfi_offset 7, -8
 9038              		.cfi_offset 14, -4
 9039 0002 00AF     		add	r7, sp, #0
 9040              	.LCFI448:
 9041              		.cfi_def_cfa_register 7
 142:mculib3/src/periph/usart_f0.h **** {
 143:mculib3/src/periph/usart_f0.h ****    if constexpr (usart == Periph::USART1) {
 144:mculib3/src/periph/usart_f0.h ****       static_assert (
 145:mculib3/src/periph/usart_f0.h ****             (std::is_same_v<TXpin, PA9> and std::is_same_v<RXpin, PA10>)
 146:mculib3/src/periph/usart_f0.h ****          or (std::is_same_v<TXpin, PB6> and std::is_same_v<RXpin, PB7 >)
 147:mculib3/src/periph/usart_f0.h ****          or (std::is_same_v<TXpin, PA2> and std::is_same_v<RXpin, PA3 >)
 148:mculib3/src/periph/usart_f0.h ****          , "USART1      TX/RX: PA2/PA3, PA9/PA1
 149:mculib3/src/periph/usart_f0.h ****    } 
 150:mculib3/src/periph/usart_f0.h **** }
 9042              		.loc 13 150 0
 9043 0004 C046     		nop
ARM GAS  /tmp/cc03sYHg.s 			page 238


 9044 0006 BD46     		mov	sp, r7
 9045              		@ sp needed
 9046 0008 80BD     		pop	{r7, pc}
 9047              		.cfi_endproc
 9048              	.LFE4009:
 9050              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeE
 9051              		.align	1
 9052              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
 9053              		.syntax unified
 9054              		.code	16
 9055              		.thumb_func
 9056              		.fpu softvfp
 9058              	_ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv:
 9059              	.LFB4010:
  50:mculib3/src/periph/gpio_f0_f4_f7.h ****    void toggle   (size_t n) { is_set(n) ? clear(n) : set(n); }
  51:mculib3/src/periph/gpio_f0_f4_f7.h ****    void atomic_write (uint32_t value) {BSRR = value;}
  52:mculib3/src/periph/gpio_f0_f4_f7.h ****    
  53:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<class Pin_, PinMode> void init();
  54:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  55:mculib3/src/periph/gpio_f0_f4_f7.h **** private:
  56:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (Mode);
  57:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (AF);
  58:mculib3/src/periph/gpio_f0_f4_f7.h **** };
  59:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  60:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  61:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  62:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  63:mculib3/src/periph/gpio_f0_f4_f7.h **** #if not defined(USE_MOCK_GPIO)
  64:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOA, GPIO&> make_reference() { return *reinterpr
 9060              		.loc 11 64 0
 9061              		.cfi_startproc
 9062              		@ args = 0, pretend = 0, frame = 0
 9063              		@ frame_needed = 1, uses_anonymous_args = 0
 9064 0000 80B5     		push	{r7, lr}
 9065              	.LCFI449:
 9066              		.cfi_def_cfa_offset 8
 9067              		.cfi_offset 7, -8
 9068              		.cfi_offset 14, -4
 9069 0002 00AF     		add	r7, sp, #0
 9070              	.LCFI450:
 9071              		.cfi_def_cfa_register 7
 9072              		.loc 11 64 0
 9073 0004 9023     		movs	r3, #144
 9074 0006 DB05     		lsls	r3, r3, #23
 9075 0008 1800     		movs	r0, r3
 9076 000a BD46     		mov	sp, r7
 9077              		@ sp needed
 9078 000c 80BD     		pop	{r7, pc}
 9079              		.cfi_endproc
 9080              	.LFE4010:
 9082              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 9083              		.align	1
 9084              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
 9085              		.syntax unified
 9086              		.code	16
 9087              		.thumb_func
 9088              		.fpu softvfp
ARM GAS  /tmp/cc03sYHg.s 			page 239


 9090              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv:
 9091              	.LFB4011:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 9092              		.loc 2 55 0
 9093              		.cfi_startproc
 9094              		@ args = 0, pretend = 0, frame = 8
 9095              		@ frame_needed = 1, uses_anonymous_args = 0
 9096 0000 80B5     		push	{r7, lr}
 9097              	.LCFI451:
 9098              		.cfi_def_cfa_offset 8
 9099              		.cfi_offset 7, -8
 9100              		.cfi_offset 14, -4
 9101 0002 82B0     		sub	sp, sp, #8
 9102              	.LCFI452:
 9103              		.cfi_def_cfa_offset 16
 9104 0004 00AF     		add	r7, sp, #0
 9105              	.LCFI453:
 9106              		.cfi_def_cfa_register 7
 9107 0006 7860     		str	r0, [r7, #4]
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 9108              		.loc 2 57 0
 9109 0008 7B68     		ldr	r3, [r7, #4]
 9110 000a 5A69     		ldr	r2, [r3, #20]
 9111 000c 8021     		movs	r1, #128
 9112 000e 8902     		lsls	r1, r1, #10
 9113 0010 0A43     		orrs	r2, r1
 9114 0012 5A61     		str	r2, [r3, #20]
  81:mculib3/src/periph/rcc_f0.h **** 
 9115              		.loc 2 81 0
 9116 0014 C046     		nop
 9117 0016 BD46     		mov	sp, r7
 9118 0018 02B0     		add	sp, sp, #8
 9119              		@ sp needed
 9120 001a 80BD     		pop	{r7, pc}
 9121              		.cfi_endproc
 9122              	.LFE4011:
 9124              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv,"axG",%progbits,
 9125              		.align	1
 9126              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv
 9127              		.syntax unified
 9128              		.code	16
 9129              		.thumb_func
 9130              		.fpu softvfp
 9132              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv:
 9133              	.LFB4012:
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOB, GPIO&> make_reference() { return *reinterpr
  66:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
  67:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOD, GPIO&> make_reference() { return *reinterpr
  68:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOF, GPIO&> make_reference() { return *reinterpr
  69:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  70:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOE, GPIO&> make_reference() { return *reinterpr
  71:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOG, GPIO&> make_reference() { return *reinterpr
  72:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOH, GPIO&> make_reference() { return *reinterpr
  73:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOI, GPIO&> make_reference() { return *reinterpr
  74:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  75:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif // #if not defined(USE_MOCK_GPIO)
  76:mculib3/src/periph/gpio_f0_f4_f7.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 240


  77:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  78:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  79:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  80:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  81:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  82:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  83:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  84:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  85:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  86:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  87:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (Mode v)
  89:mculib3/src/periph/gpio_f0_f4_f7.h **** {
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { MODER.MODE0  = v; return *this; }
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
  92:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
  94:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 100:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 101:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 102:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { MODER.MODE12 = v; return *this; }
 103:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
 105:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 107:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (AF v)
 109:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 110:mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { AFR.AF0  = v; return *this; }
 111:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { AFR.AF1  = v; return *this; }
 112:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { AFR.AF2  = v; return *this; }
 113:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { AFR.AF3  = v; return *this; }
 114:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { AFR.AF4  = v; return *this; }
 115:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { AFR.AF5  = v; return *this; }
 116:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { AFR.AF6  = v; return *this; }
 117:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { AFR.AF7  = v; return *this; }
 118:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { AFR.AF8  = v; return *this; }
 119:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { AFR.AF9  = v; return *this; }
 120:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { AFR.AF10 = v; return *this; }
 121:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { AFR.AF10 = v; return *this; }
 122:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { AFR.AF12 = v; return *this; }
 123:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { AFR.AF13 = v; return *this; }
 124:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { AFR.AF14 = v; return *this; }
 125:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { AFR.AF15 = v; return *this; }
 126:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 127:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** template<class Pin_, PinMode v> void GPIO::init()
 9134              		.loc 11 128 0
 9135              		.cfi_startproc
 9136              		@ args = 0, pretend = 0, frame = 8
 9137              		@ frame_needed = 1, uses_anonymous_args = 0
 9138 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 241


 9139              	.LCFI454:
 9140              		.cfi_def_cfa_offset 8
 9141              		.cfi_offset 7, -8
 9142              		.cfi_offset 14, -4
 9143 0002 82B0     		sub	sp, sp, #8
 9144              	.LCFI455:
 9145              		.cfi_def_cfa_offset 16
 9146 0004 00AF     		add	r7, sp, #0
 9147              	.LCFI456:
 9148              		.cfi_def_cfa_register 7
 9149 0006 7860     		str	r0, [r7, #4]
 129:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 130:mculib3/src/periph/gpio_f0_f4_f7.h ****    if constexpr (v == PinMode::Input) {
 131:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Input);
 132:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 133:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Output) {
 134:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Output);
 135:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 136:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Output) {
 137:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Analog);
 138:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 139:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_0) {
 140:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 141:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_0);
 142:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 143:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_1) {
 144:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 9150              		.loc 11 144 0
 9151 0008 7B68     		ldr	r3, [r7, #4]
 9152 000a 0221     		movs	r1, #2
 9153 000c 1800     		movs	r0, r3
 9154 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
 145:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_1);
 9155              		.loc 11 145 0
 9156 0012 7B68     		ldr	r3, [r7, #4]
 9157 0014 0121     		movs	r1, #1
 9158 0016 1800     		movs	r0, r3
 9159 0018 FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE
 146:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 147:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_2) {
 148:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 149:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_2);
 150:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 151:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_4) {
 152:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 153:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_4);
 154:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 155:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_5) {
 156:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 157:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_5);
 158:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 159:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_7) {
 160:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 161:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_7);
 162:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 163:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
 164:mculib3/src/periph/gpio_f0_f4_f7.h ****    } else if constexpr (v == PinMode::Alternate_8) {
ARM GAS  /tmp/cc03sYHg.s 			page 242


 165:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n> (Mode::Alternate);
 166:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_8);
 167:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
 168:mculib3/src/periph/gpio_f0_f4_f7.h ****    }
 169:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 9160              		.loc 11 169 0
 9161 001c C046     		nop
 9162 001e BD46     		mov	sp, r7
 9163 0020 02B0     		add	sp, sp, #8
 9164              		@ sp needed
 9165 0022 80BD     		pop	{r7, pc}
 9166              		.cfi_endproc
 9167              	.LFE4012:
 9169              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv,"axG",%progbits,
 9170              		.align	1
 9171              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv
 9172              		.syntax unified
 9173              		.code	16
 9174              		.thumb_func
 9175              		.fpu softvfp
 9177              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv:
 9178              	.LFB4013:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 9179              		.loc 11 128 0
 9180              		.cfi_startproc
 9181              		@ args = 0, pretend = 0, frame = 8
 9182              		@ frame_needed = 1, uses_anonymous_args = 0
 9183 0000 80B5     		push	{r7, lr}
 9184              	.LCFI457:
 9185              		.cfi_def_cfa_offset 8
 9186              		.cfi_offset 7, -8
 9187              		.cfi_offset 14, -4
 9188 0002 82B0     		sub	sp, sp, #8
 9189              	.LCFI458:
 9190              		.cfi_def_cfa_offset 16
 9191 0004 00AF     		add	r7, sp, #0
 9192              	.LCFI459:
 9193              		.cfi_def_cfa_register 7
 9194 0006 7860     		str	r0, [r7, #4]
 144:mculib3/src/periph/gpio_f0_f4_f7.h ****       set<Pin_::n>   (AF::_1);
 9195              		.loc 11 144 0
 9196 0008 7B68     		ldr	r3, [r7, #4]
 9197 000a 0221     		movs	r1, #2
 9198 000c 1800     		movs	r0, r3
 9199 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
 145:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 9200              		.loc 11 145 0
 9201 0012 7B68     		ldr	r3, [r7, #4]
 9202 0014 0121     		movs	r1, #1
 9203 0016 1800     		movs	r0, r3
 9204 0018 FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE
 9205              		.loc 11 169 0
 9206 001c C046     		nop
 9207 001e BD46     		mov	sp, r7
 9208 0020 02B0     		add	sp, sp, #8
 9209              		@ sp needed
 9210 0022 80BD     		pop	{r7, pc}
ARM GAS  /tmp/cc03sYHg.s 			page 243


 9211              		.cfi_endproc
 9212              	.LFE4013:
 9214              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeE
 9215              		.align	1
 9216              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
 9217              		.syntax unified
 9218              		.code	16
 9219              		.thumb_func
 9220              		.fpu softvfp
 9222              	_ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:
 9223              	.LFB4014:
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
 9224              		.loc 11 65 0
 9225              		.cfi_startproc
 9226              		@ args = 0, pretend = 0, frame = 0
 9227              		@ frame_needed = 1, uses_anonymous_args = 0
 9228 0000 80B5     		push	{r7, lr}
 9229              	.LCFI460:
 9230              		.cfi_def_cfa_offset 8
 9231              		.cfi_offset 7, -8
 9232              		.cfi_offset 14, -4
 9233 0002 00AF     		add	r7, sp, #0
 9234              	.LCFI461:
 9235              		.cfi_def_cfa_register 7
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
 9236              		.loc 11 65 0
 9237 0004 014B     		ldr	r3, .L462
 9238 0006 1800     		movs	r0, r3
 9239 0008 BD46     		mov	sp, r7
 9240              		@ sp needed
 9241 000a 80BD     		pop	{r7, pc}
 9242              	.L463:
 9243              		.align	2
 9244              	.L462:
 9245 000c 00040048 		.word	1207960576
 9246              		.cfi_endproc
 9247              	.LFE4014:
 9249              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 9250              		.align	1
 9251              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
 9252              		.syntax unified
 9253              		.code	16
 9254              		.thumb_func
 9255              		.fpu softvfp
 9257              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv:
 9258              	.LFB4015:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 9259              		.loc 2 55 0
 9260              		.cfi_startproc
 9261              		@ args = 0, pretend = 0, frame = 8
 9262              		@ frame_needed = 1, uses_anonymous_args = 0
 9263 0000 80B5     		push	{r7, lr}
 9264              	.LCFI462:
 9265              		.cfi_def_cfa_offset 8
 9266              		.cfi_offset 7, -8
 9267              		.cfi_offset 14, -4
 9268 0002 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cc03sYHg.s 			page 244


 9269              	.LCFI463:
 9270              		.cfi_def_cfa_offset 16
 9271 0004 00AF     		add	r7, sp, #0
 9272              	.LCFI464:
 9273              		.cfi_def_cfa_register 7
 9274 0006 7860     		str	r0, [r7, #4]
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 9275              		.loc 2 58 0
 9276 0008 7B68     		ldr	r3, [r7, #4]
 9277 000a 5A69     		ldr	r2, [r3, #20]
 9278 000c 8021     		movs	r1, #128
 9279 000e C902     		lsls	r1, r1, #11
 9280 0010 0A43     		orrs	r2, r1
 9281 0012 5A61     		str	r2, [r3, #20]
  81:mculib3/src/periph/rcc_f0.h **** 
 9282              		.loc 2 81 0
 9283 0014 C046     		nop
 9284 0016 BD46     		mov	sp, r7
 9285 0018 02B0     		add	sp, sp, #8
 9286              		@ sp needed
 9287 001a 80BD     		pop	{r7, pc}
 9288              		.cfi_endproc
 9289              	.LFE4015:
 9291              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 9292              		.align	1
 9293              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv
 9294              		.syntax unified
 9295              		.code	16
 9296              		.thumb_func
 9297              		.fpu softvfp
 9299              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv:
 9300              	.LFB4016:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 9301              		.loc 11 128 0
 9302              		.cfi_startproc
 9303              		@ args = 0, pretend = 0, frame = 8
 9304              		@ frame_needed = 1, uses_anonymous_args = 0
 9305 0000 80B5     		push	{r7, lr}
 9306              	.LCFI465:
 9307              		.cfi_def_cfa_offset 8
 9308              		.cfi_offset 7, -8
 9309              		.cfi_offset 14, -4
 9310 0002 82B0     		sub	sp, sp, #8
 9311              	.LCFI466:
 9312              		.cfi_def_cfa_offset 16
 9313 0004 00AF     		add	r7, sp, #0
 9314              	.LCFI467:
 9315              		.cfi_def_cfa_register 7
 9316 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 9317              		.loc 11 134 0
 9318 0008 7B68     		ldr	r3, [r7, #4]
 9319 000a 0121     		movs	r1, #1
 9320 000c 1800     		movs	r0, r3
 9321 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
 9322              		.loc 11 169 0
 9323 0012 C046     		nop
ARM GAS  /tmp/cc03sYHg.s 			page 245


 9324 0014 BD46     		mov	sp, r7
 9325 0016 02B0     		add	sp, sp, #8
 9326              		@ sp needed
 9327 0018 80BD     		pop	{r7, pc}
 9328              		.cfi_endproc
 9329              	.LFE4016:
 9331              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamE
 9332              		.align	1
 9333              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv
 9334              		.syntax unified
 9335              		.code	16
 9336              		.thumb_func
 9337              		.fpu softvfp
 9339              	_ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:
 9340              	.LFB4017:
  51:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream3,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 9341              		.loc 16 51 0
 9342              		.cfi_startproc
 9343              		@ args = 0, pretend = 0, frame = 0
 9344              		@ frame_needed = 1, uses_anonymous_args = 0
 9345 0000 80B5     		push	{r7, lr}
 9346              	.LCFI468:
 9347              		.cfi_def_cfa_offset 8
 9348              		.cfi_offset 7, -8
 9349              		.cfi_offset 14, -4
 9350 0002 00AF     		add	r7, sp, #0
 9351              	.LCFI469:
 9352              		.cfi_def_cfa_register 7
  51:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream3,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 9353              		.loc 16 51 0
 9354 0004 014B     		ldr	r3, .L468
 9355 0006 1800     		movs	r0, r3
 9356 0008 BD46     		mov	sp, r7
 9357              		@ sp needed
 9358 000a 80BD     		pop	{r7, pc}
 9359              	.L469:
 9360              		.align	2
 9361              	.L468:
 9362 000c 1C000240 		.word	1073872924
 9363              		.cfi_endproc
 9364              	.LFE4017:
 9366              		.section	.text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_strea
 9367              		.align	1
 9368              		.weak	_ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeE
 9369              		.syntax unified
 9370              		.code	16
 9371              		.thumb_func
 9372              		.fpu softvfp
 9374              	_ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:
 9375              	.LFB4018:
  52:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream4,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 9376              		.loc 16 52 0
 9377              		.cfi_startproc
 9378              		@ args = 0, pretend = 0, frame = 0
 9379              		@ frame_needed = 1, uses_anonymous_args = 0
 9380 0000 80B5     		push	{r7, lr}
 9381              	.LCFI470:
ARM GAS  /tmp/cc03sYHg.s 			page 246


 9382              		.cfi_def_cfa_offset 8
 9383              		.cfi_offset 7, -8
 9384              		.cfi_offset 14, -4
 9385 0002 00AF     		add	r7, sp, #0
 9386              	.LCFI471:
 9387              		.cfi_def_cfa_register 7
  52:mculib3/src/periph/dma_stream_f0_f1.h **** SFINAE(DMA1_stream4,DMA_stream) make_reference() {return *reinterpret_cast<DMA_stream*>(DMA1_Channe
 9388              		.loc 16 52 0
 9389 0004 014B     		ldr	r3, .L472
 9390 0006 1800     		movs	r0, r3
 9391 0008 BD46     		mov	sp, r7
 9392              		@ sp needed
 9393 000a 80BD     		pop	{r7, pc}
 9394              	.L473:
 9395              		.align	2
 9396              	.L472:
 9397 000c 30000240 		.word	1073872944
 9398              		.cfi_endproc
 9399              	.LFE4018:
 9401              		.section	.text._ZN10Net_bufferILj255EEC2Ev,"axG",%progbits,_ZN10Net_bufferILj255EEC5Ev,comdat
 9402              		.align	1
 9403              		.weak	_ZN10Net_bufferILj255EEC2Ev
 9404              		.syntax unified
 9405              		.code	16
 9406              		.thumb_func
 9407              		.fpu softvfp
 9409              	_ZN10Net_bufferILj255EEC2Ev:
 9410              	.LFB4021:
  19:mculib3/src/net_buffer.h **** public:
 9411              		.loc 22 19 0
 9412              		.cfi_startproc
 9413              		@ args = 0, pretend = 0, frame = 8
 9414              		@ frame_needed = 1, uses_anonymous_args = 0
 9415 0000 80B5     		push	{r7, lr}
 9416              	.LCFI472:
 9417              		.cfi_def_cfa_offset 8
 9418              		.cfi_offset 7, -8
 9419              		.cfi_offset 14, -4
 9420 0002 82B0     		sub	sp, sp, #8
 9421              	.LCFI473:
 9422              		.cfi_def_cfa_offset 16
 9423 0004 00AF     		add	r7, sp, #0
 9424              	.LCFI474:
 9425              		.cfi_def_cfa_register 7
 9426 0006 7860     		str	r0, [r7, #4]
 9427              	.LBB19:
  19:mculib3/src/net_buffer.h **** public:
 9428              		.loc 22 19 0
 9429 0008 7A68     		ldr	r2, [r7, #4]
 9430 000a 8023     		movs	r3, #128
 9431 000c 5B00     		lsls	r3, r3, #1
 9432 000e 0021     		movs	r1, #0
 9433 0010 D150     		str	r1, [r2, r3]
 9434 0012 7A68     		ldr	r2, [r7, #4]
 9435 0014 8223     		movs	r3, #130
 9436 0016 5B00     		lsls	r3, r3, #1
 9437 0018 0021     		movs	r1, #0
ARM GAS  /tmp/cc03sYHg.s 			page 247


 9438 001a D150     		str	r1, [r2, r3]
 9439              	.LBE19:
 9440 001c 7B68     		ldr	r3, [r7, #4]
 9441 001e 1800     		movs	r0, r3
 9442 0020 BD46     		mov	sp, r7
 9443 0022 02B0     		add	sp, sp, #8
 9444              		@ sp needed
 9445 0024 80BD     		pop	{r7, pc}
 9446              		.cfi_endproc
 9447              	.LFE4021:
 9449              		.weak	_ZN10Net_bufferILj255EEC1Ev
 9450              		.thumb_set _ZN10Net_bufferILj255EEC1Ev,_ZN10Net_bufferILj255EEC2Ev
 9451              		.section	.text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS
 9452              		.align	1
 9453              		.weak	_ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6Periph
 9454              		.syntax unified
 9455              		.code	16
 9456              		.thumb_func
 9457              		.fpu softvfp
 9459              	_ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7C
 9460              	.LFB4023:
  78:mculib3/src/uart.h ****        Pin &tx, Pin &rx, Pin &rts, USART &usart, DMA &dma, DMA_stream &TXstream, DMA_stream &RXstre
 9461              		.loc 23 78 0
 9462              		.cfi_startproc
 9463              		@ args = 24, pretend = 0, frame = 16
 9464              		@ frame_needed = 1, uses_anonymous_args = 0
 9465 0000 80B5     		push	{r7, lr}
 9466              	.LCFI475:
 9467              		.cfi_def_cfa_offset 8
 9468              		.cfi_offset 7, -8
 9469              		.cfi_offset 14, -4
 9470 0002 84B0     		sub	sp, sp, #16
 9471              	.LCFI476:
 9472              		.cfi_def_cfa_offset 24
 9473 0004 00AF     		add	r7, sp, #0
 9474              	.LCFI477:
 9475              		.cfi_def_cfa_register 7
 9476 0006 F860     		str	r0, [r7, #12]
 9477 0008 B960     		str	r1, [r7, #8]
 9478 000a 7A60     		str	r2, [r7, #4]
 9479 000c 3B60     		str	r3, [r7]
 9480              	.LBB20:
  79:mculib3/src/uart.h ****    {
 9481              		.loc 23 79 0
 9482 000e FB68     		ldr	r3, [r7, #12]
 9483 0010 1800     		movs	r0, r3
 9484 0012 FFF7FEFF 		bl	_ZN10Net_bufferILj255EEC1Ev
 9485 0016 FA68     		ldr	r2, [r7, #12]
 9486 0018 8423     		movs	r3, #132
 9487 001a 5B00     		lsls	r3, r3, #1
 9488 001c B968     		ldr	r1, [r7, #8]
 9489 001e D150     		str	r1, [r2, r3]
 9490 0020 FA68     		ldr	r2, [r7, #12]
 9491 0022 8623     		movs	r3, #134
 9492 0024 5B00     		lsls	r3, r3, #1
 9493 0026 7968     		ldr	r1, [r7, #4]
 9494 0028 D150     		str	r1, [r2, r3]
ARM GAS  /tmp/cc03sYHg.s 			page 248


 9495 002a FA68     		ldr	r2, [r7, #12]
 9496 002c 8823     		movs	r3, #136
 9497 002e 5B00     		lsls	r3, r3, #1
 9498 0030 3968     		ldr	r1, [r7]
 9499 0032 D150     		str	r1, [r2, r3]
 9500 0034 FA68     		ldr	r2, [r7, #12]
 9501 0036 8A23     		movs	r3, #138
 9502 0038 5B00     		lsls	r3, r3, #1
 9503 003a F969     		ldr	r1, [r7, #28]
 9504 003c D150     		str	r1, [r2, r3]
 9505 003e FA68     		ldr	r2, [r7, #12]
 9506 0040 8C23     		movs	r3, #140
 9507 0042 5B00     		lsls	r3, r3, #1
 9508 0044 B969     		ldr	r1, [r7, #24]
 9509 0046 D150     		str	r1, [r2, r3]
 9510 0048 FA68     		ldr	r2, [r7, #12]
 9511 004a 8E23     		movs	r3, #142
 9512 004c 5B00     		lsls	r3, r3, #1
 9513 004e 396A     		ldr	r1, [r7, #32]
 9514 0050 D150     		str	r1, [r2, r3]
 9515 0052 FA68     		ldr	r2, [r7, #12]
 9516 0054 9023     		movs	r3, #144
 9517 0056 5B00     		lsls	r3, r3, #1
 9518 0058 796A     		ldr	r1, [r7, #36]
 9519 005a D150     		str	r1, [r2, r3]
 9520 005c FA68     		ldr	r2, [r7, #12]
 9521 005e 9223     		movs	r3, #146
 9522 0060 5B00     		lsls	r3, r3, #1
 9523 0062 B96A     		ldr	r1, [r7, #40]
 9524 0064 D150     		str	r1, [r2, r3]
 9525 0066 FA68     		ldr	r2, [r7, #12]
 9526 0068 9423     		movs	r3, #148
 9527 006a 5B00     		lsls	r3, r3, #1
 9528 006c F96A     		ldr	r1, [r7, #44]
 9529 006e D150     		str	r1, [r2, r3]
 9530              	.LBE20:
  81:mculib3/src/uart.h **** 
 9531              		.loc 23 81 0
 9532 0070 FB68     		ldr	r3, [r7, #12]
 9533 0072 1800     		movs	r0, r3
 9534 0074 BD46     		mov	sp, r7
 9535 0076 04B0     		add	sp, sp, #16
 9536              		@ sp needed
 9537 0078 80BD     		pop	{r7, pc}
 9538              		.cfi_endproc
 9539              	.LFE4023:
 9541              		.weak	_ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6Periph
 9542              		.thumb_set _ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6P
 9543              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 9544              		.align	1
 9545              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv
 9546              		.syntax unified
 9547              		.code	16
 9548              		.thumb_func
 9549              		.fpu softvfp
 9551              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv:
 9552              	.LFB4025:
ARM GAS  /tmp/cc03sYHg.s 			page 249


  55:mculib3/src/periph/rcc_f0.h **** 	{
 9553              		.loc 2 55 0
 9554              		.cfi_startproc
 9555              		@ args = 0, pretend = 0, frame = 8
 9556              		@ frame_needed = 1, uses_anonymous_args = 0
 9557 0000 80B5     		push	{r7, lr}
 9558              	.LCFI478:
 9559              		.cfi_def_cfa_offset 8
 9560              		.cfi_offset 7, -8
 9561              		.cfi_offset 14, -4
 9562 0002 82B0     		sub	sp, sp, #8
 9563              	.LCFI479:
 9564              		.cfi_def_cfa_offset 16
 9565 0004 00AF     		add	r7, sp, #0
 9566              	.LCFI480:
 9567              		.cfi_def_cfa_register 7
 9568 0006 7860     		str	r0, [r7, #4]
  63:mculib3/src/periph/rcc_f0.h **** 
 9569              		.loc 2 63 0
 9570 0008 7B68     		ldr	r3, [r7, #4]
 9571 000a 9A69     		ldr	r2, [r3, #24]
 9572 000c 8021     		movs	r1, #128
 9573 000e C901     		lsls	r1, r1, #7
 9574 0010 0A43     		orrs	r2, r1
 9575 0012 9A61     		str	r2, [r3, #24]
  81:mculib3/src/periph/rcc_f0.h **** 
 9576              		.loc 2 81 0
 9577 0014 C046     		nop
 9578 0016 BD46     		mov	sp, r7
 9579 0018 02B0     		add	sp, sp, #8
 9580              		@ sp needed
 9581 001a 80BD     		pop	{r7, pc}
 9582              		.cfi_endproc
 9583              	.LFE4025:
 9585              		.section	.text._ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv,"axG",%progbits,_ZN3mcu3RCC12clock_ena
 9586              		.align	1
 9587              		.weak	_ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv
 9588              		.syntax unified
 9589              		.code	16
 9590              		.thumb_func
 9591              		.fpu softvfp
 9593              	_ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv:
 9594              	.LFB4026:
  55:mculib3/src/periph/rcc_f0.h **** 	{
 9595              		.loc 2 55 0
 9596              		.cfi_startproc
 9597              		@ args = 0, pretend = 0, frame = 8
 9598              		@ frame_needed = 1, uses_anonymous_args = 0
 9599 0000 80B5     		push	{r7, lr}
 9600              	.LCFI481:
 9601              		.cfi_def_cfa_offset 8
 9602              		.cfi_offset 7, -8
 9603              		.cfi_offset 14, -4
 9604 0002 82B0     		sub	sp, sp, #8
 9605              	.LCFI482:
 9606              		.cfi_def_cfa_offset 16
 9607 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc03sYHg.s 			page 250


 9608              	.LCFI483:
 9609              		.cfi_def_cfa_register 7
 9610 0006 7860     		str	r0, [r7, #4]
  71:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1_stream1) AHBENR.DMAEN = true;
 9611              		.loc 2 71 0
 9612 0008 7B68     		ldr	r3, [r7, #4]
 9613 000a 5A69     		ldr	r2, [r3, #20]
 9614 000c 0121     		movs	r1, #1
 9615 000e 0A43     		orrs	r2, r1
 9616 0010 5A61     		str	r2, [r3, #20]
  81:mculib3/src/periph/rcc_f0.h **** 
 9617              		.loc 2 81 0
 9618 0012 C046     		nop
 9619 0014 BD46     		mov	sp, r7
 9620 0016 02B0     		add	sp, sp, #8
 9621              		@ sp needed
 9622 0018 80BD     		pop	{r7, pc}
 9623              		.cfi_endproc
 9624              	.LFE4026:
 9626              		.section	.text._ZNSt5arrayIhLj255EE5beginEv,"axG",%progbits,_ZNSt5arrayIhLj255EE5beginEv,comdat
 9627              		.align	1
 9628              		.weak	_ZNSt5arrayIhLj255EE5beginEv
 9629              		.syntax unified
 9630              		.code	16
 9631              		.thumb_func
 9632              		.fpu softvfp
 9634              	_ZNSt5arrayIhLj255EE5beginEv:
 9635              	.LFB4027:
 9636              		.file 27 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // <array> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** /** @file include/array
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
ARM GAS  /tmp/cc03sYHg.s 			page 251


  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #ifndef _GLIBCXX_ARRAY
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #define _GLIBCXX_ARRAY 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #if __cplusplus < 201103L
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <stdexcept>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <bits/stl_algobase.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** #include <bits/range_access.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** _GLIBCXX_BEGIN_NAMESPACE_CONTAINER
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   template<typename _Tp, std::size_t _Nm>
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     struct __array_traits
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     {
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef _Tp _Type[_Nm];
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef __is_swappable<_Tp> _Is_swappable;
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef __is_nothrow_swappable<_Tp> _Is_nothrow_swappable;
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       static constexpr _Tp&
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _S_ref(const _Type& __t, std::size_t __n) noexcept
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp&>(__t[__n]); }
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       static constexpr _Tp*
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _S_ptr(const _Type& __t) noexcept
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp*>(__t); }
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     };
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    struct __array_traits<_Tp, 0>
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    {
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      struct _Type { };
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      typedef true_type _Is_swappable;
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      typedef true_type _Is_nothrow_swappable;
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      static constexpr _Tp&
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      _S_ref(const _Type&, std::size_t) noexcept
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      { return *static_cast<_Tp*>(nullptr); }
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      static constexpr _Tp*
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      _S_ptr(const _Type&) noexcept
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****      { return nullptr; }
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    };
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   /**
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @brief A standard container for storing a fixed size sequence of elements.
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @ingroup sequences
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  Meets the requirements of a <a href="tables.html#65">container</a>, a
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  <a href="tables.html#66">reversible container</a>, and a
ARM GAS  /tmp/cc03sYHg.s 			page 252


  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  <a href="tables.html#67">sequence</a>.
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  Sets support random access iterators.
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @tparam  Tp  Type of element. Required to be a complete type.
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****    *  @tparam  N  Number of elements.
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   */
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****   template<typename _Tp, std::size_t _Nm>
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     struct array
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     {
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef _Tp 	    			      value_type;
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef value_type*			      pointer;
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef const value_type*                       const_pointer;
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef value_type&                   	      reference;
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef const value_type&             	      const_reference;
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef value_type*          		      iterator;
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef const value_type*			      const_iterator;
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::size_t                    	      size_type;
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::ptrdiff_t                   	      difference_type;
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::reverse_iterator<iterator>	      reverse_iterator;
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef std::reverse_iterator<const_iterator>   const_reverse_iterator;
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Support for zero-sized arrays mandatory.
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typedef _GLIBCXX_STD_C::__array_traits<_Tp, _Nm> _AT_Type;
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       typename _AT_Type::_Type                         _M_elems;
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // No explicit construct/copy/destroy for aggregate type.
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // DR 776.
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       void
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       fill(const value_type& __u)
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { std::fill_n(begin(), size(), __u); }
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       void
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       swap(array& __other)
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       noexcept(_AT_Type::_Is_nothrow_swappable::value)
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { std::swap_ranges(begin(), end(), __other.begin()); }
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Iterators.
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR iterator
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       begin() noexcept
 9637              		.loc 27 126 0
 9638              		.cfi_startproc
 9639              		@ args = 0, pretend = 0, frame = 8
 9640              		@ frame_needed = 1, uses_anonymous_args = 0
 9641 0000 80B5     		push	{r7, lr}
 9642              	.LCFI484:
 9643              		.cfi_def_cfa_offset 8
 9644              		.cfi_offset 7, -8
 9645              		.cfi_offset 14, -4
 9646 0002 82B0     		sub	sp, sp, #8
 9647              	.LCFI485:
 9648              		.cfi_def_cfa_offset 16
 9649 0004 00AF     		add	r7, sp, #0
 9650              	.LCFI486:
 9651              		.cfi_def_cfa_register 7
 9652 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 253


 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return iterator(data()); }
 9653              		.loc 27 127 0
 9654 0008 7B68     		ldr	r3, [r7, #4]
 9655 000a 1800     		movs	r0, r3
 9656 000c FFF7FEFF 		bl	_ZNSt5arrayIhLj255EE4dataEv
 9657 0010 0300     		movs	r3, r0
 9658 0012 1800     		movs	r0, r3
 9659 0014 BD46     		mov	sp, r7
 9660 0016 02B0     		add	sp, sp, #8
 9661              		@ sp needed
 9662 0018 80BD     		pop	{r7, pc}
 9663              		.cfi_endproc
 9664              	.LFE4027:
 9666              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9Interr
 9667              		.align	1
 9668              		.syntax unified
 9669              		.code	16
 9670              		.thumb_func
 9671              		.fpu softvfp
 9673              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:
 9674              	.LFB4029:
 110:mculib3/src/modbus_slave.h ****           uint8_t address
 9675              		.loc 24 110 0
 9676              		.cfi_startproc
 9677              		@ args = 4, pretend = 0, frame = 16
 9678              		@ frame_needed = 1, uses_anonymous_args = 0
 9679 0000 90B5     		push	{r4, r7, lr}
 9680              	.LCFI487:
 9681              		.cfi_def_cfa_offset 12
 9682              		.cfi_offset 4, -12
 9683              		.cfi_offset 7, -8
 9684              		.cfi_offset 14, -4
 9685 0002 85B0     		sub	sp, sp, #20
 9686              	.LCFI488:
 9687              		.cfi_def_cfa_offset 32
 9688 0004 00AF     		add	r7, sp, #0
 9689              	.LCFI489:
 9690              		.cfi_def_cfa_register 7
 9691 0006 F860     		str	r0, [r7, #12]
 9692 0008 7A60     		str	r2, [r7, #4]
 9693 000a 3B60     		str	r3, [r7]
 9694 000c 0B24     		movs	r4, #11
 9695 000e 3B19     		adds	r3, r7, r4
 9696 0010 0A1C     		adds	r2, r1, #0
 9697 0012 1A70     		strb	r2, [r3]
 9698              	.LBB21:
 122:mculib3/src/modbus_slave.h ****     {}
 9699              		.loc 24 122 0
 9700 0014 FB68     		ldr	r3, [r7, #12]
 9701 0016 1800     		movs	r0, r3
 9702 0018 FFF7FEFF 		bl	_ZN14TickSubscriberC2Ev
 9703 001c 2F4A     		ldr	r2, .L484
 9704 001e FB68     		ldr	r3, [r7, #12]
 9705 0020 1A60     		str	r2, [r3]
 9706 0022 FB68     		ldr	r3, [r7, #12]
 9707 0024 7A68     		ldr	r2, [r7, #4]
 9708 0026 1A61     		str	r2, [r3, #16]
ARM GAS  /tmp/cc03sYHg.s 			page 254


 9709 0028 FB68     		ldr	r3, [r7, #12]
 9710 002a 3A68     		ldr	r2, [r7]
 9711 002c 5A61     		str	r2, [r3, #20]
 9712 002e FB68     		ldr	r3, [r7, #12]
 9713 0030 3A6A     		ldr	r2, [r7, #32]
 9714 0032 9A61     		str	r2, [r3, #24]
 9715 0034 FB68     		ldr	r3, [r7, #12]
 9716 0036 0022     		movs	r2, #0
 9717 0038 DA61     		str	r2, [r3, #28]
 9718 003a FB68     		ldr	r3, [r7, #12]
 9719 003c 0022     		movs	r2, #0
 9720 003e 1A62     		str	r2, [r3, #32]
 9721 0040 FB68     		ldr	r3, [r7, #12]
 9722 0042 3A19     		adds	r2, r7, r4
 9723 0044 2421     		movs	r1, #36
 9724 0046 1278     		ldrb	r2, [r2]
 9725 0048 5A54     		strb	r2, [r3, r1]
 9726 004a FB68     		ldr	r3, [r7, #12]
 9727 004c 0022     		movs	r2, #0
 9728 004e DA84     		strh	r2, [r3, #38]
 9729 0050 FB68     		ldr	r3, [r7, #12]
 9730 0052 0022     		movs	r2, #0
 9731 0054 1A85     		strh	r2, [r3, #40]
 9732 0056 FB68     		ldr	r3, [r7, #12]
 9733 0058 0022     		movs	r2, #0
 9734 005a 5A85     		strh	r2, [r3, #42]
 9735 005c FB68     		ldr	r3, [r7, #12]
 9736 005e 2C22     		movs	r2, #44
 9737 0060 0021     		movs	r1, #0
 9738 0062 9954     		strb	r1, [r3, r2]
 9739 0064 FB68     		ldr	r3, [r7, #12]
 9740 0066 0022     		movs	r2, #0
 9741 0068 1A86     		strh	r2, [r3, #48]
 9742 006a FB68     		ldr	r3, [r7, #12]
 9743 006c 3833     		adds	r3, r3, #56
 9744 006e FA68     		ldr	r2, [r7, #12]
 9745 0070 1100     		movs	r1, r2
 9746 0072 1800     		movs	r0, r3
 9747 0074 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC1ERS2_
 9748 0078 FB68     		ldr	r3, [r7, #12]
 9749 007a 4433     		adds	r3, r3, #68
 9750 007c FA68     		ldr	r2, [r7, #12]
 9751 007e 1100     		movs	r1, r2
 9752 0080 1800     		movs	r0, r3
 9753 0082 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC1ERS2_
 9754 0086 FB68     		ldr	r3, [r7, #12]
 9755 0088 5033     		adds	r3, r3, #80
 9756 008a 0A22     		movs	r2, #10
 9757 008c 0021     		movs	r1, #0
 9758 008e 1800     		movs	r0, r3
 9759 0090 FFF7FEFF 		bl	memset
 9760 0094 FB68     		ldr	r3, [r7, #12]
 9761 0096 5A22     		movs	r2, #90
 9762 0098 9B18     		adds	r3, r3, r2
 9763 009a 0E22     		movs	r2, #14
 9764 009c 0021     		movs	r1, #0
 9765 009e 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 255


 9766 00a0 FFF7FEFF 		bl	memset
 9767 00a4 FB68     		ldr	r3, [r7, #12]
 9768 00a6 6833     		adds	r3, r3, #104
 9769 00a8 0A22     		movs	r2, #10
 9770 00aa 0021     		movs	r1, #0
 9771 00ac 1800     		movs	r0, r3
 9772 00ae FFF7FEFF 		bl	memset
 9773 00b2 FB68     		ldr	r3, [r7, #12]
 9774 00b4 7222     		movs	r2, #114
 9775 00b6 9B18     		adds	r3, r3, r2
 9776 00b8 0A22     		movs	r2, #10
 9777 00ba 0021     		movs	r1, #0
 9778 00bc 1800     		movs	r0, r3
 9779 00be FFF7FEFF 		bl	memset
 9780 00c2 FB68     		ldr	r3, [r7, #12]
 9781 00c4 7C33     		adds	r3, r3, #124
 9782 00c6 0522     		movs	r2, #5
 9783 00c8 0021     		movs	r1, #0
 9784 00ca 1800     		movs	r0, r3
 9785 00cc FFF7FEFF 		bl	memset
 9786              	.LBE21:
 123:mculib3/src/modbus_slave.h **** 
 9787              		.loc 24 123 0
 9788 00d0 FB68     		ldr	r3, [r7, #12]
 9789 00d2 1800     		movs	r0, r3
 9790 00d4 BD46     		mov	sp, r7
 9791 00d6 05B0     		add	sp, sp, #20
 9792              		@ sp needed
 9793 00d8 90BD     		pop	{r4, r7, pc}
 9794              	.L485:
 9795 00da C046     		.align	2
 9796              	.L484:
 9797 00dc 08000000 		.word	_ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE+8
 9798              		.cfi_endproc
 9799              	.LFE4029:
 9801              		.thumb_set _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC1EhR10UART_sizedILj255EER9InterruptS
 9802              		.section	.text._ZN10UART_sizedILj255EE4initERKNS0_8SettingsE,"axG",%progbits,_ZN10UART_sizedILj255
 9803              		.align	1
 9804              		.weak	_ZN10UART_sizedILj255EE4initERKNS0_8SettingsE
 9805              		.syntax unified
 9806              		.code	16
 9807              		.thumb_func
 9808              		.fpu softvfp
 9810              	_ZN10UART_sizedILj255EE4initERKNS0_8SettingsE:
 9811              	.LFB4031:
 133:mculib3/src/uart.h **** 
 134:mculib3/src/uart.h **** template <size_t buffer_size>
 135:mculib3/src/uart.h **** void UART_sized<buffer_size>::init(const UART_sized<buffer_size>::Settings &set)
 9812              		.loc 23 135 0
 9813              		.cfi_startproc
 9814              		@ args = 0, pretend = 0, frame = 8
 9815              		@ frame_needed = 1, uses_anonymous_args = 0
 9816 0000 80B5     		push	{r7, lr}
 9817              	.LCFI490:
 9818              		.cfi_def_cfa_offset 8
 9819              		.cfi_offset 7, -8
 9820              		.cfi_offset 14, -4
ARM GAS  /tmp/cc03sYHg.s 			page 256


 9821 0002 82B0     		sub	sp, sp, #8
 9822              	.LCFI491:
 9823              		.cfi_def_cfa_offset 16
 9824 0004 00AF     		add	r7, sp, #0
 9825              	.LCFI492:
 9826              		.cfi_def_cfa_register 7
 9827 0006 7860     		str	r0, [r7, #4]
 9828 0008 3960     		str	r1, [r7]
 136:mculib3/src/uart.h **** {
 137:mculib3/src/uart.h ****    usart.set(set.baudrate, uart_periph)
 9829              		.loc 23 137 0
 9830 000a 7A68     		ldr	r2, [r7, #4]
 9831 000c 8C23     		movs	r3, #140
 9832 000e 5B00     		lsls	r3, r3, #1
 9833 0010 D058     		ldr	r0, [r2, r3]
 9834 0012 3B68     		ldr	r3, [r7]
 9835 0014 1B78     		ldrb	r3, [r3]
 9836 0016 1B06     		lsls	r3, r3, #24
 9837 0018 5B0F     		lsrs	r3, r3, #29
 9838 001a DBB2     		uxtb	r3, r3
 138:mculib3/src/uart.h ****        .set(set.parity)
 9839              		.loc 23 138 0
 9840 001c 1900     		movs	r1, r3
 137:mculib3/src/uart.h ****        .set(set.parity)
 9841              		.loc 23 137 0
 9842 001e 7A68     		ldr	r2, [r7, #4]
 9843 0020 9223     		movs	r3, #146
 9844 0022 5B00     		lsls	r3, r3, #1
 9845 0024 D358     		ldr	r3, [r2, r3]
 9846              		.loc 23 138 0
 9847 0026 1A00     		movs	r2, r3
 9848 0028 FFF7FEFF 		bl	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 9849 002c 0200     		movs	r2, r0
 9850 002e 3B68     		ldr	r3, [r7]
 9851 0030 1B78     		ldrb	r3, [r3]
 9852 0032 9B07     		lsls	r3, r3, #30
 9853 0034 DB0F     		lsrs	r3, r3, #31
 9854 0036 DBB2     		uxtb	r3, r3
 139:mculib3/src/uart.h ****        .set(set.data_bits)
 9855              		.loc 23 139 0
 9856 0038 1900     		movs	r1, r3
 9857 003a 1000     		movs	r0, r2
 9858 003c FFF7FEFF 		bl	_ZN3mcu5USART3setENS_10USART_bits3CR16ParityE
 9859 0040 0200     		movs	r2, r0
 9860 0042 3B68     		ldr	r3, [r7]
 9861 0044 1B78     		ldrb	r3, [r3]
 9862 0046 5B07     		lsls	r3, r3, #29
 9863 0048 DB0F     		lsrs	r3, r3, #31
 9864 004a DBB2     		uxtb	r3, r3
 140:mculib3/src/uart.h ****        .set(set.stop_bits)
 9865              		.loc 23 140 0
 9866 004c 1900     		movs	r1, r3
 9867 004e 1000     		movs	r0, r2
 9868 0050 FFF7FEFF 		bl	_ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE
 9869 0054 0200     		movs	r2, r0
 9870 0056 3B68     		ldr	r3, [r7]
 9871 0058 1B78     		ldrb	r3, [r3]
ARM GAS  /tmp/cc03sYHg.s 			page 257


 9872 005a DB06     		lsls	r3, r3, #27
 9873 005c 9B0F     		lsrs	r3, r3, #30
 9874 005e DBB2     		uxtb	r3, r3
 141:mculib3/src/uart.h ****        .parity_enable(set.parity_enable)
 9875              		.loc 23 141 0
 9876 0060 1900     		movs	r1, r3
 9877 0062 1000     		movs	r0, r2
 9878 0064 FFF7FEFF 		bl	_ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE
 9879 0068 0200     		movs	r2, r0
 9880 006a 3B68     		ldr	r3, [r7]
 9881 006c 1B78     		ldrb	r3, [r3]
 9882 006e DB07     		lsls	r3, r3, #31
 9883 0070 DB0F     		lsrs	r3, r3, #31
 9884 0072 DBB2     		uxtb	r3, r3
 142:mculib3/src/uart.h ****        .enable();
 9885              		.loc 23 142 0
 9886 0074 1900     		movs	r1, r3
 9887 0076 1000     		movs	r0, r2
 9888 0078 FFF7FEFF 		bl	_ZN3mcu5USART13parity_enableEb
 9889 007c 0300     		movs	r3, r0
 137:mculib3/src/uart.h ****        .set(set.parity)
 9890              		.loc 23 137 0
 9891 007e 1800     		movs	r0, r3
 9892 0080 FFF7FEFF 		bl	_ZN3mcu5USART6enableEv
 143:mculib3/src/uart.h **** }
 9893              		.loc 23 143 0
 9894 0084 C046     		nop
 9895 0086 BD46     		mov	sp, r7
 9896 0088 02B0     		add	sp, sp, #8
 9897              		@ sp needed
 9898 008a 80BD     		pop	{r7, pc}
 9899              		.cfi_endproc
 9900              	.LFE4031:
 9902              		.section	.text._ZN10UART_sizedILj255EE7receiveEv,"axG",%progbits,_ZN10UART_sizedILj255EE7receiveEv
 9903              		.align	1
 9904              		.weak	_ZN10UART_sizedILj255EE7receiveEv
 9905              		.syntax unified
 9906              		.code	16
 9907              		.thumb_func
 9908              		.fpu softvfp
 9910              	_ZN10UART_sizedILj255EE7receiveEv:
 9911              	.LFB4032:
 144:mculib3/src/uart.h **** 
 145:mculib3/src/uart.h **** template <size_t buffer_size>
 146:mculib3/src/uart.h **** void UART_sized<buffer_size>::transmit()
 147:mculib3/src/uart.h **** {
 148:mculib3/src/uart.h ****    rts = true;
 149:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt (false);
 150:mculib3/src/uart.h ****    RXstream.disable();
 151:mculib3/src/uart.h ****    TXstream.disable();
 152:mculib3/src/uart.h ****    // +2     2  (  
 153:mculib3/src/uart.h ****    TXstream.set_qty_transactions(buffer.size() + 2);
 154:mculib3/src/uart.h ****    TXstream.enable();
 155:mculib3/src/uart.h **** }
 156:mculib3/src/uart.h **** 
 157:mculib3/src/uart.h **** template <size_t buffer_size>
 158:mculib3/src/uart.h **** void UART_sized<buffer_size>::receive()
ARM GAS  /tmp/cc03sYHg.s 			page 258


 9912              		.loc 23 158 0
 9913              		.cfi_startproc
 9914              		@ args = 0, pretend = 0, frame = 8
 9915              		@ frame_needed = 1, uses_anonymous_args = 0
 9916 0000 80B5     		push	{r7, lr}
 9917              	.LCFI493:
 9918              		.cfi_def_cfa_offset 8
 9919              		.cfi_offset 7, -8
 9920              		.cfi_offset 14, -4
 9921 0002 82B0     		sub	sp, sp, #8
 9922              	.LCFI494:
 9923              		.cfi_def_cfa_offset 16
 9924 0004 00AF     		add	r7, sp, #0
 9925              	.LCFI495:
 9926              		.cfi_def_cfa_register 7
 9927 0006 7860     		str	r0, [r7, #4]
 159:mculib3/src/uart.h **** {
 160:mculib3/src/uart.h ****    buffer.clear();
 9928              		.loc 23 160 0
 9929 0008 7B68     		ldr	r3, [r7, #4]
 9930 000a 1800     		movs	r0, r3
 9931 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 161:mculib3/src/uart.h ****    rts = false;
 9932              		.loc 23 161 0
 9933 0010 7A68     		ldr	r2, [r7, #4]
 9934 0012 8823     		movs	r3, #136
 9935 0014 5B00     		lsls	r3, r3, #1
 9936 0016 D358     		ldr	r3, [r2, r3]
 9937 0018 0021     		movs	r1, #0
 9938 001a 1800     		movs	r0, r3
 9939 001c FFF7FEFF 		bl	_ZN3PinaSEb
 162:mculib3/src/uart.h ****    TXstream.disable();
 9940              		.loc 23 162 0
 9941 0020 7A68     		ldr	r2, [r7, #4]
 9942 0022 8E23     		movs	r3, #142
 9943 0024 5B00     		lsls	r3, r3, #1
 9944 0026 D358     		ldr	r3, [r2, r3]
 9945 0028 1800     		movs	r0, r3
 9946 002a FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 163:mculib3/src/uart.h ****    RXstream.disable()
 9947              		.loc 23 163 0
 9948 002e 7A68     		ldr	r2, [r7, #4]
 9949 0030 9023     		movs	r3, #144
 9950 0032 5B00     		lsls	r3, r3, #1
 9951 0034 D358     		ldr	r3, [r2, r3]
 9952 0036 1800     		movs	r0, r3
 9953 0038 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 9954 003c 0300     		movs	r3, r0
 9955 003e FF21     		movs	r1, #255
 9956 0040 1800     		movs	r0, r3
 9957 0042 FFF7FEFF 		bl	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 164:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size);
 165:mculib3/src/uart.h ****    RXstream.enable();
 9958              		.loc 23 165 0
 9959 0046 7A68     		ldr	r2, [r7, #4]
 9960 0048 9023     		movs	r3, #144
 9961 004a 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/cc03sYHg.s 			page 259


 9962 004c D358     		ldr	r3, [r2, r3]
 9963 004e 1800     		movs	r0, r3
 9964 0050 FFF7FEFF 		bl	_ZN3mcu10DMA_stream6enableEv
 166:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt();
 9965              		.loc 23 166 0
 9966 0054 7A68     		ldr	r2, [r7, #4]
 9967 0056 8C23     		movs	r3, #140
 9968 0058 5B00     		lsls	r3, r3, #1
 9969 005a D358     		ldr	r3, [r2, r3]
 9970 005c 0121     		movs	r1, #1
 9971 005e 1800     		movs	r0, r3
 9972 0060 FFF7FEFF 		bl	_ZN3mcu5USART21enable_IDLE_interruptEb
 167:mculib3/src/uart.h **** }
 9973              		.loc 23 167 0
 9974 0064 C046     		nop
 9975 0066 BD46     		mov	sp, r7
 9976 0068 02B0     		add	sp, sp, #8
 9977              		@ sp needed
 9978 006a 80BD     		pop	{r7, pc}
 9979              		.cfi_endproc
 9980              	.LFE4032:
 9982              		.section	.text._ZN10Net_bufferILj255EE4sizeEv,"axG",%progbits,_ZN10Net_bufferILj255EE4sizeEv,comda
 9983              		.align	1
 9984              		.weak	_ZN10Net_bufferILj255EE4sizeEv
 9985              		.syntax unified
 9986              		.code	16
 9987              		.thumb_func
 9988              		.fpu softvfp
 9990              	_ZN10Net_bufferILj255EE4sizeEv:
 9991              	.LFB4034:
  24:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 9992              		.loc 22 24 0
 9993              		.cfi_startproc
 9994              		@ args = 0, pretend = 0, frame = 8
 9995              		@ frame_needed = 1, uses_anonymous_args = 0
 9996 0000 80B5     		push	{r7, lr}
 9997              	.LCFI496:
 9998              		.cfi_def_cfa_offset 8
 9999              		.cfi_offset 7, -8
 10000              		.cfi_offset 14, -4
 10001 0002 82B0     		sub	sp, sp, #8
 10002              	.LCFI497:
 10003              		.cfi_def_cfa_offset 16
 10004 0004 00AF     		add	r7, sp, #0
 10005              	.LCFI498:
 10006              		.cfi_def_cfa_register 7
 10007 0006 7860     		str	r0, [r7, #4]
  24:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 10008              		.loc 22 24 0
 10009 0008 7A68     		ldr	r2, [r7, #4]
 10010 000a 8223     		movs	r3, #130
 10011 000c 5B00     		lsls	r3, r3, #1
 10012 000e D258     		ldr	r2, [r2, r3]
 10013 0010 7968     		ldr	r1, [r7, #4]
 10014 0012 8023     		movs	r3, #128
 10015 0014 5B00     		lsls	r3, r3, #1
 10016 0016 CB58     		ldr	r3, [r1, r3]
ARM GAS  /tmp/cc03sYHg.s 			page 260


 10017 0018 D31A     		subs	r3, r2, r3
 10018 001a 1800     		movs	r0, r3
 10019 001c BD46     		mov	sp, r7
 10020 001e 02B0     		add	sp, sp, #8
 10021              		@ sp needed
 10022 0020 80BD     		pop	{r7, pc}
 10023              		.cfi_endproc
 10024              	.LFE4034:
 10026              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_,"ax",%progbi
 10027              		.align	1
 10028              		.syntax unified
 10029              		.code	16
 10030              		.thumb_func
 10031              		.fpu softvfp
 10033              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_:
 10034              	.LFB4033:
 146:mculib3/src/modbus_slave.h **** 
 147:mculib3/src/modbus_slave.h **** 
 148:mculib3/src/modbus_slave.h ****    template <class function>
 149:mculib3/src/modbus_slave.h ****     void operator() (function reaction);
 150:mculib3/src/modbus_slave.h ****     auto& buffer(){return uart.buffer;}
 151:mculib3/src/modbus_slave.h **** 
 152:mculib3/src/modbus_slave.h **** };
 153:mculib3/src/modbus_slave.h **** 
 154:mculib3/src/modbus_slave.h **** #define GET_ADR(struct, reg)     (offsetof(struct, reg) / 2)
 155:mculib3/src/modbus_slave.h **** 
 156:mculib3/src/modbus_slave.h **** 
 157:mculib3/src/modbus_slave.h **** 
 158:mculib3/src/modbus_slave.h **** 
 159:mculib3/src/modbus_slave.h **** 
 160:mculib3/src/modbus_slave.h **** 
 161:mculib3/src/modbus_slave.h **** 
 162:mculib3/src/modbus_slave.h **** 
 163:mculib3/src/modbus_slave.h **** 
 164:mculib3/src/modbus_slave.h **** 
 165:mculib3/src/modbus_slave.h **** 
 166:mculib3/src/modbus_slave.h **** 
 167:mculib3/src/modbus_slave.h **** 
 168:mculib3/src/modbus_slave.h **** 
 169:mculib3/src/modbus_slave.h **** 
 170:mculib3/src/modbus_slave.h **** 
 171:mculib3/src/modbus_slave.h **** 
 172:mculib3/src/modbus_slave.h **** 
 173:mculib3/src/modbus_slave.h **** 
 174:mculib3/src/modbus_slave.h **** 
 175:mculib3/src/modbus_slave.h **** 
 176:mculib3/src/modbus_slave.h **** 
 177:mculib3/src/modbus_slave.h **** 
 178:mculib3/src/modbus_slave.h **** 
 179:mculib3/src/modbus_slave.h **** 
 180:mculib3/src/modbus_slave.h **** 
 181:mculib3/src/modbus_slave.h **** 
 182:mculib3/src/modbus_slave.h **** 
 183:mculib3/src/modbus_slave.h **** 
 184:mculib3/src/modbus_slave.h **** 
 185:mculib3/src/modbus_slave.h **** 
 186:mculib3/src/modbus_slave.h **** 
ARM GAS  /tmp/cc03sYHg.s 			page 261


 187:mculib3/src/modbus_slave.h **** 
 188:mculib3/src/modbus_slave.h **** 
 189:mculib3/src/modbus_slave.h **** 
 190:mculib3/src/modbus_slave.h **** 
 191:mculib3/src/modbus_slave.h **** 
 192:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 193:mculib3/src/modbus_slave.h **** template <class function>
 194:mculib3/src/modbus_slave.h **** inline void Modbus_slave<InRegs_t, OutRegs_t>::operator() (function reaction)
 10035              		.loc 24 194 0
 10036              		.cfi_startproc
 10037              		@ args = 28, pretend = 16, frame = 8
 10038              		@ frame_needed = 1, uses_anonymous_args = 0
 10039 0000 84B0     		sub	sp, sp, #16
 10040              	.LCFI499:
 10041              		.cfi_def_cfa_offset 16
 10042 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 10043              	.LCFI500:
 10044              		.cfi_def_cfa_offset 36
 10045              		.cfi_offset 4, -36
 10046              		.cfi_offset 5, -32
 10047              		.cfi_offset 6, -28
 10048              		.cfi_offset 7, -24
 10049              		.cfi_offset 14, -20
 10050 0004 C646     		mov	lr, r8
 10051 0006 00B5     		push	{lr}
 10052              	.LCFI501:
 10053              		.cfi_def_cfa_offset 40
 10054              		.cfi_offset 8, -40
 10055 0008 86B0     		sub	sp, sp, #24
 10056              	.LCFI502:
 10057              		.cfi_def_cfa_offset 64
 10058 000a 04AF     		add	r7, sp, #16
 10059              	.LCFI503:
 10060              		.cfi_def_cfa 7, 48
 10061 000c 7860     		str	r0, [r7, #4]
 10062 000e 0420     		movs	r0, #4
 10063 0010 1024     		movs	r4, #16
 10064 0012 A446     		mov	ip, r4
 10065 0014 1024     		movs	r4, #16
 10066 0016 A046     		mov	r8, r4
 10067 0018 B844     		add	r8, r8, r7
 10068 001a C444     		add	ip, ip, r8
 10069 001c 6044     		add	r0, r0, ip
 10070 001e 0160     		str	r1, [r0]
 10071 0020 4260     		str	r2, [r0, #4]
 10072 0022 8360     		str	r3, [r0, #8]
 195:mculib3/src/modbus_slave.h **** {
 196:mculib3/src/modbus_slave.h ****     if (uart.is_receiving()) {
 10073              		.loc 24 196 0
 10074 0024 7B68     		ldr	r3, [r7, #4]
 10075 0026 1B69     		ldr	r3, [r3, #16]
 10076 0028 1800     		movs	r0, r3
 10077 002a FFF7FEFF 		bl	_ZN10UART_sizedILj255EE12is_receivingEv
 10078 002e 031E     		subs	r3, r0, #0
 10079 0030 07D0     		beq	.L491
 197:mculib3/src/modbus_slave.h ****         time = 0;
 10080              		.loc 24 197 0
ARM GAS  /tmp/cc03sYHg.s 			page 262


 10081 0032 7B68     		ldr	r3, [r7, #4]
 10082 0034 0022     		movs	r2, #0
 10083 0036 DA61     		str	r2, [r3, #28]
 198:mculib3/src/modbus_slave.h ****         tick_unsubscribe();
 10084              		.loc 24 198 0
 10085 0038 7B68     		ldr	r3, [r7, #4]
 10086 003a 1800     		movs	r0, r3
 10087 003c FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 199:mculib3/src/modbus_slave.h ****         return;
 10088              		.loc 24 199 0
 10089 0040 81E0     		b	.L490
 10090              	.L491:
 200:mculib3/src/modbus_slave.h ****     }
 201:mculib3/src/modbus_slave.h ****     
 202:mculib3/src/modbus_slave.h ****     if (time < modbus_time) 
 10091              		.loc 24 202 0
 10092 0042 7B68     		ldr	r3, [r7, #4]
 10093 0044 DA69     		ldr	r2, [r3, #28]
 10094 0046 7B68     		ldr	r3, [r7, #4]
 10095 0048 1B6A     		ldr	r3, [r3, #32]
 10096 004a 9A42     		cmp	r2, r3
 10097 004c 00DA     		bge	.LCB7699
 10098 004e 79E0     		b	.L499	@long jump
 10099              	.LCB7699:
 203:mculib3/src/modbus_slave.h ****         return;
 204:mculib3/src/modbus_slave.h **** 
 205:mculib3/src/modbus_slave.h ****     time = 0;
 10100              		.loc 24 205 0
 10101 0050 7B68     		ldr	r3, [r7, #4]
 10102 0052 0022     		movs	r2, #0
 10103 0054 DA61     		str	r2, [r3, #28]
 206:mculib3/src/modbus_slave.h ****     tick_unsubscribe();
 10104              		.loc 24 206 0
 10105 0056 7B68     		ldr	r3, [r7, #4]
 10106 0058 1800     		movs	r0, r3
 10107 005a FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 207:mculib3/src/modbus_slave.h ****     
 208:mculib3/src/modbus_slave.h ****     if (uart.buffer.size() < 8) {
 10108              		.loc 24 208 0
 10109 005e 7B68     		ldr	r3, [r7, #4]
 10110 0060 1B69     		ldr	r3, [r3, #16]
 10111 0062 1800     		movs	r0, r3
 10112 0064 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 10113 0068 0100     		movs	r1, r0
 10114 006a 0722     		movs	r2, #7
 10115 006c 0023     		movs	r3, #0
 10116 006e 8A42     		cmp	r2, r1
 10117 0070 5B41     		adcs	r3, r3, r3
 10118 0072 DBB2     		uxtb	r3, r3
 10119 0074 002B     		cmp	r3, #0
 10120 0076 05D0     		beq	.L494
 209:mculib3/src/modbus_slave.h ****         uart.receive();
 10121              		.loc 24 209 0
 10122 0078 7B68     		ldr	r3, [r7, #4]
 10123 007a 1B69     		ldr	r3, [r3, #16]
 10124 007c 1800     		movs	r0, r3
 10125 007e FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
ARM GAS  /tmp/cc03sYHg.s 			page 263


 210:mculib3/src/modbus_slave.h ****         return;
 10126              		.loc 24 210 0
 10127 0082 60E0     		b	.L490
 10128              	.L494:
 211:mculib3/src/modbus_slave.h ****     }
 212:mculib3/src/modbus_slave.h **** 
 213:mculib3/src/modbus_slave.h ****     if (uart.buffer.front() != address) {
 10129              		.loc 24 213 0
 10130 0084 7B68     		ldr	r3, [r7, #4]
 10131 0086 1B69     		ldr	r3, [r3, #16]
 10132 0088 1800     		movs	r0, r3
 10133 008a FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5frontEv
 10134 008e 0300     		movs	r3, r0
 10135 0090 1A78     		ldrb	r2, [r3]
 10136 0092 7B68     		ldr	r3, [r7, #4]
 10137 0094 2421     		movs	r1, #36
 10138 0096 5B5C     		ldrb	r3, [r3, r1]
 10139 0098 D31A     		subs	r3, r2, r3
 10140 009a 5A1E     		subs	r2, r3, #1
 10141 009c 9341     		sbcs	r3, r3, r2
 10142 009e DBB2     		uxtb	r3, r3
 10143 00a0 002B     		cmp	r3, #0
 10144 00a2 05D0     		beq	.L495
 214:mculib3/src/modbus_slave.h ****         uart.receive();
 10145              		.loc 24 214 0
 10146 00a4 7B68     		ldr	r3, [r7, #4]
 10147 00a6 1B69     		ldr	r3, [r3, #16]
 10148 00a8 1800     		movs	r0, r3
 10149 00aa FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 215:mculib3/src/modbus_slave.h ****         return;
 10150              		.loc 24 215 0
 10151 00ae 4AE0     		b	.L490
 10152              	.L495:
 216:mculib3/src/modbus_slave.h ****     }
 217:mculib3/src/modbus_slave.h ****     if (not check_CRC()) {
 10153              		.loc 24 217 0
 10154 00b0 7B68     		ldr	r3, [r7, #4]
 10155 00b2 1800     		movs	r0, r3
 10156 00b4 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv
 10157 00b8 0300     		movs	r3, r0
 10158 00ba 1A00     		movs	r2, r3
 10159 00bc 0123     		movs	r3, #1
 10160 00be 5340     		eors	r3, r2
 10161 00c0 DBB2     		uxtb	r3, r3
 10162 00c2 002B     		cmp	r3, #0
 10163 00c4 05D0     		beq	.L496
 218:mculib3/src/modbus_slave.h ****         uart.receive();
 10164              		.loc 24 218 0
 10165 00c6 7B68     		ldr	r3, [r7, #4]
 10166 00c8 1B69     		ldr	r3, [r3, #16]
 10167 00ca 1800     		movs	r0, r3
 10168 00cc FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 219:mculib3/src/modbus_slave.h ****         return;
 10169              		.loc 24 219 0
 10170 00d0 39E0     		b	.L490
 10171              	.L496:
 220:mculib3/src/modbus_slave.h ****     }
ARM GAS  /tmp/cc03sYHg.s 			page 264


 221:mculib3/src/modbus_slave.h ****     uart.buffer.pop_front(); // adr
 10172              		.loc 24 221 0
 10173 00d2 7B68     		ldr	r3, [r7, #4]
 10174 00d4 1B69     		ldr	r3, [r3, #16]
 10175 00d6 1800     		movs	r0, r3
 10176 00d8 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 222:mculib3/src/modbus_slave.h ****     func = uart.buffer.pop_front();
 10177              		.loc 24 222 0
 10178 00dc 7B68     		ldr	r3, [r7, #4]
 10179 00de 1B69     		ldr	r3, [r3, #16]
 10180 00e0 1800     		movs	r0, r3
 10181 00e2 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 10182 00e6 0300     		movs	r3, r0
 10183 00e8 1900     		movs	r1, r3
 10184 00ea 7B68     		ldr	r3, [r7, #4]
 10185 00ec 2522     		movs	r2, #37
 10186 00ee 9954     		strb	r1, [r3, r2]
 223:mculib3/src/modbus_slave.h ****     if (func == static_cast<uint8_t>(Modbus_function::read_03)) // operator ==
 10187              		.loc 24 223 0
 10188 00f0 7B68     		ldr	r3, [r7, #4]
 10189 00f2 2522     		movs	r2, #37
 10190 00f4 9B5C     		ldrb	r3, [r3, r2]
 10191 00f6 032B     		cmp	r3, #3
 10192 00f8 04D1     		bne	.L497
 224:mculib3/src/modbus_slave.h ****         answer_03();
 10193              		.loc 24 224 0
 10194 00fa 7B68     		ldr	r3, [r7, #4]
 10195 00fc 1800     		movs	r0, r3
 10196 00fe FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev
 10197 0102 20E0     		b	.L490
 10198              	.L497:
 225:mculib3/src/modbus_slave.h ****     else if (func == static_cast<uint8_t>(Modbus_function::write_16))
 10199              		.loc 24 225 0
 10200 0104 7B68     		ldr	r3, [r7, #4]
 10201 0106 2522     		movs	r2, #37
 10202 0108 9B5C     		ldrb	r3, [r3, r2]
 10203 010a 102B     		cmp	r3, #16
 10204 010c 14D1     		bne	.L498
 226:mculib3/src/modbus_slave.h ****         answer_16(reaction);
 10205              		.loc 24 226 0
 10206 010e 0423     		movs	r3, #4
 10207 0110 1022     		movs	r2, #16
 10208 0112 9446     		mov	ip, r2
 10209 0114 1022     		movs	r2, #16
 10210 0116 9046     		mov	r8, r2
 10211 0118 B844     		add	r8, r8, r7
 10212 011a C444     		add	ip, ip, r8
 10213 011c 6344     		add	r3, r3, ip
 10214 011e 7868     		ldr	r0, [r7, #4]
 10215 0120 6A46     		mov	r2, sp
 10216 0122 1100     		movs	r1, r2
 10217 0124 1A00     		movs	r2, r3
 10218 0126 0C32     		adds	r2, r2, #12
 10219 0128 70CA     		ldmia	r2!, {r4, r5, r6}
 10220 012a 70C1     		stmia	r1!, {r4, r5, r6}
 10221 012c 1968     		ldr	r1, [r3]
 10222 012e 5A68     		ldr	r2, [r3, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 265


 10223 0130 9B68     		ldr	r3, [r3, #8]
 10224 0132 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_
 10225 0136 06E0     		b	.L490
 10226              	.L498:
 227:mculib3/src/modbus_slave.h ****     else 
 228:mculib3/src/modbus_slave.h ****         answer_error (Modbus_error_code::wrong_func);
 10227              		.loc 24 228 0
 10228 0138 7B68     		ldr	r3, [r7, #4]
 10229 013a 0121     		movs	r1, #1
 10230 013c 1800     		movs	r0, r3
 10231 013e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 10232 0142 00E0     		b	.L490
 10233              	.L499:
 203:mculib3/src/modbus_slave.h **** 
 10234              		.loc 24 203 0
 10235 0144 C046     		nop
 10236              	.L490:
 229:mculib3/src/modbus_slave.h **** }
 10237              		.loc 24 229 0
 10238 0146 BD46     		mov	sp, r7
 10239 0148 02B0     		add	sp, sp, #8
 10240              		@ sp needed
 10241 014a 04BC     		pop	{r2}
 10242 014c 9046     		mov	r8, r2
 10243 014e F0BC     		pop	{r4, r5, r6, r7}
 10244 0150 08BC     		pop	{r3}
 10245 0152 04B0     		add	sp, sp, #16
 10246 0154 1847     		bx	r3
 10247              		.cfi_endproc
 10248              	.LFE4033:
 10250              		.section	.text._ZN4ListI10SubscriberE8IteratorC2EPS0_,"axG",%progbits,_ZN4ListI10SubscriberE8Itera
 10251              		.align	1
 10252              		.weak	_ZN4ListI10SubscriberE8IteratorC2EPS0_
 10253              		.syntax unified
 10254              		.code	16
 10255              		.thumb_func
 10256              		.fpu softvfp
 10258              	_ZN4ListI10SubscriberE8IteratorC2EPS0_:
 10259              	.LFB4099:
 143:mculib3/src/list.h **** 
 10260              		.loc 9 143 0
 10261              		.cfi_startproc
 10262              		@ args = 0, pretend = 0, frame = 8
 10263              		@ frame_needed = 1, uses_anonymous_args = 0
 10264 0000 80B5     		push	{r7, lr}
 10265              	.LCFI504:
 10266              		.cfi_def_cfa_offset 8
 10267              		.cfi_offset 7, -8
 10268              		.cfi_offset 14, -4
 10269 0002 82B0     		sub	sp, sp, #8
 10270              	.LCFI505:
 10271              		.cfi_def_cfa_offset 16
 10272 0004 00AF     		add	r7, sp, #0
 10273              	.LCFI506:
 10274              		.cfi_def_cfa_register 7
 10275 0006 7860     		str	r0, [r7, #4]
 10276 0008 3960     		str	r1, [r7]
ARM GAS  /tmp/cc03sYHg.s 			page 266


 10277              	.LBB22:
 143:mculib3/src/list.h **** 
 10278              		.loc 9 143 0
 10279 000a 7B68     		ldr	r3, [r7, #4]
 10280 000c 3A68     		ldr	r2, [r7]
 10281 000e 1A60     		str	r2, [r3]
 10282              	.LBE22:
 10283 0010 7B68     		ldr	r3, [r7, #4]
 10284 0012 1800     		movs	r0, r3
 10285 0014 BD46     		mov	sp, r7
 10286 0016 02B0     		add	sp, sp, #8
 10287              		@ sp needed
 10288 0018 80BD     		pop	{r7, pc}
 10289              		.cfi_endproc
 10290              	.LFE4099:
 10292              		.weak	_ZN4ListI10SubscriberE8IteratorC1EPS0_
 10293              		.thumb_set _ZN4ListI10SubscriberE8IteratorC1EPS0_,_ZN4ListI10SubscriberE8IteratorC2EPS0_
 10294              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 10295              		.align	1
 10296              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv
 10297              		.syntax unified
 10298              		.code	16
 10299              		.thumb_func
 10300              		.fpu softvfp
 10302              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv:
 10303              	.LFB4114:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10304              		.loc 11 128 0
 10305              		.cfi_startproc
 10306              		@ args = 0, pretend = 0, frame = 8
 10307              		@ frame_needed = 1, uses_anonymous_args = 0
 10308 0000 80B5     		push	{r7, lr}
 10309              	.LCFI507:
 10310              		.cfi_def_cfa_offset 8
 10311              		.cfi_offset 7, -8
 10312              		.cfi_offset 14, -4
 10313 0002 82B0     		sub	sp, sp, #8
 10314              	.LCFI508:
 10315              		.cfi_def_cfa_offset 16
 10316 0004 00AF     		add	r7, sp, #0
 10317              	.LCFI509:
 10318              		.cfi_def_cfa_register 7
 10319 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10320              		.loc 11 134 0
 10321 0008 7B68     		ldr	r3, [r7, #4]
 10322 000a 0121     		movs	r1, #1
 10323 000c 1800     		movs	r0, r3
 10324 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE
 10325              		.loc 11 169 0
 10326 0012 C046     		nop
 10327 0014 BD46     		mov	sp, r7
 10328 0016 02B0     		add	sp, sp, #8
 10329              		@ sp needed
 10330 0018 80BD     		pop	{r7, pc}
 10331              		.cfi_endproc
 10332              	.LFE4114:
ARM GAS  /tmp/cc03sYHg.s 			page 267


 10334              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 10335              		.align	1
 10336              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv
 10337              		.syntax unified
 10338              		.code	16
 10339              		.thumb_func
 10340              		.fpu softvfp
 10342              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv:
 10343              	.LFB4115:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10344              		.loc 11 128 0
 10345              		.cfi_startproc
 10346              		@ args = 0, pretend = 0, frame = 8
 10347              		@ frame_needed = 1, uses_anonymous_args = 0
 10348 0000 80B5     		push	{r7, lr}
 10349              	.LCFI510:
 10350              		.cfi_def_cfa_offset 8
 10351              		.cfi_offset 7, -8
 10352              		.cfi_offset 14, -4
 10353 0002 82B0     		sub	sp, sp, #8
 10354              	.LCFI511:
 10355              		.cfi_def_cfa_offset 16
 10356 0004 00AF     		add	r7, sp, #0
 10357              	.LCFI512:
 10358              		.cfi_def_cfa_register 7
 10359 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10360              		.loc 11 134 0
 10361 0008 7B68     		ldr	r3, [r7, #4]
 10362 000a 0121     		movs	r1, #1
 10363 000c 1800     		movs	r0, r3
 10364 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE
 10365              		.loc 11 169 0
 10366 0012 C046     		nop
 10367 0014 BD46     		mov	sp, r7
 10368 0016 02B0     		add	sp, sp, #8
 10369              		@ sp needed
 10370 0018 80BD     		pop	{r7, pc}
 10371              		.cfi_endproc
 10372              	.LFE4115:
 10374              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 10375              		.align	1
 10376              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv
 10377              		.syntax unified
 10378              		.code	16
 10379              		.thumb_func
 10380              		.fpu softvfp
 10382              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv:
 10383              	.LFB4116:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10384              		.loc 11 128 0
 10385              		.cfi_startproc
 10386              		@ args = 0, pretend = 0, frame = 8
 10387              		@ frame_needed = 1, uses_anonymous_args = 0
 10388 0000 80B5     		push	{r7, lr}
 10389              	.LCFI513:
 10390              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 268


 10391              		.cfi_offset 7, -8
 10392              		.cfi_offset 14, -4
 10393 0002 82B0     		sub	sp, sp, #8
 10394              	.LCFI514:
 10395              		.cfi_def_cfa_offset 16
 10396 0004 00AF     		add	r7, sp, #0
 10397              	.LCFI515:
 10398              		.cfi_def_cfa_register 7
 10399 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10400              		.loc 11 134 0
 10401 0008 7B68     		ldr	r3, [r7, #4]
 10402 000a 0121     		movs	r1, #1
 10403 000c 1800     		movs	r0, r3
 10404 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE
 10405              		.loc 11 169 0
 10406 0012 C046     		nop
 10407 0014 BD46     		mov	sp, r7
 10408 0016 02B0     		add	sp, sp, #8
 10409              		@ sp needed
 10410 0018 80BD     		pop	{r7, pc}
 10411              		.cfi_endproc
 10412              	.LFE4116:
 10414              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv,"axG",%progbits,
 10415              		.align	1
 10416              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv
 10417              		.syntax unified
 10418              		.code	16
 10419              		.thumb_func
 10420              		.fpu softvfp
 10422              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv:
 10423              	.LFB4117:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10424              		.loc 11 128 0
 10425              		.cfi_startproc
 10426              		@ args = 0, pretend = 0, frame = 8
 10427              		@ frame_needed = 1, uses_anonymous_args = 0
 10428 0000 80B5     		push	{r7, lr}
 10429              	.LCFI516:
 10430              		.cfi_def_cfa_offset 8
 10431              		.cfi_offset 7, -8
 10432              		.cfi_offset 14, -4
 10433 0002 82B0     		sub	sp, sp, #8
 10434              	.LCFI517:
 10435              		.cfi_def_cfa_offset 16
 10436 0004 00AF     		add	r7, sp, #0
 10437              	.LCFI518:
 10438              		.cfi_def_cfa_register 7
 10439 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10440              		.loc 11 134 0
 10441 0008 7B68     		ldr	r3, [r7, #4]
 10442 000a 0121     		movs	r1, #1
 10443 000c 1800     		movs	r0, r3
 10444 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
 10445              		.loc 11 169 0
 10446 0012 C046     		nop
ARM GAS  /tmp/cc03sYHg.s 			page 269


 10447 0014 BD46     		mov	sp, r7
 10448 0016 02B0     		add	sp, sp, #8
 10449              		@ sp needed
 10450 0018 80BD     		pop	{r7, pc}
 10451              		.cfi_endproc
 10452              	.LFE4117:
 10454              		.section	.text._ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_,"axG",%progbits,_ZSt3tieIJ3PinS0_S0_S
 10455              		.align	1
 10456              		.weak	_ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_
 10457              		.syntax unified
 10458              		.code	16
 10459              		.thumb_func
 10460              		.fpu softvfp
 10462              	_ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_:
 10463              	.LFB4118:
1331:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1332:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus > 201103L
1333:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1334:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define __cpp_lib_tuples_by_type 201304
1335:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1336:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Head, size_t __i, typename... _Tail>
1337:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Head&
1338:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper2(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1339:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1340:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1341:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Head, size_t __i, typename... _Tail>
1342:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const _Head&
1343:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     __get_helper2(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
1344:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
1345:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1346:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a reference to the unique element of type _Tp of a tuple.
1347:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp, typename... _Types>
1348:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Tp&
1349:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Types...>& __t) noexcept
1350:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper2<_Tp>(__t); }
1351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1352:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a reference to the unique element of type _Tp of a tuple rvalue.
1353:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp, typename... _Types>
1354:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr _Tp&&
1355:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(tuple<_Types...>&& __t) noexcept
1356:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::forward<_Tp&&>(std::__get_helper2<_Tp>(__t)); }
1357:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1358:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// Return a const reference to the unique element of type _Tp of a tuple.
1359:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template <typename _Tp, typename... _Types>
1360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr const _Tp&
1361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     get(const tuple<_Types...>& __t) noexcept
1362:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper2<_Tp>(__t); }
1363:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #endif
1364:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // This class performs the comparison operations on tuples
1366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp, typename _Up, size_t __i, size_t __size>
1367:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_compare
1368:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1369:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1370:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __eq(const _Tp& __t, const _Up& __u)
1371:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1372:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return bool(std::get<__i>(__t) == std::get<__i>(__u))
ARM GAS  /tmp/cc03sYHg.s 			page 270


1373:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  && __tuple_compare<_Tp, _Up, __i + 1, __size>::__eq(__t, __u);
1374:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1375:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1376:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1377:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __less(const _Tp& __t, const _Up& __u)
1378:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       {
1379:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	return bool(std::get<__i>(__t) < std::get<__i>(__u))
1380:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  || (!bool(std::get<__i>(__u) < std::get<__i>(__t))
1381:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      && __tuple_compare<_Tp, _Up, __i + 1, __size>::__less(__t, __u));
1382:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       }
1383:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1384:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1385:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp, typename _Up, size_t __size>
1386:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_compare<_Tp, _Up, __size, __size>
1387:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1388:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1389:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __eq(const _Tp&, const _Up&) { return true; }
1390:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1391:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr bool
1392:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       __less(const _Tp&, const _Up&) { return false; }
1393:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1394:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1395:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1396:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1397:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator==(const tuple<_TElements...>& __t,
1398:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1399:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1400:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static_assert(sizeof...(_TElements) == sizeof...(_UElements),
1401:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  "tuple objects can only be compared if they have equal sizes.");
1402:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       using __compare = __tuple_compare<tuple<_TElements...>,
1403:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					tuple<_UElements...>,
1404:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					0, sizeof...(_TElements)>;
1405:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __compare::__eq(__t, __u);
1406:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1407:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1408:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1409:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1410:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator<(const tuple<_TElements...>& __t,
1411:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __u)
1412:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1413:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static_assert(sizeof...(_TElements) == sizeof...(_UElements),
1414:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  "tuple objects can only be compared if they have equal sizes.");
1415:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       using __compare = __tuple_compare<tuple<_TElements...>,
1416:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					tuple<_UElements...>,
1417:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					0, sizeof...(_TElements)>;
1418:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __compare::__less(__t, __u);
1419:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1420:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1421:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1422:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1423:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator!=(const tuple<_TElements...>& __t,
1424:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1425:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return !(__t == __u); }
1426:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1427:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1428:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1429:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator>(const tuple<_TElements...>& __t,
ARM GAS  /tmp/cc03sYHg.s 			page 271


1430:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	      const tuple<_UElements...>& __u)
1431:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return __u < __t; }
1432:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1433:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1434:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1435:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator<=(const tuple<_TElements...>& __t,
1436:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1437:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return !(__u < __t); }
1438:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1439:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _TElements, typename... _UElements>
1440:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr bool
1441:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     operator>=(const tuple<_TElements...>& __t,
1442:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	       const tuple<_UElements...>& __u)
1443:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return !(__t < __u); }
1444:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1445:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // NB: DR 705.
1446:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1447:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr tuple<typename __decay_and_strip<_Elements>::__type...>
1448:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     make_tuple(_Elements&&... __args)
1449:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1450:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<typename __decay_and_strip<_Elements>::__type...>
1451:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	__result_type;
1452:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __result_type(std::forward<_Elements>(__args)...);
1453:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1454:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1455:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // _GLIBCXX_RESOLVE_LIB_DEFECTS
1456:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // 2275. Why is forward_as_tuple not constexpr?
1457:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1458:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr tuple<_Elements&&...>
1459:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     forward_as_tuple(_Elements&&... __args) noexcept
1460:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return tuple<_Elements&&...>(std::forward<_Elements>(__args)...); }
1461:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1462:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<size_t, typename, typename, size_t>
1463:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple_impl;
1464:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1465:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<size_t _Idx, typename _Tuple, typename... _Tp, size_t _Nm>
1466:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple_impl<_Idx, tuple<_Tp...>, _Tuple, _Nm>
1467:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : __make_tuple_impl<_Idx + 1,
1468:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			tuple<_Tp..., __tuple_element_t<_Idx, _Tuple>>,
1469:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			_Tuple, _Nm>
1470:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { };
1471:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1472:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Nm, typename _Tuple, typename... _Tp>
1473:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple_impl<_Nm, tuple<_Tp...>, _Tuple, _Nm>
1474:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1475:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<_Tp...> __type;
1476:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1477:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1478:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tuple>
1479:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __do_make_tuple
1480:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : __make_tuple_impl<0, tuple<>, _Tuple, std::tuple_size<_Tuple>::value>
1481:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { };
1482:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1483:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Returns the std::tuple equivalent of a tuple-like type.
1484:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tuple>
1485:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_tuple
1486:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public __do_make_tuple<typename std::remove_cv
ARM GAS  /tmp/cc03sYHg.s 			page 272


1487:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****             <typename std::remove_reference<_Tuple>::type>::type>
1488:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { };
1489:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1490:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Combines several std::tuple's into a single one.
1491:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename...>
1492:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples;
1493:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1494:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<>
1495:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples<>
1496:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1497:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<> __type;
1498:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1499:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1500:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Ts>
1501:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples<tuple<_Ts...>>
1502:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1503:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef tuple<_Ts...> __type;
1504:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1505:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1506:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _T1s, typename... _T2s, typename... _Rem>
1507:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __combine_tuples<tuple<_T1s...>, tuple<_T2s...>, _Rem...>
1508:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1509:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __combine_tuples<tuple<_T1s..., _T2s...>,
1510:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 					_Rem...>::__type __type;
1511:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1512:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1513:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Computes the result type of tuple_cat given a set of tuple-like types.
1514:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Tpls>
1515:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_cat_result
1516:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1517:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __combine_tuples
1518:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         <typename __make_tuple<_Tpls>::__type...>::__type __type;
1519:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1520:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1521:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Helper to determine the index set for the first tuple-like
1522:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // type of a given set.
1523:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename...>
1524:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_1st_indices;
1525:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1526:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<>
1527:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_1st_indices<>
1528:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1529:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef std::_Index_tuple<> __type;
1530:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1531:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1532:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp, typename... _Tpls>
1533:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __make_1st_indices<_Tp, _Tpls...>
1534:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1535:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename std::_Build_index_tuple<std::tuple_size<
1536:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	typename std::remove_reference<_Tp>::type>::value>::__type __type;
1537:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1538:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1539:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Performs the actual concatenation by step-wise expanding tuple-like
1540:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // objects into the elements,  which are finally forwarded into the
1541:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // result tuple.
1542:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Ret, typename _Indices, typename... _Tpls>
1543:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_concater;
ARM GAS  /tmp/cc03sYHg.s 			page 273


1544:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1545:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Ret, std::size_t... _Is, typename _Tp, typename... _Tpls>
1546:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_concater<_Ret, std::_Index_tuple<_Is...>, _Tp, _Tpls...>
1547:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1548:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _Us>
1549:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         static constexpr _Ret
1550:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         _S_do(_Tp&& __tp, _Tpls&&... __tps, _Us&&... __us)
1551:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1552:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  typedef typename __make_1st_indices<_Tpls...>::__type __idx;
1553:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  typedef __tuple_concater<_Ret, __idx, _Tpls...>      __next;
1554:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return __next::_S_do(std::forward<_Tpls>(__tps)...,
1555:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       std::forward<_Us>(__us)...,
1556:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			       std::get<_Is>(std::forward<_Tp>(__tp))...);
1557:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1558:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1559:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1560:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Ret>
1561:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __tuple_concater<_Ret, std::_Index_tuple<>>
1562:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1563:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename... _Us>
1564:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	static constexpr _Ret
1565:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_S_do(_Us&&... __us)
1566:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         {
1567:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	  return _Ret(std::forward<_Us>(__us)...);
1568:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	}
1569:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
1570:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1571:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// tuple_cat
1572:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Tpls, typename = typename
1573:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****            enable_if<__and_<__is_tuple_like<_Tpls>...>::value>::type>
1574:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr auto
1575:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tuple_cat(_Tpls&&... __tpls)
1576:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     -> typename __tuple_cat_result<_Tpls...>::__type
1577:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
1578:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __tuple_cat_result<_Tpls...>::__type __ret;
1579:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef typename __make_1st_indices<_Tpls...>::__type __idx;
1580:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       typedef __tuple_concater<__ret, __idx, _Tpls...> __concater;
1581:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       return __concater::_S_do(std::forward<_Tpls>(__tpls)...);
1582:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
1583:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
1584:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // _GLIBCXX_RESOLVE_LIB_DEFECTS
1585:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // 2301. Why is tie not constexpr?
1586:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /// tie
1587:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
1588:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     constexpr tuple<_Elements&...>
1589:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     tie(_Elements&... __args) noexcept
 10464              		.loc 20 1589 0
 10465              		.cfi_startproc
 10466              		@ args = 4, pretend = 0, frame = 16
 10467              		@ frame_needed = 1, uses_anonymous_args = 0
 10468 0000 90B5     		push	{r4, r7, lr}
 10469              	.LCFI519:
 10470              		.cfi_def_cfa_offset 12
 10471              		.cfi_offset 4, -12
 10472              		.cfi_offset 7, -8
 10473              		.cfi_offset 14, -4
 10474 0002 87B0     		sub	sp, sp, #28
ARM GAS  /tmp/cc03sYHg.s 			page 274


 10475              	.LCFI520:
 10476              		.cfi_def_cfa_offset 40
 10477 0004 02AF     		add	r7, sp, #8
 10478              	.LCFI521:
 10479              		.cfi_def_cfa 7, 32
 10480 0006 F860     		str	r0, [r7, #12]
 10481 0008 B960     		str	r1, [r7, #8]
 10482 000a 7A60     		str	r2, [r7, #4]
 10483 000c 3B60     		str	r3, [r7]
1590:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return tuple<_Elements&...>(__args...); }
 10484              		.loc 20 1590 0
 10485 000e 3C68     		ldr	r4, [r7]
 10486 0010 7A68     		ldr	r2, [r7, #4]
 10487 0012 B968     		ldr	r1, [r7, #8]
 10488 0014 F868     		ldr	r0, [r7, #12]
 10489 0016 3B6A     		ldr	r3, [r7, #32]
 10490 0018 0093     		str	r3, [sp]
 10491 001a 2300     		movs	r3, r4
 10492 001c FFF7FEFF 		bl	_ZNSt5tupleIJR3PinS1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_
 10493 0020 F868     		ldr	r0, [r7, #12]
 10494 0022 BD46     		mov	sp, r7
 10495 0024 05B0     		add	sp, sp, #20
 10496              		@ sp needed
 10497 0026 90BD     		pop	{r4, r7, pc}
 10498              		.cfi_endproc
 10499              	.LFE4118:
 10501              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv,"axG",%progbits,
 10502              		.align	1
 10503              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv
 10504              		.syntax unified
 10505              		.code	16
 10506              		.thumb_func
 10507              		.fpu softvfp
 10509              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv:
 10510              	.LFB4124:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10511              		.loc 11 128 0
 10512              		.cfi_startproc
 10513              		@ args = 0, pretend = 0, frame = 8
 10514              		@ frame_needed = 1, uses_anonymous_args = 0
 10515 0000 80B5     		push	{r7, lr}
 10516              	.LCFI522:
 10517              		.cfi_def_cfa_offset 8
 10518              		.cfi_offset 7, -8
 10519              		.cfi_offset 14, -4
 10520 0002 82B0     		sub	sp, sp, #8
 10521              	.LCFI523:
 10522              		.cfi_def_cfa_offset 16
 10523 0004 00AF     		add	r7, sp, #0
 10524              	.LCFI524:
 10525              		.cfi_def_cfa_register 7
 10526 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10527              		.loc 11 131 0
 10528 0008 7B68     		ldr	r3, [r7, #4]
 10529 000a 0021     		movs	r1, #0
 10530 000c 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 275


 10531 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE
 10532              		.loc 11 169 0
 10533 0012 C046     		nop
 10534 0014 BD46     		mov	sp, r7
 10535 0016 02B0     		add	sp, sp, #8
 10536              		@ sp needed
 10537 0018 80BD     		pop	{r7, pc}
 10538              		.cfi_endproc
 10539              	.LFE4124:
 10541              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv,"axG",%progbits,
 10542              		.align	1
 10543              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv
 10544              		.syntax unified
 10545              		.code	16
 10546              		.thumb_func
 10547              		.fpu softvfp
 10549              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv:
 10550              	.LFB4125:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10551              		.loc 11 128 0
 10552              		.cfi_startproc
 10553              		@ args = 0, pretend = 0, frame = 8
 10554              		@ frame_needed = 1, uses_anonymous_args = 0
 10555 0000 80B5     		push	{r7, lr}
 10556              	.LCFI525:
 10557              		.cfi_def_cfa_offset 8
 10558              		.cfi_offset 7, -8
 10559              		.cfi_offset 14, -4
 10560 0002 82B0     		sub	sp, sp, #8
 10561              	.LCFI526:
 10562              		.cfi_def_cfa_offset 16
 10563 0004 00AF     		add	r7, sp, #0
 10564              	.LCFI527:
 10565              		.cfi_def_cfa_register 7
 10566 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10567              		.loc 11 131 0
 10568 0008 7B68     		ldr	r3, [r7, #4]
 10569 000a 0021     		movs	r1, #0
 10570 000c 1800     		movs	r0, r3
 10571 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE
 10572              		.loc 11 169 0
 10573 0012 C046     		nop
 10574 0014 BD46     		mov	sp, r7
 10575 0016 02B0     		add	sp, sp, #8
 10576              		@ sp needed
 10577 0018 80BD     		pop	{r7, pc}
 10578              		.cfi_endproc
 10579              	.LFE4125:
 10581              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv,"axG",%progbits
 10582              		.align	1
 10583              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv
 10584              		.syntax unified
 10585              		.code	16
 10586              		.thumb_func
 10587              		.fpu softvfp
 10589              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv:
ARM GAS  /tmp/cc03sYHg.s 			page 276


 10590              	.LFB4126:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10591              		.loc 11 128 0
 10592              		.cfi_startproc
 10593              		@ args = 0, pretend = 0, frame = 8
 10594              		@ frame_needed = 1, uses_anonymous_args = 0
 10595 0000 80B5     		push	{r7, lr}
 10596              	.LCFI528:
 10597              		.cfi_def_cfa_offset 8
 10598              		.cfi_offset 7, -8
 10599              		.cfi_offset 14, -4
 10600 0002 82B0     		sub	sp, sp, #8
 10601              	.LCFI529:
 10602              		.cfi_def_cfa_offset 16
 10603 0004 00AF     		add	r7, sp, #0
 10604              	.LCFI530:
 10605              		.cfi_def_cfa_register 7
 10606 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10607              		.loc 11 131 0
 10608 0008 7B68     		ldr	r3, [r7, #4]
 10609 000a 0021     		movs	r1, #0
 10610 000c 1800     		movs	r0, r3
 10611 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
 10612              		.loc 11 169 0
 10613 0012 C046     		nop
 10614 0014 BD46     		mov	sp, r7
 10615 0016 02B0     		add	sp, sp, #8
 10616              		@ sp needed
 10617 0018 80BD     		pop	{r7, pc}
 10618              		.cfi_endproc
 10619              	.LFE4126:
 10621              		.section	.text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv,"axG",%progbits
 10622              		.align	1
 10623              		.weak	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv
 10624              		.syntax unified
 10625              		.code	16
 10626              		.thumb_func
 10627              		.fpu softvfp
 10629              	_ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv:
 10630              	.LFB4127:
 128:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10631              		.loc 11 128 0
 10632              		.cfi_startproc
 10633              		@ args = 0, pretend = 0, frame = 8
 10634              		@ frame_needed = 1, uses_anonymous_args = 0
 10635 0000 80B5     		push	{r7, lr}
 10636              	.LCFI531:
 10637              		.cfi_def_cfa_offset 8
 10638              		.cfi_offset 7, -8
 10639              		.cfi_offset 14, -4
 10640 0002 82B0     		sub	sp, sp, #8
 10641              	.LCFI532:
 10642              		.cfi_def_cfa_offset 16
 10643 0004 00AF     		add	r7, sp, #0
 10644              	.LCFI533:
 10645              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc03sYHg.s 			page 277


 10646 0006 7860     		str	r0, [r7, #4]
 131:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10647              		.loc 11 131 0
 10648 0008 7B68     		ldr	r3, [r7, #4]
 10649 000a 0021     		movs	r1, #0
 10650 000c 1800     		movs	r0, r3
 10651 000e FFF7FEFF 		bl	_ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE
 10652              		.loc 11 169 0
 10653 0012 C046     		nop
 10654 0014 BD46     		mov	sp, r7
 10655 0016 02B0     		add	sp, sp, #8
 10656              		@ sp needed
 10657 0018 80BD     		pop	{r7, pc}
 10658              		.cfi_endproc
 10659              	.LFE4127:
 10661              		.section	.text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 10662              		.align	1
 10663              		.weak	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
 10664              		.syntax unified
 10665              		.code	16
 10666              		.thumb_func
 10667              		.fpu softvfp
 10669              	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE:
 10670              	.LFB4128:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10671              		.loc 11 88 0
 10672              		.cfi_startproc
 10673              		@ args = 0, pretend = 0, frame = 8
 10674              		@ frame_needed = 1, uses_anonymous_args = 0
 10675 0000 80B5     		push	{r7, lr}
 10676              	.LCFI534:
 10677              		.cfi_def_cfa_offset 8
 10678              		.cfi_offset 7, -8
 10679              		.cfi_offset 14, -4
 10680 0002 82B0     		sub	sp, sp, #8
 10681              	.LCFI535:
 10682              		.cfi_def_cfa_offset 16
 10683 0004 00AF     		add	r7, sp, #0
 10684              	.LCFI536:
 10685              		.cfi_def_cfa_register 7
 10686 0006 7860     		str	r0, [r7, #4]
 10687 0008 0A00     		movs	r2, r1
 10688 000a FB1C     		adds	r3, r7, #3
 10689 000c 1A70     		strb	r2, [r3]
  92:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
 10690              		.loc 11 92 0
 10691 000e FB1C     		adds	r3, r7, #3
 10692 0010 1B78     		ldrb	r3, [r3]
 10693 0012 0322     		movs	r2, #3
 10694 0014 1340     		ands	r3, r2
 10695 0016 DAB2     		uxtb	r2, r3
 10696 0018 7B68     		ldr	r3, [r7, #4]
 10697 001a 0321     		movs	r1, #3
 10698 001c 0A40     		ands	r2, r1
 10699 001e 1201     		lsls	r2, r2, #4
 10700 0020 1968     		ldr	r1, [r3]
 10701 0022 3020     		movs	r0, #48
ARM GAS  /tmp/cc03sYHg.s 			page 278


 10702 0024 8143     		bics	r1, r0
 10703 0026 0A43     		orrs	r2, r1
 10704 0028 1A60     		str	r2, [r3]
 10705 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10706              		.loc 11 106 0
 10707 002c 1800     		movs	r0, r3
 10708 002e BD46     		mov	sp, r7
 10709 0030 02B0     		add	sp, sp, #8
 10710              		@ sp needed
 10711 0032 80BD     		pop	{r7, pc}
 10712              		.cfi_endproc
 10713              	.LFE4128:
 10715              		.section	.text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE,"axG",%progbits,_ZN3mcu4GPIO3setIL
 10716              		.align	1
 10717              		.weak	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE
 10718              		.syntax unified
 10719              		.code	16
 10720              		.thumb_func
 10721              		.fpu softvfp
 10723              	_ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:
 10724              	.LFB4129:
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10725              		.loc 11 108 0
 10726              		.cfi_startproc
 10727              		@ args = 0, pretend = 0, frame = 8
 10728              		@ frame_needed = 1, uses_anonymous_args = 0
 10729 0000 80B5     		push	{r7, lr}
 10730              	.LCFI537:
 10731              		.cfi_def_cfa_offset 8
 10732              		.cfi_offset 7, -8
 10733              		.cfi_offset 14, -4
 10734 0002 82B0     		sub	sp, sp, #8
 10735              	.LCFI538:
 10736              		.cfi_def_cfa_offset 16
 10737 0004 00AF     		add	r7, sp, #0
 10738              	.LCFI539:
 10739              		.cfi_def_cfa_register 7
 10740 0006 7860     		str	r0, [r7, #4]
 10741 0008 0A00     		movs	r2, r1
 10742 000a FB1C     		adds	r3, r7, #3
 10743 000c 1A70     		strb	r2, [r3]
 112:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { AFR.AF3  = v; return *this; }
 10744              		.loc 11 112 0
 10745 000e FB1C     		adds	r3, r7, #3
 10746 0010 1B78     		ldrb	r3, [r3]
 10747 0012 0F22     		movs	r2, #15
 10748 0014 1340     		ands	r3, r2
 10749 0016 DAB2     		uxtb	r2, r3
 10750 0018 7B68     		ldr	r3, [r7, #4]
 10751 001a 0F21     		movs	r1, #15
 10752 001c 0A40     		ands	r2, r1
 10753 001e 1202     		lsls	r2, r2, #8
 10754 0020 196A     		ldr	r1, [r3, #32]
 10755 0022 0448     		ldr	r0, .L516
 10756 0024 0140     		ands	r1, r0
 10757 0026 0A43     		orrs	r2, r1
ARM GAS  /tmp/cc03sYHg.s 			page 279


 10758 0028 1A62     		str	r2, [r3, #32]
 10759 002a 7B68     		ldr	r3, [r7, #4]
 126:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10760              		.loc 11 126 0
 10761 002c 1800     		movs	r0, r3
 10762 002e BD46     		mov	sp, r7
 10763 0030 02B0     		add	sp, sp, #8
 10764              		@ sp needed
 10765 0032 80BD     		pop	{r7, pc}
 10766              	.L517:
 10767              		.align	2
 10768              	.L516:
 10769 0034 FFF0FFFF 		.word	-3841
 10770              		.cfi_endproc
 10771              	.LFE4129:
 10773              		.section	.text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 10774              		.align	1
 10775              		.weak	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
 10776              		.syntax unified
 10777              		.code	16
 10778              		.thumb_func
 10779              		.fpu softvfp
 10781              	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE:
 10782              	.LFB4130:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10783              		.loc 11 88 0
 10784              		.cfi_startproc
 10785              		@ args = 0, pretend = 0, frame = 8
 10786              		@ frame_needed = 1, uses_anonymous_args = 0
 10787 0000 80B5     		push	{r7, lr}
 10788              	.LCFI540:
 10789              		.cfi_def_cfa_offset 8
 10790              		.cfi_offset 7, -8
 10791              		.cfi_offset 14, -4
 10792 0002 82B0     		sub	sp, sp, #8
 10793              	.LCFI541:
 10794              		.cfi_def_cfa_offset 16
 10795 0004 00AF     		add	r7, sp, #0
 10796              	.LCFI542:
 10797              		.cfi_def_cfa_register 7
 10798 0006 7860     		str	r0, [r7, #4]
 10799 0008 0A00     		movs	r2, r1
 10800 000a FB1C     		adds	r3, r7, #3
 10801 000c 1A70     		strb	r2, [r3]
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
 10802              		.loc 11 93 0
 10803 000e FB1C     		adds	r3, r7, #3
 10804 0010 1B78     		ldrb	r3, [r3]
 10805 0012 0322     		movs	r2, #3
 10806 0014 1340     		ands	r3, r2
 10807 0016 DAB2     		uxtb	r2, r3
 10808 0018 7B68     		ldr	r3, [r7, #4]
 10809 001a 0321     		movs	r1, #3
 10810 001c 0A40     		ands	r2, r1
 10811 001e 9201     		lsls	r2, r2, #6
 10812 0020 1968     		ldr	r1, [r3]
 10813 0022 C020     		movs	r0, #192
ARM GAS  /tmp/cc03sYHg.s 			page 280


 10814 0024 8143     		bics	r1, r0
 10815 0026 0A43     		orrs	r2, r1
 10816 0028 1A60     		str	r2, [r3]
 10817 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10818              		.loc 11 106 0
 10819 002c 1800     		movs	r0, r3
 10820 002e BD46     		mov	sp, r7
 10821 0030 02B0     		add	sp, sp, #8
 10822              		@ sp needed
 10823 0032 80BD     		pop	{r7, pc}
 10824              		.cfi_endproc
 10825              	.LFE4130:
 10827              		.section	.text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE,"axG",%progbits,_ZN3mcu4GPIO3setIL
 10828              		.align	1
 10829              		.weak	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE
 10830              		.syntax unified
 10831              		.code	16
 10832              		.thumb_func
 10833              		.fpu softvfp
 10835              	_ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:
 10836              	.LFB4131:
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10837              		.loc 11 108 0
 10838              		.cfi_startproc
 10839              		@ args = 0, pretend = 0, frame = 8
 10840              		@ frame_needed = 1, uses_anonymous_args = 0
 10841 0000 80B5     		push	{r7, lr}
 10842              	.LCFI543:
 10843              		.cfi_def_cfa_offset 8
 10844              		.cfi_offset 7, -8
 10845              		.cfi_offset 14, -4
 10846 0002 82B0     		sub	sp, sp, #8
 10847              	.LCFI544:
 10848              		.cfi_def_cfa_offset 16
 10849 0004 00AF     		add	r7, sp, #0
 10850              	.LCFI545:
 10851              		.cfi_def_cfa_register 7
 10852 0006 7860     		str	r0, [r7, #4]
 10853 0008 0A00     		movs	r2, r1
 10854 000a FB1C     		adds	r3, r7, #3
 10855 000c 1A70     		strb	r2, [r3]
 113:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { AFR.AF4  = v; return *this; }
 10856              		.loc 11 113 0
 10857 000e FB1C     		adds	r3, r7, #3
 10858 0010 1B78     		ldrb	r3, [r3]
 10859 0012 0F22     		movs	r2, #15
 10860 0014 1340     		ands	r3, r2
 10861 0016 DAB2     		uxtb	r2, r3
 10862 0018 7B68     		ldr	r3, [r7, #4]
 10863 001a 0F21     		movs	r1, #15
 10864 001c 0A40     		ands	r2, r1
 10865 001e 1203     		lsls	r2, r2, #12
 10866 0020 196A     		ldr	r1, [r3, #32]
 10867 0022 0448     		ldr	r0, .L522
 10868 0024 0140     		ands	r1, r0
 10869 0026 0A43     		orrs	r2, r1
ARM GAS  /tmp/cc03sYHg.s 			page 281


 10870 0028 1A62     		str	r2, [r3, #32]
 10871 002a 7B68     		ldr	r3, [r7, #4]
 126:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10872              		.loc 11 126 0
 10873 002c 1800     		movs	r0, r3
 10874 002e BD46     		mov	sp, r7
 10875 0030 02B0     		add	sp, sp, #8
 10876              		@ sp needed
 10877 0032 80BD     		pop	{r7, pc}
 10878              	.L523:
 10879              		.align	2
 10880              	.L522:
 10881 0034 FF0FFFFF 		.word	-61441
 10882              		.cfi_endproc
 10883              	.LFE4131:
 10885              		.section	.text._ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 10886              		.align	1
 10887              		.weak	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
 10888              		.syntax unified
 10889              		.code	16
 10890              		.thumb_func
 10891              		.fpu softvfp
 10893              	_ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE:
 10894              	.LFB4132:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 10895              		.loc 11 88 0
 10896              		.cfi_startproc
 10897              		@ args = 0, pretend = 0, frame = 8
 10898              		@ frame_needed = 1, uses_anonymous_args = 0
 10899 0000 80B5     		push	{r7, lr}
 10900              	.LCFI546:
 10901              		.cfi_def_cfa_offset 8
 10902              		.cfi_offset 7, -8
 10903              		.cfi_offset 14, -4
 10904 0002 82B0     		sub	sp, sp, #8
 10905              	.LCFI547:
 10906              		.cfi_def_cfa_offset 16
 10907 0004 00AF     		add	r7, sp, #0
 10908              	.LCFI548:
 10909              		.cfi_def_cfa_register 7
 10910 0006 7860     		str	r0, [r7, #4]
 10911 0008 0A00     		movs	r2, r1
 10912 000a FB1C     		adds	r3, r7, #3
 10913 000c 1A70     		strb	r2, [r3]
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 10914              		.loc 11 91 0
 10915 000e FB1C     		adds	r3, r7, #3
 10916 0010 1B78     		ldrb	r3, [r3]
 10917 0012 0322     		movs	r2, #3
 10918 0014 1340     		ands	r3, r2
 10919 0016 DAB2     		uxtb	r2, r3
 10920 0018 7B68     		ldr	r3, [r7, #4]
 10921 001a 0321     		movs	r1, #3
 10922 001c 0A40     		ands	r2, r1
 10923 001e 9200     		lsls	r2, r2, #2
 10924 0020 1968     		ldr	r1, [r3]
 10925 0022 0C20     		movs	r0, #12
ARM GAS  /tmp/cc03sYHg.s 			page 282


 10926 0024 8143     		bics	r1, r0
 10927 0026 0A43     		orrs	r2, r1
 10928 0028 1A60     		str	r2, [r3]
 10929 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 10930              		.loc 11 106 0
 10931 002c 1800     		movs	r0, r3
 10932 002e BD46     		mov	sp, r7
 10933 0030 02B0     		add	sp, sp, #8
 10934              		@ sp needed
 10935 0032 80BD     		pop	{r7, pc}
 10936              		.cfi_endproc
 10937              	.LFE4132:
 10939              		.section	.text._ZNSt5arrayIhLj255EE4dataEv,"axG",%progbits,_ZNSt5arrayIhLj255EE4dataEv,comdat
 10940              		.align	1
 10941              		.weak	_ZNSt5arrayIhLj255EE4dataEv
 10942              		.syntax unified
 10943              		.code	16
 10944              		.thumb_func
 10945              		.fpu softvfp
 10947              	_ZNSt5arrayIhLj255EE4dataEv:
 10948              	.LFB4133:
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       begin() const noexcept
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data()); }
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR iterator
 134:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       end() noexcept
 135:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return iterator(data() + _Nm); }
 136:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 137:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 138:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       end() const noexcept
 139:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data() + _Nm); }
 140:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 141:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reverse_iterator
 142:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rbegin() noexcept
 143:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return reverse_iterator(end()); }
 144:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 145:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 146:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rbegin() const noexcept
 147:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(end()); }
 148:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 149:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reverse_iterator
 150:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rend() noexcept
 151:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return reverse_iterator(begin()); }
 152:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 153:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 154:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       rend() const noexcept
 155:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(begin()); }
 156:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 157:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 158:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       cbegin() const noexcept
 159:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data()); }
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 161:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_iterator
 162:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       cend() const noexcept
ARM GAS  /tmp/cc03sYHg.s 			page 283


 163:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_iterator(data() + _Nm); }
 164:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 165:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 166:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       crbegin() const noexcept
 167:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(end()); }
 168:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 169:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR const_reverse_iterator
 170:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       crend() const noexcept
 171:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_reverse_iterator(begin()); }
 172:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 173:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Capacity.
 174:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr size_type
 175:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       size() const noexcept { return _Nm; }
 176:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 177:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr size_type
 178:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       max_size() const noexcept { return _Nm; }
 179:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 180:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr bool
 181:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       empty() const noexcept { return size() == 0; }
 182:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 183:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       // Element access.
 184:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       operator[](size_type __n) noexcept
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 187:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 188:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 189:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       operator[](size_type __n) const noexcept
 190:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 191:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 192:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 193:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       at(size_type __n)
 194:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       {
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	if (__n >= _Nm)
 196:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	  std::__throw_out_of_range_fmt(__N("array::at: __n (which is %zu) "
 197:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					    ">= _Nm (which is %zu)"),
 198:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					__n, _Nm);
 199:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	return _AT_Type::_S_ref(_M_elems, __n);
 200:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       }
 201:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 202:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 203:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       at(size_type __n) const
 204:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       {
 205:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	// Result of conditional expression must be an lvalue so use
 206:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	// boolean ? lvalue : (throw-expr, lvalue)
 207:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	return __n < _Nm ? _AT_Type::_S_ref(_M_elems, __n)
 208:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	  : (std::__throw_out_of_range_fmt(__N("array::at: __n (which is %zu) "
 209:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					       ">= _Nm (which is %zu)"),
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 					   __n, _Nm),
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	     _AT_Type::_S_ref(_M_elems, 0));
 212:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       }
 213:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 214:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 215:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       front() noexcept
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return *begin(); }
 217:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 219:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       front() const noexcept
ARM GAS  /tmp/cc03sYHg.s 			page 284


 220:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, 0); }
 221:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 222:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR reference
 223:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       back() noexcept
 224:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _Nm ? *(end() - 1) : *end(); }
 225:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 226:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       constexpr const_reference
 227:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       back() const noexcept
 228:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       {
 229:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 230:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****  	           : _AT_Type::_S_ref(_M_elems, 0);
 231:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       }
 232:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 233:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       _GLIBCXX17_CONSTEXPR pointer
 234:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       data() noexcept
 10949              		.loc 27 234 0
 10950              		.cfi_startproc
 10951              		@ args = 0, pretend = 0, frame = 8
 10952              		@ frame_needed = 1, uses_anonymous_args = 0
 10953 0000 80B5     		push	{r7, lr}
 10954              	.LCFI549:
 10955              		.cfi_def_cfa_offset 8
 10956              		.cfi_offset 7, -8
 10957              		.cfi_offset 14, -4
 10958 0002 82B0     		sub	sp, sp, #8
 10959              	.LCFI550:
 10960              		.cfi_def_cfa_offset 16
 10961 0004 00AF     		add	r7, sp, #0
 10962              	.LCFI551:
 10963              		.cfi_def_cfa_register 7
 10964 0006 7860     		str	r0, [r7, #4]
 235:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ptr(_M_elems); }
 10965              		.loc 27 235 0
 10966 0008 7B68     		ldr	r3, [r7, #4]
 10967 000a 1800     		movs	r0, r3
 10968 000c FFF7FEFF 		bl	_ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh
 10969 0010 0300     		movs	r3, r0
 10970 0012 1800     		movs	r0, r3
 10971 0014 BD46     		mov	sp, r7
 10972 0016 02B0     		add	sp, sp, #8
 10973              		@ sp needed
 10974 0018 80BD     		pop	{r7, pc}
 10975              		.cfi_endproc
 10976              	.LFE4133:
 10978              		.section	.text._ZN12InterruptingC2Ev,"axG",%progbits,_ZN12InterruptingC5Ev,comdat
 10979              		.align	1
 10980              		.weak	_ZN12InterruptingC2Ev
 10981              		.syntax unified
 10982              		.code	16
 10983              		.thumb_func
 10984              		.fpu softvfp
 10986              	_ZN12InterruptingC2Ev:
 10987              	.LFB4136:
  12:mculib3/src/interrupt.h **** {
 10988              		.loc 17 12 0
 10989              		.cfi_startproc
 10990              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 285


 10991              		@ frame_needed = 1, uses_anonymous_args = 0
 10992 0000 80B5     		push	{r7, lr}
 10993              	.LCFI552:
 10994              		.cfi_def_cfa_offset 8
 10995              		.cfi_offset 7, -8
 10996              		.cfi_offset 14, -4
 10997 0002 82B0     		sub	sp, sp, #8
 10998              	.LCFI553:
 10999              		.cfi_def_cfa_offset 16
 11000 0004 00AF     		add	r7, sp, #0
 11001              	.LCFI554:
 11002              		.cfi_def_cfa_register 7
 11003 0006 7860     		str	r0, [r7, #4]
 11004              	.LBB23:
  12:mculib3/src/interrupt.h **** {
 11005              		.loc 17 12 0
 11006 0008 054A     		ldr	r2, .L530
 11007 000a 7B68     		ldr	r3, [r7, #4]
 11008 000c 1A60     		str	r2, [r3]
 11009 000e 7B68     		ldr	r3, [r7, #4]
 11010 0010 0022     		movs	r2, #0
 11011 0012 5A60     		str	r2, [r3, #4]
 11012              	.LBE23:
 11013 0014 7B68     		ldr	r3, [r7, #4]
 11014 0016 1800     		movs	r0, r3
 11015 0018 BD46     		mov	sp, r7
 11016 001a 02B0     		add	sp, sp, #8
 11017              		@ sp needed
 11018 001c 80BD     		pop	{r7, pc}
 11019              	.L531:
 11020 001e C046     		.align	2
 11021              	.L530:
 11022 0020 08000000 		.word	_ZTV12Interrupting+8
 11023              		.cfi_endproc
 11024              	.LFE4136:
 11026              		.weak	_ZN12InterruptingC1Ev
 11027              		.thumb_set _ZN12InterruptingC1Ev,_ZN12InterruptingC2Ev
 11028              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_,"ax",%pro
 11029              		.align	1
 11030              		.syntax unified
 11031              		.code	16
 11032              		.thumb_func
 11033              		.fpu softvfp
 11035              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:
 11036              	.LFB4138:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 11037              		.loc 24 71 0
 11038              		.cfi_startproc
 11039              		@ args = 0, pretend = 0, frame = 8
 11040              		@ frame_needed = 1, uses_anonymous_args = 0
 11041 0000 80B5     		push	{r7, lr}
 11042              	.LCFI555:
 11043              		.cfi_def_cfa_offset 8
 11044              		.cfi_offset 7, -8
 11045              		.cfi_offset 14, -4
 11046 0002 82B0     		sub	sp, sp, #8
 11047              	.LCFI556:
ARM GAS  /tmp/cc03sYHg.s 			page 286


 11048              		.cfi_def_cfa_offset 16
 11049 0004 00AF     		add	r7, sp, #0
 11050              	.LCFI557:
 11051              		.cfi_def_cfa_register 7
 11052 0006 7860     		str	r0, [r7, #4]
 11053 0008 3960     		str	r1, [r7]
 11054              	.LBB24:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 11055              		.loc 24 71 0
 11056 000a 7B68     		ldr	r3, [r7, #4]
 11057 000c 1800     		movs	r0, r3
 11058 000e FFF7FEFF 		bl	_ZN12InterruptingC2Ev
 11059 0012 094A     		ldr	r2, .L534
 11060 0014 7B68     		ldr	r3, [r7, #4]
 11061 0016 1A60     		str	r2, [r3]
 11062 0018 7B68     		ldr	r3, [r7, #4]
 11063 001a 3A68     		ldr	r2, [r7]
 11064 001c 9A60     		str	r2, [r3, #8]
  72:mculib3/src/modbus_slave.h ****         }
 11065              		.loc 24 72 0
 11066 001e 3B68     		ldr	r3, [r7]
 11067 0020 5B69     		ldr	r3, [r3, #20]
 11068 0022 7A68     		ldr	r2, [r7, #4]
 11069 0024 1100     		movs	r1, r2
 11070 0026 1800     		movs	r0, r3
 11071 0028 FFF7FEFF 		bl	_ZN9Interrupt9subscribeEP12Interrupting
 11072              	.LBE24:
  73:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.uartInterrupt();} 
 11073              		.loc 24 73 0
 11074 002c 7B68     		ldr	r3, [r7, #4]
 11075 002e 1800     		movs	r0, r3
 11076 0030 BD46     		mov	sp, r7
 11077 0032 02B0     		add	sp, sp, #8
 11078              		@ sp needed
 11079 0034 80BD     		pop	{r7, pc}
 11080              	.L535:
 11081 0036 C046     		.align	2
 11082              	.L534:
 11083 0038 08000000 		.word	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE+8
 11084              		.cfi_endproc
 11085              	.LFE4138:
 11087              		.thumb_set _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC1ERS2_,_ZN12Modbus_s
 11088              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_,"ax",%prog
 11089              		.align	1
 11090              		.syntax unified
 11091              		.code	16
 11092              		.thumb_func
 11093              		.fpu softvfp
 11095              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:
 11096              	.LFB4141:
  80:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
 11097              		.loc 24 80 0
 11098              		.cfi_startproc
 11099              		@ args = 0, pretend = 0, frame = 8
 11100              		@ frame_needed = 1, uses_anonymous_args = 0
 11101 0000 80B5     		push	{r7, lr}
 11102              	.LCFI558:
ARM GAS  /tmp/cc03sYHg.s 			page 287


 11103              		.cfi_def_cfa_offset 8
 11104              		.cfi_offset 7, -8
 11105              		.cfi_offset 14, -4
 11106 0002 82B0     		sub	sp, sp, #8
 11107              	.LCFI559:
 11108              		.cfi_def_cfa_offset 16
 11109 0004 00AF     		add	r7, sp, #0
 11110              	.LCFI560:
 11111              		.cfi_def_cfa_register 7
 11112 0006 7860     		str	r0, [r7, #4]
 11113 0008 3960     		str	r1, [r7]
 11114              	.LBB25:
  80:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
 11115              		.loc 24 80 0
 11116 000a 7B68     		ldr	r3, [r7, #4]
 11117 000c 1800     		movs	r0, r3
 11118 000e FFF7FEFF 		bl	_ZN12InterruptingC2Ev
 11119 0012 094A     		ldr	r2, .L538
 11120 0014 7B68     		ldr	r3, [r7, #4]
 11121 0016 1A60     		str	r2, [r3]
 11122 0018 7B68     		ldr	r3, [r7, #4]
 11123 001a 3A68     		ldr	r2, [r7]
 11124 001c 9A60     		str	r2, [r3, #8]
  81:mculib3/src/modbus_slave.h ****         }
 11125              		.loc 24 81 0
 11126 001e 3B68     		ldr	r3, [r7]
 11127 0020 9B69     		ldr	r3, [r3, #24]
 11128 0022 7A68     		ldr	r2, [r7, #4]
 11129 0024 1100     		movs	r1, r2
 11130 0026 1800     		movs	r0, r3
 11131 0028 FFF7FEFF 		bl	_ZN9Interrupt9subscribeEP12Interrupting
 11132              	.LBE25:
  82:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.dmaInterrupt();} 
 11133              		.loc 24 82 0
 11134 002c 7B68     		ldr	r3, [r7, #4]
 11135 002e 1800     		movs	r0, r3
 11136 0030 BD46     		mov	sp, r7
 11137 0032 02B0     		add	sp, sp, #8
 11138              		@ sp needed
 11139 0034 80BD     		pop	{r7, pc}
 11140              	.L539:
 11141 0036 C046     		.align	2
 11142              	.L538:
 11143 0038 08000000 		.word	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE+8
 11144              		.cfi_endproc
 11145              	.LFE4141:
 11147              		.thumb_set _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC1ERS2_,_ZN12Modbus_sl
 11148              		.section	.text._ZN10Net_bufferILj255EE5clearEv,"axG",%progbits,_ZN10Net_bufferILj255EE5clearEv,com
 11149              		.align	1
 11150              		.weak	_ZN10Net_bufferILj255EE5clearEv
 11151              		.syntax unified
 11152              		.code	16
 11153              		.thumb_func
 11154              		.fpu softvfp
 11156              	_ZN10Net_bufferILj255EE5clearEv:
 11157              	.LFB4143:
  21:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
ARM GAS  /tmp/cc03sYHg.s 			page 288


 11158              		.loc 22 21 0
 11159              		.cfi_startproc
 11160              		@ args = 0, pretend = 0, frame = 8
 11161              		@ frame_needed = 1, uses_anonymous_args = 0
 11162 0000 80B5     		push	{r7, lr}
 11163              	.LCFI561:
 11164              		.cfi_def_cfa_offset 8
 11165              		.cfi_offset 7, -8
 11166              		.cfi_offset 14, -4
 11167 0002 82B0     		sub	sp, sp, #8
 11168              	.LCFI562:
 11169              		.cfi_def_cfa_offset 16
 11170 0004 00AF     		add	r7, sp, #0
 11171              	.LCFI563:
 11172              		.cfi_def_cfa_register 7
 11173 0006 7860     		str	r0, [r7, #4]
  21:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 11174              		.loc 22 21 0
 11175 0008 7A68     		ldr	r2, [r7, #4]
 11176 000a 8023     		movs	r3, #128
 11177 000c 5B00     		lsls	r3, r3, #1
 11178 000e 0021     		movs	r1, #0
 11179 0010 D150     		str	r1, [r2, r3]
 11180 0012 7A68     		ldr	r2, [r7, #4]
 11181 0014 8223     		movs	r3, #130
 11182 0016 5B00     		lsls	r3, r3, #1
 11183 0018 0021     		movs	r1, #0
 11184 001a D150     		str	r1, [r2, r3]
 11185 001c C046     		nop
 11186 001e BD46     		mov	sp, r7
 11187 0020 02B0     		add	sp, sp, #8
 11188              		@ sp needed
 11189 0022 80BD     		pop	{r7, pc}
 11190              		.cfi_endproc
 11191              	.LFE4143:
 11193              		.section	.text._ZN10UART_sizedILj255EE12is_receivingEv,"axG",%progbits,_ZN10UART_sizedILj255EE12is
 11194              		.align	1
 11195              		.weak	_ZN10UART_sizedILj255EE12is_receivingEv
 11196              		.syntax unified
 11197              		.code	16
 11198              		.thumb_func
 11199              		.fpu softvfp
 11201              	_ZN10UART_sizedILj255EE12is_receivingEv:
 11202              	.LFB4144:
  60:mculib3/src/uart.h **** 
 11203              		.loc 23 60 0
 11204              		.cfi_startproc
 11205              		@ args = 0, pretend = 0, frame = 8
 11206              		@ frame_needed = 1, uses_anonymous_args = 0
 11207 0000 90B5     		push	{r4, r7, lr}
 11208              	.LCFI564:
 11209              		.cfi_def_cfa_offset 12
 11210              		.cfi_offset 4, -12
 11211              		.cfi_offset 7, -8
 11212              		.cfi_offset 14, -4
 11213 0002 83B0     		sub	sp, sp, #12
 11214              	.LCFI565:
ARM GAS  /tmp/cc03sYHg.s 			page 289


 11215              		.cfi_def_cfa_offset 24
 11216 0004 00AF     		add	r7, sp, #0
 11217              	.LCFI566:
 11218              		.cfi_def_cfa_register 7
 11219 0006 7860     		str	r0, [r7, #4]
  60:mculib3/src/uart.h **** 
 11220              		.loc 23 60 0
 11221 0008 7B68     		ldr	r3, [r7, #4]
 11222 000a 1800     		movs	r0, r3
 11223 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 11224 0010 0400     		movs	r4, r0
 11225 0012 7A68     		ldr	r2, [r7, #4]
 11226 0014 9023     		movs	r3, #144
 11227 0016 5B00     		lsls	r3, r3, #1
 11228 0018 D358     		ldr	r3, [r2, r3]
 11229 001a 1800     		movs	r0, r3
 11230 001c FFF7FEFF 		bl	_ZN3mcu10DMA_stream21qty_transactions_leftEv
 11231 0020 0300     		movs	r3, r0
 11232 0022 1A00     		movs	r2, r3
 11233 0024 FF23     		movs	r3, #255
 11234 0026 9B1A     		subs	r3, r3, r2
 11235 0028 9C42     		cmp	r4, r3
 11236 002a 9B41     		sbcs	r3, r3, r3
 11237 002c 5B42     		rsbs	r3, r3, #0
 11238 002e DBB2     		uxtb	r3, r3
 11239 0030 1800     		movs	r0, r3
 11240 0032 BD46     		mov	sp, r7
 11241 0034 03B0     		add	sp, sp, #12
 11242              		@ sp needed
 11243 0036 90BD     		pop	{r4, r7, pc}
 11244              		.cfi_endproc
 11245              	.LFE4144:
 11247              		.section	.text._ZN10Net_bufferILj255EE5frontEv,"axG",%progbits,_ZN10Net_bufferILj255EE5frontEv,com
 11248              		.align	1
 11249              		.weak	_ZN10Net_bufferILj255EE5frontEv
 11250              		.syntax unified
 11251              		.code	16
 11252              		.thumb_func
 11253              		.fpu softvfp
 11255              	_ZN10Net_bufferILj255EE5frontEv:
 11256              	.LFB4145:
  36:mculib3/src/net_buffer.h **** 
 11257              		.loc 22 36 0
 11258              		.cfi_startproc
 11259              		@ args = 0, pretend = 0, frame = 8
 11260              		@ frame_needed = 1, uses_anonymous_args = 0
 11261 0000 80B5     		push	{r7, lr}
 11262              	.LCFI567:
 11263              		.cfi_def_cfa_offset 8
 11264              		.cfi_offset 7, -8
 11265              		.cfi_offset 14, -4
 11266 0002 82B0     		sub	sp, sp, #8
 11267              	.LCFI568:
 11268              		.cfi_def_cfa_offset 16
 11269 0004 00AF     		add	r7, sp, #0
 11270              	.LCFI569:
 11271              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc03sYHg.s 			page 290


 11272 0006 7860     		str	r0, [r7, #4]
  36:mculib3/src/net_buffer.h **** 
 11273              		.loc 22 36 0
 11274 0008 7B68     		ldr	r3, [r7, #4]
 11275 000a 1800     		movs	r0, r3
 11276 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 11277 0010 7A68     		ldr	r2, [r7, #4]
 11278 0012 8023     		movs	r3, #128
 11279 0014 5B00     		lsls	r3, r3, #1
 11280 0016 D358     		ldr	r3, [r2, r3]
 11281 0018 1900     		movs	r1, r3
 11282 001a FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 11283 001e 0300     		movs	r3, r0
 11284 0020 1800     		movs	r0, r3
 11285 0022 BD46     		mov	sp, r7
 11286 0024 02B0     		add	sp, sp, #8
 11287              		@ sp needed
 11288 0026 80BD     		pop	{r7, pc}
 11289              		.cfi_endproc
 11290              	.LFE4145:
 11292              		.section	.text._ZN10Net_bufferILj255EE3endEv,"axG",%progbits,_ZN10Net_bufferILj255EE3endEv,comdat
 11293              		.align	1
 11294              		.weak	_ZN10Net_bufferILj255EE3endEv
 11295              		.syntax unified
 11296              		.code	16
 11297              		.thumb_func
 11298              		.fpu softvfp
 11300              	_ZN10Net_bufferILj255EE3endEv:
 11301              	.LFB4147:
  23:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 11302              		.loc 22 23 0
 11303              		.cfi_startproc
 11304              		@ args = 0, pretend = 0, frame = 8
 11305              		@ frame_needed = 1, uses_anonymous_args = 0
 11306 0000 80B5     		push	{r7, lr}
 11307              	.LCFI570:
 11308              		.cfi_def_cfa_offset 8
 11309              		.cfi_offset 7, -8
 11310              		.cfi_offset 14, -4
 11311 0002 82B0     		sub	sp, sp, #8
 11312              	.LCFI571:
 11313              		.cfi_def_cfa_offset 16
 11314 0004 00AF     		add	r7, sp, #0
 11315              	.LCFI572:
 11316              		.cfi_def_cfa_register 7
 11317 0006 7860     		str	r0, [r7, #4]
  23:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 11318              		.loc 22 23 0
 11319 0008 7B68     		ldr	r3, [r7, #4]
 11320 000a 1800     		movs	r0, r3
 11321 000c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 11322 0010 0300     		movs	r3, r0
 11323 0012 1800     		movs	r0, r3
 11324 0014 FFF7FEFF 		bl	_ZNSt5arrayIhLj255EE5beginEv
 11325 0018 0100     		movs	r1, r0
 11326 001a 7A68     		ldr	r2, [r7, #4]
 11327 001c 8223     		movs	r3, #130
ARM GAS  /tmp/cc03sYHg.s 			page 291


 11328 001e 5B00     		lsls	r3, r3, #1
 11329 0020 D358     		ldr	r3, [r2, r3]
 11330 0022 CB18     		adds	r3, r1, r3
 11331 0024 1800     		movs	r0, r3
 11332 0026 BD46     		mov	sp, r7
 11333 0028 02B0     		add	sp, sp, #8
 11334              		@ sp needed
 11335 002a 80BD     		pop	{r7, pc}
 11336              		.cfi_endproc
 11337              	.LFE4147:
 11339              		.section	.text._Z5CRC16IPhEDaT_S1_,"axG",%progbits,_Z5CRC16IPhEDaT_S1_,comdat
 11340              		.align	1
 11341              		.weak	_Z5CRC16IPhEDaT_S1_
 11342              		.syntax unified
 11343              		.code	16
 11344              		.thumb_func
 11345              		.fpu softvfp
 11347              	_Z5CRC16IPhEDaT_S1_:
 11348              	.LFB4148:
 11349              		.file 28 "mculib3/src/table_crc.h"
   1:mculib3/src/table_crc.h **** #pragma once
   2:mculib3/src/table_crc.h **** 
   3:mculib3/src/table_crc.h **** #include <tuple>
   4:mculib3/src/table_crc.h **** 
   5:mculib3/src/table_crc.h **** //    CRC   
   6:mculib3/src/table_crc.h **** 
   7:mculib3/src/table_crc.h **** constexpr uint8_t crc_low_table[]
   8:mculib3/src/table_crc.h **** {
   9:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  10:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  11:mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  12:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
  13:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
  14:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
  15:mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  16:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
  17:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  18:mculib3/src/table_crc.h ****         0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  19:mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  20:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  21:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  22:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  23:mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  24:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  25:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  26:mculib3/src/table_crc.h ****         0x40
  27:mculib3/src/table_crc.h **** };
  28:mculib3/src/table_crc.h **** 
  29:mculib3/src/table_crc.h **** constexpr uint8_t crc_high_table[]
  30:mculib3/src/table_crc.h **** {
  31:mculib3/src/table_crc.h ****         0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02, 0xC2, 0xC6, 0x06, 0x07, 0xC7, 0x05, 0xC5, 0xC4,
  32:mculib3/src/table_crc.h ****         0x04, 0xCC, 0x0C, 0x0D, 0xCD, 0x0F, 0xCF, 0xCE, 0x0E, 0x0A, 0xCA, 0xCB, 0x0B, 0xC9, 0x09,
  33:mculib3/src/table_crc.h ****         0x08, 0xC8, 0xD8, 0x18, 0x19, 0xD9, 0x1B, 0xDB, 0xDA, 0x1A, 0x1E, 0xDE, 0xDF, 0x1F, 0xDD,
  34:mculib3/src/table_crc.h ****         0x1D, 0x1C, 0xDC, 0x14, 0xD4, 0xD5, 0x15, 0xD7, 0x17, 0x16, 0xD6, 0xD2, 0x12, 0x13, 0xD3,
  35:mculib3/src/table_crc.h ****         0x11, 0xD1, 0xD0, 0x10, 0xF0, 0x30, 0x31, 0xF1, 0x33, 0xF3, 0xF2, 0x32, 0x36, 0xF6, 0xF7,
  36:mculib3/src/table_crc.h ****         0x37, 0xF5, 0x35, 0x34, 0xF4, 0x3C, 0xFC, 0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE, 0xFA, 0x3A,
  37:mculib3/src/table_crc.h ****         0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38, 0x28, 0xE8, 0xE9, 0x29, 0xEB, 0x2B, 0x2A, 0xEA, 0xEE,
ARM GAS  /tmp/cc03sYHg.s 			page 292


  38:mculib3/src/table_crc.h ****         0x2E, 0x2F, 0xEF, 0x2D, 0xED, 0xEC, 0x2C, 0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7, 0xE6, 0x26,
  39:mculib3/src/table_crc.h ****         0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20, 0xE0, 0xA0, 0x60, 0x61, 0xA1, 0x63, 0xA3, 0xA2,
  40:mculib3/src/table_crc.h ****         0x62, 0x66, 0xA6, 0xA7, 0x67, 0xA5, 0x65, 0x64, 0xA4, 0x6C, 0xAC, 0xAD, 0x6D, 0xAF, 0x6F,
  41:mculib3/src/table_crc.h ****         0x6E, 0xAE, 0xAA, 0x6A, 0x6B, 0xAB, 0x69, 0xA9, 0xA8, 0x68, 0x78, 0xB8, 0xB9, 0x79, 0xBB,
  42:mculib3/src/table_crc.h ****         0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5,
  43:mculib3/src/table_crc.h ****         0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91,
  44:mculib3/src/table_crc.h ****         0x51, 0x93, 0x53, 0x52, 0x92, 0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C,
  45:mculib3/src/table_crc.h ****         0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88,
  46:mculib3/src/table_crc.h ****         0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
  47:mculib3/src/table_crc.h ****         0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
  48:mculib3/src/table_crc.h ****         0x40
  49:mculib3/src/table_crc.h **** }; 
  50:mculib3/src/table_crc.h **** 
  51:mculib3/src/table_crc.h **** template<class InputIt>
  52:mculib3/src/table_crc.h **** constexpr auto CRC16(InputIt first, InputIt last)
 11350              		.loc 28 52 0
 11351              		.cfi_startproc
 11352              		@ args = 0, pretend = 0, frame = 24
 11353              		@ frame_needed = 1, uses_anonymous_args = 0
 11354 0000 90B5     		push	{r4, r7, lr}
 11355              	.LCFI573:
 11356              		.cfi_def_cfa_offset 12
 11357              		.cfi_offset 4, -12
 11358              		.cfi_offset 7, -8
 11359              		.cfi_offset 14, -4
 11360 0002 87B0     		sub	sp, sp, #28
 11361              	.LCFI574:
 11362              		.cfi_def_cfa_offset 40
 11363 0004 00AF     		add	r7, sp, #0
 11364              	.LCFI575:
 11365              		.cfi_def_cfa_register 7
 11366 0006 F860     		str	r0, [r7, #12]
 11367 0008 B960     		str	r1, [r7, #8]
 11368 000a 7A60     		str	r2, [r7, #4]
  53:mculib3/src/table_crc.h **** {
  54:mculib3/src/table_crc.h ****     uint8_t crc_high = 0xFF;   // high byte of CRC initialized
 11369              		.loc 28 54 0
 11370 000c 1623     		movs	r3, #22
 11371 000e FB18     		adds	r3, r7, r3
 11372 0010 FF22     		movs	r2, #255
 11373 0012 1A70     		strb	r2, [r3]
  55:mculib3/src/table_crc.h ****     uint8_t crc_low  = 0xFF;   // low byte of CRC initialized
 11374              		.loc 28 55 0
 11375 0014 1523     		movs	r3, #21
 11376 0016 FB18     		adds	r3, r7, r3
 11377 0018 FF22     		movs	r2, #255
 11378 001a 1A70     		strb	r2, [r3]
 11379              	.L549:
 11380              	.LBB26:
  56:mculib3/src/table_crc.h **** 
  57:mculib3/src/table_crc.h ****     do
  58:mculib3/src/table_crc.h ****     {
  59:mculib3/src/table_crc.h ****        uint8_t i = crc_low ^ *first++;              // will index into CRC lookup table
 11381              		.loc 28 59 0
 11382 001c BB68     		ldr	r3, [r7, #8]
 11383 001e 5A1C     		adds	r2, r3, #1
 11384 0020 BA60     		str	r2, [r7, #8]
ARM GAS  /tmp/cc03sYHg.s 			page 293


 11385 0022 1978     		ldrb	r1, [r3]
 11386 0024 1524     		movs	r4, #21
 11387 0026 3B19     		adds	r3, r7, r4
 11388 0028 1A78     		ldrb	r2, [r3]
 11389 002a 1720     		movs	r0, #23
 11390 002c 3B18     		adds	r3, r7, r0
 11391 002e 4A40     		eors	r2, r1
 11392 0030 1A70     		strb	r2, [r3]
  60:mculib3/src/table_crc.h ****        crc_low  = crc_high ^ crc_low_table[i];    // calculate the CRC
 11393              		.loc 28 60 0
 11394 0032 0100     		movs	r1, r0
 11395 0034 7B18     		adds	r3, r7, r1
 11396 0036 1B78     		ldrb	r3, [r3]
 11397 0038 0F4A     		ldr	r2, .L551
 11398 003a D25C     		ldrb	r2, [r2, r3]
 11399 003c 1620     		movs	r0, #22
 11400 003e 3B18     		adds	r3, r7, r0
 11401 0040 1B78     		ldrb	r3, [r3]
 11402 0042 5340     		eors	r3, r2
 11403 0044 DAB2     		uxtb	r2, r3
 11404 0046 3B19     		adds	r3, r7, r4
 11405 0048 1A70     		strb	r2, [r3]
  61:mculib3/src/table_crc.h ****        crc_high =            crc_high_table[i];
 11406              		.loc 28 61 0
 11407 004a 7B18     		adds	r3, r7, r1
 11408 004c 1B78     		ldrb	r3, [r3]
 11409 004e 0B4A     		ldr	r2, .L551+4
 11410 0050 D25C     		ldrb	r2, [r2, r3]
 11411 0052 3B18     		adds	r3, r7, r0
 11412 0054 1A70     		strb	r2, [r3]
 11413              	.LBE26:
  62:mculib3/src/table_crc.h ****     }
  63:mculib3/src/table_crc.h ****     while (first != last);   // pass through message buffer (max 256)
 11414              		.loc 28 63 0
 11415 0056 BA68     		ldr	r2, [r7, #8]
 11416 0058 7B68     		ldr	r3, [r7, #4]
 11417 005a 9A42     		cmp	r2, r3
 11418 005c 00D0     		beq	.L548
  57:mculib3/src/table_crc.h ****     {
 11419              		.loc 28 57 0
 11420 005e DDE7     		b	.L549
 11421              	.L548:
  64:mculib3/src/table_crc.h ****         
  65:mculib3/src/table_crc.h ****     return std::tuple {crc_low, crc_high};
 11422              		.loc 28 65 0
 11423 0060 1623     		movs	r3, #22
 11424 0062 FA18     		adds	r2, r7, r3
 11425 0064 1523     		movs	r3, #21
 11426 0066 F918     		adds	r1, r7, r3
 11427 0068 FB68     		ldr	r3, [r7, #12]
 11428 006a 1800     		movs	r0, r3
 11429 006c FFF7FEFF 		bl	_ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
  66:mculib3/src/table_crc.h **** }
 11430              		.loc 28 66 0
 11431 0070 F868     		ldr	r0, [r7, #12]
 11432 0072 BD46     		mov	sp, r7
 11433 0074 07B0     		add	sp, sp, #28
ARM GAS  /tmp/cc03sYHg.s 			page 294


 11434              		@ sp needed
 11435 0076 90BD     		pop	{r4, r7, pc}
 11436              	.L552:
 11437              		.align	2
 11438              	.L551:
 11439 0078 00000000 		.word	_ZL13crc_low_table
 11440 007c 00000000 		.word	_ZL14crc_high_table
 11441              		.cfi_endproc
 11442              	.LFE4148:
 11444              		.section	.text._ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_,"axG",%progb
 11445              		.align	1
 11446              		.weak	_ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 11447              		.syntax unified
 11448              		.code	16
 11449              		.thumb_func
 11450              		.fpu softvfp
 11452              	_ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:
 11453              	.LFB4152:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 11454              		.loc 20 1314 0
 11455              		.cfi_startproc
 11456              		@ args = 0, pretend = 0, frame = 8
 11457              		@ frame_needed = 1, uses_anonymous_args = 0
 11458 0000 80B5     		push	{r7, lr}
 11459              	.LCFI576:
 11460              		.cfi_def_cfa_offset 8
 11461              		.cfi_offset 7, -8
 11462              		.cfi_offset 14, -4
 11463 0002 82B0     		sub	sp, sp, #8
 11464              	.LCFI577:
 11465              		.cfi_def_cfa_offset 16
 11466 0004 00AF     		add	r7, sp, #0
 11467              	.LCFI578:
 11468              		.cfi_def_cfa_register 7
 11469 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11470              		.loc 20 1315 0
 11471 0008 7B68     		ldr	r3, [r7, #4]
 11472 000a 1800     		movs	r0, r3
 11473 000c FFF7FEFF 		bl	_ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 11474 0010 0300     		movs	r3, r0
 11475 0012 1800     		movs	r0, r3
 11476 0014 BD46     		mov	sp, r7
 11477 0016 02B0     		add	sp, sp, #8
 11478              		@ sp needed
 11479 0018 80BD     		pop	{r7, pc}
 11480              		.cfi_endproc
 11481              	.LFE4152:
 11483              		.section	.text._ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE,"axG",%progbits,_Z
 11484              		.align	1
 11485              		.weak	_ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 11486              		.syntax unified
 11487              		.code	16
 11488              		.thumb_func
 11489              		.fpu softvfp
 11491              	_ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:
 11492              	.LFB4153:
ARM GAS  /tmp/cc03sYHg.s 			page 295


1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 11493              		.loc 20 1303 0
 11494              		.cfi_startproc
 11495              		@ args = 0, pretend = 0, frame = 8
 11496              		@ frame_needed = 1, uses_anonymous_args = 0
 11497 0000 80B5     		push	{r7, lr}
 11498              	.LCFI579:
 11499              		.cfi_def_cfa_offset 8
 11500              		.cfi_offset 7, -8
 11501              		.cfi_offset 14, -4
 11502 0002 82B0     		sub	sp, sp, #8
 11503              	.LCFI580:
 11504              		.cfi_def_cfa_offset 16
 11505 0004 00AF     		add	r7, sp, #0
 11506              	.LCFI581:
 11507              		.cfi_def_cfa_register 7
 11508 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11509              		.loc 20 1304 0
 11510 0008 7B68     		ldr	r3, [r7, #4]
 11511 000a 1800     		movs	r0, r3
 11512 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_
 11513 0010 0300     		movs	r3, r0
 11514 0012 1800     		movs	r0, r3
 11515 0014 BD46     		mov	sp, r7
 11516 0016 02B0     		add	sp, sp, #8
 11517              		@ sp needed
 11518 0018 80BD     		pop	{r7, pc}
 11519              		.cfi_endproc
 11520              	.LFE4153:
 11522              		.section	.text._ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_,"axG",%progbits,_ZNSt11_Tuple_implILj0EJh
 11523              		.align	1
 11524              		.weak	_ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_
 11525              		.syntax unified
 11526              		.code	16
 11527              		.thumb_func
 11528              		.fpu softvfp
 11530              	_ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_:
 11531              	.LFB4154:
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11532              		.loc 20 195 0
 11533              		.cfi_startproc
 11534              		@ args = 0, pretend = 0, frame = 8
 11535              		@ frame_needed = 1, uses_anonymous_args = 0
 11536 0000 80B5     		push	{r7, lr}
 11537              	.LCFI582:
 11538              		.cfi_def_cfa_offset 8
 11539              		.cfi_offset 7, -8
 11540              		.cfi_offset 14, -4
 11541 0002 82B0     		sub	sp, sp, #8
 11542              	.LCFI583:
 11543              		.cfi_def_cfa_offset 16
 11544 0004 00AF     		add	r7, sp, #0
 11545              	.LCFI584:
 11546              		.cfi_def_cfa_register 7
 11547 0006 7860     		str	r0, [r7, #4]
 195:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/cc03sYHg.s 			page 296


 11548              		.loc 20 195 0
 11549 0008 7B68     		ldr	r3, [r7, #4]
 11550 000a 0133     		adds	r3, r3, #1
 11551 000c 1800     		movs	r0, r3
 11552 000e FFF7FEFF 		bl	_ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_
 11553 0012 0300     		movs	r3, r0
 11554 0014 1800     		movs	r0, r3
 11555 0016 BD46     		mov	sp, r7
 11556 0018 02B0     		add	sp, sp, #8
 11557              		@ sp needed
 11558 001a 80BD     		pop	{r7, pc}
 11559              		.cfi_endproc
 11560              	.LFE4154:
 11562              		.section	.text._ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_,"axG",%progbits,_ZNSt10_Head_baseILj0EhLb
 11563              		.align	1
 11564              		.weak	_ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_
 11565              		.syntax unified
 11566              		.code	16
 11567              		.thumb_func
 11568              		.fpu softvfp
 11570              	_ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_:
 11571              	.LFB4155:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11572              		.loc 20 160 0
 11573              		.cfi_startproc
 11574              		@ args = 0, pretend = 0, frame = 8
 11575              		@ frame_needed = 1, uses_anonymous_args = 0
 11576 0000 80B5     		push	{r7, lr}
 11577              	.LCFI585:
 11578              		.cfi_def_cfa_offset 8
 11579              		.cfi_offset 7, -8
 11580              		.cfi_offset 14, -4
 11581 0002 82B0     		sub	sp, sp, #8
 11582              	.LCFI586:
 11583              		.cfi_def_cfa_offset 16
 11584 0004 00AF     		add	r7, sp, #0
 11585              	.LCFI587:
 11586              		.cfi_def_cfa_register 7
 11587 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11588              		.loc 20 160 0
 11589 0008 7B68     		ldr	r3, [r7, #4]
 11590 000a 1800     		movs	r0, r3
 11591 000c BD46     		mov	sp, r7
 11592 000e 02B0     		add	sp, sp, #8
 11593              		@ sp needed
 11594 0010 80BD     		pop	{r7, pc}
 11595              		.cfi_endproc
 11596              	.LFE4155:
 11598              		.section	.text._ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_,"axG",%progb
 11599              		.align	1
 11600              		.weak	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 11601              		.syntax unified
 11602              		.code	16
 11603              		.thumb_func
 11604              		.fpu softvfp
 11606              	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:
ARM GAS  /tmp/cc03sYHg.s 			page 297


 11607              	.LFB4151:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 11608              		.loc 20 1326 0
 11609              		.cfi_startproc
 11610              		@ args = 0, pretend = 0, frame = 8
 11611              		@ frame_needed = 1, uses_anonymous_args = 0
 11612 0000 80B5     		push	{r7, lr}
 11613              	.LCFI588:
 11614              		.cfi_def_cfa_offset 8
 11615              		.cfi_offset 7, -8
 11616              		.cfi_offset 14, -4
 11617 0002 82B0     		sub	sp, sp, #8
 11618              	.LCFI589:
 11619              		.cfi_def_cfa_offset 16
 11620 0004 00AF     		add	r7, sp, #0
 11621              	.LCFI590:
 11622              		.cfi_def_cfa_register 7
 11623 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 11624              		.loc 20 1329 0
 11625 0008 7B68     		ldr	r3, [r7, #4]
 11626 000a 1800     		movs	r0, r3
 11627 000c FFF7FEFF 		bl	_ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 11628 0010 0300     		movs	r3, r0
 11629 0012 1800     		movs	r0, r3
 11630 0014 FFF7FEFF 		bl	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
 11631 0018 0300     		movs	r3, r0
1330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11632              		.loc 20 1330 0
 11633 001a 1800     		movs	r0, r3
 11634 001c BD46     		mov	sp, r7
 11635 001e 02B0     		add	sp, sp, #8
 11636              		@ sp needed
 11637 0020 80BD     		pop	{r7, pc}
 11638              		.cfi_endproc
 11639              	.LFE4151:
 11641              		.section	.text._ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE,"axG",%progbits,_ZSt7forwardIO
 11642              		.align	1
 11643              		.weak	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
 11644              		.syntax unified
 11645              		.code	16
 11646              		.thumb_func
 11647              		.fpu softvfp
 11649              	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE:
 11650              	.LFB4156:
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return static_cast<_Tp&&>(__t); }
 11651              		.loc 21 73 0
 11652              		.cfi_startproc
 11653              		@ args = 0, pretend = 0, frame = 8
 11654              		@ frame_needed = 1, uses_anonymous_args = 0
 11655 0000 80B5     		push	{r7, lr}
 11656              	.LCFI591:
 11657              		.cfi_def_cfa_offset 8
 11658              		.cfi_offset 7, -8
 11659              		.cfi_offset 14, -4
 11660 0002 82B0     		sub	sp, sp, #8
 11661              	.LCFI592:
ARM GAS  /tmp/cc03sYHg.s 			page 298


 11662              		.cfi_def_cfa_offset 16
 11663 0004 00AF     		add	r7, sp, #0
 11664              	.LCFI593:
 11665              		.cfi_def_cfa_register 7
 11666 0006 7860     		str	r0, [r7, #4]
 11667              		.loc 21 74 0
 11668 0008 7B68     		ldr	r3, [r7, #4]
 11669 000a 1800     		movs	r0, r3
 11670 000c BD46     		mov	sp, r7
 11671 000e 02B0     		add	sp, sp, #8
 11672              		@ sp needed
 11673 0010 80BD     		pop	{r7, pc}
 11674              		.cfi_endproc
 11675              	.LFE4156:
 11677              		.section	.text._ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_,"axG",%progb
 11678              		.align	1
 11679              		.weak	_ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 11680              		.syntax unified
 11681              		.code	16
 11682              		.thumb_func
 11683              		.fpu softvfp
 11685              	_ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:
 11686              	.LFB4158:
1314:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return std::__get_helper<__i>(__t); }
 11687              		.loc 20 1314 0
 11688              		.cfi_startproc
 11689              		@ args = 0, pretend = 0, frame = 8
 11690              		@ frame_needed = 1, uses_anonymous_args = 0
 11691 0000 80B5     		push	{r7, lr}
 11692              	.LCFI594:
 11693              		.cfi_def_cfa_offset 8
 11694              		.cfi_offset 7, -8
 11695              		.cfi_offset 14, -4
 11696 0002 82B0     		sub	sp, sp, #8
 11697              	.LCFI595:
 11698              		.cfi_def_cfa_offset 16
 11699 0004 00AF     		add	r7, sp, #0
 11700              	.LCFI596:
 11701              		.cfi_def_cfa_register 7
 11702 0006 7860     		str	r0, [r7, #4]
1315:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11703              		.loc 20 1315 0
 11704 0008 7B68     		ldr	r3, [r7, #4]
 11705 000a 1800     		movs	r0, r3
 11706 000c FFF7FEFF 		bl	_ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 11707 0010 0300     		movs	r3, r0
 11708 0012 1800     		movs	r0, r3
 11709 0014 BD46     		mov	sp, r7
 11710 0016 02B0     		add	sp, sp, #8
 11711              		@ sp needed
 11712 0018 80BD     		pop	{r7, pc}
 11713              		.cfi_endproc
 11714              	.LFE4158:
 11716              		.section	.text._ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE,"axG",%progbits,_ZS
 11717              		.align	1
 11718              		.weak	_ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
 11719              		.syntax unified
ARM GAS  /tmp/cc03sYHg.s 			page 299


 11720              		.code	16
 11721              		.thumb_func
 11722              		.fpu softvfp
 11724              	_ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:
 11725              	.LFB4159:
1303:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 11726              		.loc 20 1303 0
 11727              		.cfi_startproc
 11728              		@ args = 0, pretend = 0, frame = 8
 11729              		@ frame_needed = 1, uses_anonymous_args = 0
 11730 0000 80B5     		push	{r7, lr}
 11731              	.LCFI597:
 11732              		.cfi_def_cfa_offset 8
 11733              		.cfi_offset 7, -8
 11734              		.cfi_offset 14, -4
 11735 0002 82B0     		sub	sp, sp, #8
 11736              	.LCFI598:
 11737              		.cfi_def_cfa_offset 16
 11738 0004 00AF     		add	r7, sp, #0
 11739              	.LCFI599:
 11740              		.cfi_def_cfa_register 7
 11741 0006 7860     		str	r0, [r7, #4]
1304:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11742              		.loc 20 1304 0
 11743 0008 7B68     		ldr	r3, [r7, #4]
 11744 000a 1800     		movs	r0, r3
 11745 000c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_
 11746 0010 0300     		movs	r3, r0
 11747 0012 1800     		movs	r0, r3
 11748 0014 BD46     		mov	sp, r7
 11749 0016 02B0     		add	sp, sp, #8
 11750              		@ sp needed
 11751 0018 80BD     		pop	{r7, pc}
 11752              		.cfi_endproc
 11753              	.LFE4159:
 11755              		.section	.text._ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_,"axG",%progbits,_ZNSt11_Tuple_implILj1EJhE
 11756              		.align	1
 11757              		.weak	_ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_
 11758              		.syntax unified
 11759              		.code	16
 11760              		.thumb_func
 11761              		.fpu softvfp
 11763              	_ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_:
 11764              	.LFB4160:
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11765              		.loc 20 351 0
 11766              		.cfi_startproc
 11767              		@ args = 0, pretend = 0, frame = 8
 11768              		@ frame_needed = 1, uses_anonymous_args = 0
 11769 0000 80B5     		push	{r7, lr}
 11770              	.LCFI600:
 11771              		.cfi_def_cfa_offset 8
 11772              		.cfi_offset 7, -8
 11773              		.cfi_offset 14, -4
 11774 0002 82B0     		sub	sp, sp, #8
 11775              	.LCFI601:
 11776              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc03sYHg.s 			page 300


 11777 0004 00AF     		add	r7, sp, #0
 11778              	.LCFI602:
 11779              		.cfi_def_cfa_register 7
 11780 0006 7860     		str	r0, [r7, #4]
 351:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11781              		.loc 20 351 0
 11782 0008 7B68     		ldr	r3, [r7, #4]
 11783 000a 1800     		movs	r0, r3
 11784 000c FFF7FEFF 		bl	_ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_
 11785 0010 0300     		movs	r3, r0
 11786 0012 1800     		movs	r0, r3
 11787 0014 BD46     		mov	sp, r7
 11788 0016 02B0     		add	sp, sp, #8
 11789              		@ sp needed
 11790 0018 80BD     		pop	{r7, pc}
 11791              		.cfi_endproc
 11792              	.LFE4160:
 11794              		.section	.text._ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_,"axG",%progbits,_ZNSt10_Head_baseILj1EhLb
 11795              		.align	1
 11796              		.weak	_ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_
 11797              		.syntax unified
 11798              		.code	16
 11799              		.thumb_func
 11800              		.fpu softvfp
 11802              	_ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_:
 11803              	.LFB4161:
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11804              		.loc 20 160 0
 11805              		.cfi_startproc
 11806              		@ args = 0, pretend = 0, frame = 8
 11807              		@ frame_needed = 1, uses_anonymous_args = 0
 11808 0000 80B5     		push	{r7, lr}
 11809              	.LCFI603:
 11810              		.cfi_def_cfa_offset 8
 11811              		.cfi_offset 7, -8
 11812              		.cfi_offset 14, -4
 11813 0002 82B0     		sub	sp, sp, #8
 11814              	.LCFI604:
 11815              		.cfi_def_cfa_offset 16
 11816 0004 00AF     		add	r7, sp, #0
 11817              	.LCFI605:
 11818              		.cfi_def_cfa_register 7
 11819 0006 7860     		str	r0, [r7, #4]
 160:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11820              		.loc 20 160 0
 11821 0008 7B68     		ldr	r3, [r7, #4]
 11822 000a 1800     		movs	r0, r3
 11823 000c BD46     		mov	sp, r7
 11824 000e 02B0     		add	sp, sp, #8
 11825              		@ sp needed
 11826 0010 80BD     		pop	{r7, pc}
 11827              		.cfi_endproc
 11828              	.LFE4161:
 11830              		.section	.text._ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_,"axG",%progb
 11831              		.align	1
 11832              		.weak	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 11833              		.syntax unified
ARM GAS  /tmp/cc03sYHg.s 			page 301


 11834              		.code	16
 11835              		.thumb_func
 11836              		.fpu softvfp
 11838              	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:
 11839              	.LFB4157:
1326:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 11840              		.loc 20 1326 0
 11841              		.cfi_startproc
 11842              		@ args = 0, pretend = 0, frame = 8
 11843              		@ frame_needed = 1, uses_anonymous_args = 0
 11844 0000 80B5     		push	{r7, lr}
 11845              	.LCFI606:
 11846              		.cfi_def_cfa_offset 8
 11847              		.cfi_offset 7, -8
 11848              		.cfi_offset 14, -4
 11849 0002 82B0     		sub	sp, sp, #8
 11850              	.LCFI607:
 11851              		.cfi_def_cfa_offset 16
 11852 0004 00AF     		add	r7, sp, #0
 11853              	.LCFI608:
 11854              		.cfi_def_cfa_register 7
 11855 0006 7860     		str	r0, [r7, #4]
1329:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     }
 11856              		.loc 20 1329 0
 11857 0008 7B68     		ldr	r3, [r7, #4]
 11858 000a 1800     		movs	r0, r3
 11859 000c FFF7FEFF 		bl	_ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
 11860 0010 0300     		movs	r3, r0
 11861 0012 1800     		movs	r0, r3
 11862 0014 FFF7FEFF 		bl	_ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
 11863 0018 0300     		movs	r3, r0
1330:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 11864              		.loc 20 1330 0
 11865 001a 1800     		movs	r0, r3
 11866 001c BD46     		mov	sp, r7
 11867 001e 02B0     		add	sp, sp, #8
 11868              		@ sp needed
 11869 0020 80BD     		pop	{r7, pc}
 11870              		.cfi_endproc
 11871              	.LFE4157:
 11873              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv,"ax",%progbits
 11874              		.align	1
 11875              		.syntax unified
 11876              		.code	16
 11877              		.thumb_func
 11878              		.fpu softvfp
 11880              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv:
 11881              	.LFB4146:
 230:mculib3/src/modbus_slave.h **** 
 231:mculib3/src/modbus_slave.h **** 
 232:mculib3/src/modbus_slave.h **** 
 233:mculib3/src/modbus_slave.h **** 
 234:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 235:mculib3/src/modbus_slave.h **** uint8_t Modbus_slave<InReg, OutRegs_t>::set_high_bit(uint8_t func)
 236:mculib3/src/modbus_slave.h **** {
 237:mculib3/src/modbus_slave.h ****     return (func | 0b10000000);
 238:mculib3/src/modbus_slave.h **** }
ARM GAS  /tmp/cc03sYHg.s 			page 302


 239:mculib3/src/modbus_slave.h **** 
 240:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 241:mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_CRC()
 11882              		.loc 24 241 0
 11883              		.cfi_startproc
 11884              		@ args = 0, pretend = 0, frame = 24
 11885              		@ frame_needed = 1, uses_anonymous_args = 0
 11886 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 11887              	.LCFI609:
 11888              		.cfi_def_cfa_offset 20
 11889              		.cfi_offset 4, -20
 11890              		.cfi_offset 5, -16
 11891              		.cfi_offset 6, -12
 11892              		.cfi_offset 7, -8
 11893              		.cfi_offset 14, -4
 11894 0002 87B0     		sub	sp, sp, #28
 11895              	.LCFI610:
 11896              		.cfi_def_cfa_offset 48
 11897 0004 00AF     		add	r7, sp, #0
 11898              	.LCFI611:
 11899              		.cfi_def_cfa_register 7
 11900 0006 7860     		str	r0, [r7, #4]
 242:mculib3/src/modbus_slave.h **** {
 243:mculib3/src/modbus_slave.h ****     auto high = uart.buffer.pop_back();
 11901              		.loc 24 243 0
 11902 0008 7B68     		ldr	r3, [r7, #4]
 11903 000a 1B69     		ldr	r3, [r3, #16]
 11904 000c 1726     		movs	r6, #23
 11905 000e BC19     		adds	r4, r7, r6
 11906 0010 1800     		movs	r0, r3
 11907 0012 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8pop_backEv
 11908 0016 0300     		movs	r3, r0
 11909 0018 2370     		strb	r3, [r4]
 244:mculib3/src/modbus_slave.h ****      auto low  = uart.buffer.pop_back();
 11910              		.loc 24 244 0
 11911 001a 7B68     		ldr	r3, [r7, #4]
 11912 001c 1B69     		ldr	r3, [r3, #16]
 11913 001e 1622     		movs	r2, #22
 11914 0020 BC18     		adds	r4, r7, r2
 11915 0022 1800     		movs	r0, r3
 11916 0024 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8pop_backEv
 11917 0028 0300     		movs	r3, r0
 11918 002a 2370     		strb	r3, [r4]
 245:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 11919              		.loc 24 245 0
 11920 002c 7B68     		ldr	r3, [r7, #4]
 11921 002e 1B69     		ldr	r3, [r3, #16]
 11922 0030 1800     		movs	r0, r3
 11923 0032 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 11924 0036 0400     		movs	r4, r0
 11925 0038 7B68     		ldr	r3, [r7, #4]
 11926 003a 1B69     		ldr	r3, [r3, #16]
 11927 003c 1800     		movs	r0, r3
 11928 003e FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 11929 0042 0200     		movs	r2, r0
 11930 0044 0825     		movs	r5, #8
 11931 0046 7B19     		adds	r3, r7, r5
ARM GAS  /tmp/cc03sYHg.s 			page 303


 11932 0048 2100     		movs	r1, r4
 11933 004a 1800     		movs	r0, r3
 11934 004c FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 11935 0050 2C00     		movs	r4, r5
 11936 0052 3B19     		adds	r3, r7, r4
 11937 0054 1800     		movs	r0, r3
 11938 0056 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 11939 005a 0300     		movs	r3, r0
 11940 005c 3B61     		str	r3, [r7, #16]
 11941 005e 3B19     		adds	r3, r7, r4
 11942 0060 1800     		movs	r0, r3
 11943 0062 FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 11944 0066 0300     		movs	r3, r0
 11945 0068 FB60     		str	r3, [r7, #12]
 246:mculib3/src/modbus_slave.h ****     return (high == high_) and (low == low_);
 11946              		.loc 24 246 0
 11947 006a FB68     		ldr	r3, [r7, #12]
 11948 006c 1B78     		ldrb	r3, [r3]
 11949 006e BA19     		adds	r2, r7, r6
 11950 0070 1278     		ldrb	r2, [r2]
 11951 0072 9A42     		cmp	r2, r3
 11952 0074 08D1     		bne	.L576
 11953              		.loc 24 246 0 is_stmt 0 discriminator 1
 11954 0076 3B69     		ldr	r3, [r7, #16]
 11955 0078 1B78     		ldrb	r3, [r3]
 11956 007a 1622     		movs	r2, #22
 11957 007c BA18     		adds	r2, r7, r2
 11958 007e 1278     		ldrb	r2, [r2]
 11959 0080 9A42     		cmp	r2, r3
 11960 0082 01D1     		bne	.L576
 11961              		.loc 24 246 0 discriminator 3
 11962 0084 0123     		movs	r3, #1
 11963 0086 00E0     		b	.L577
 11964              	.L576:
 11965              		.loc 24 246 0 discriminator 4
 11966 0088 0023     		movs	r3, #0
 11967              	.L577:
 247:mculib3/src/modbus_slave.h **** }
 11968              		.loc 24 247 0 is_stmt 1 discriminator 6
 11969 008a 1800     		movs	r0, r3
 11970 008c BD46     		mov	sp, r7
 11971 008e 07B0     		add	sp, sp, #28
 11972              		@ sp needed
 11973 0090 F0BD     		pop	{r4, r5, r6, r7, pc}
 11974              		.cfi_endproc
 11975              	.LFE4146:
 11977              		.section	.text._ZN10Net_bufferILj255EE9pop_frontEv,"axG",%progbits,_ZN10Net_bufferILj255EE9pop_fro
 11978              		.align	1
 11979              		.weak	_ZN10Net_bufferILj255EE9pop_frontEv
 11980              		.syntax unified
 11981              		.code	16
 11982              		.thumb_func
 11983              		.fpu softvfp
 11985              	_ZN10Net_bufferILj255EE9pop_frontEv:
 11986              	.LFB4162:
  45:mculib3/src/net_buffer.h **** 
  46:mculib3/src/net_buffer.h ****     
ARM GAS  /tmp/cc03sYHg.s 			page 304


  47:mculib3/src/net_buffer.h **** private:
  48:mculib3/src/net_buffer.h ****     auto to_bytes (uint16_t v)
  49:mculib3/src/net_buffer.h ****     {
  50:mculib3/src/net_buffer.h ****         union {
  51:mculib3/src/net_buffer.h ****             std::array<uint8_t,2> d8;
  52:mculib3/src/net_buffer.h ****             uint16_t d16;
  53:mculib3/src/net_buffer.h ****         } u;
  54:mculib3/src/net_buffer.h ****         u.d16 = v;
  55:mculib3/src/net_buffer.h ****         return std::tuple {u.d8[0], u.d8[1]};
  56:mculib3/src/net_buffer.h ****     }
  57:mculib3/src/net_buffer.h **** 
  58:mculib3/src/net_buffer.h ****     auto from_bytes (uint8_t v1, uint8_t v2)
  59:mculib3/src/net_buffer.h ****     {
  60:mculib3/src/net_buffer.h ****         union {
  61:mculib3/src/net_buffer.h ****             std::array<uint8_t,2> d8;
  62:mculib3/src/net_buffer.h ****             uint16_t d16;
  63:mculib3/src/net_buffer.h ****         } u;
  64:mculib3/src/net_buffer.h ****         u.d8 = {v2, v1};
  65:mculib3/src/net_buffer.h ****         return u.d16;
  66:mculib3/src/net_buffer.h ****     }
  67:mculib3/src/net_buffer.h ****     
  68:mculib3/src/net_buffer.h **** };
  69:mculib3/src/net_buffer.h **** 
  70:mculib3/src/net_buffer.h **** 
  71:mculib3/src/net_buffer.h **** 
  72:mculib3/src/net_buffer.h **** 
  73:mculib3/src/net_buffer.h **** 
  74:mculib3/src/net_buffer.h **** 
  75:mculib3/src/net_buffer.h **** 
  76:mculib3/src/net_buffer.h **** 
  77:mculib3/src/net_buffer.h **** template<size_t size_>
  78:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
  79:mculib3/src/net_buffer.h **** {
  80:mculib3/src/net_buffer.h ****     if (end_i < size_) {
  81:mculib3/src/net_buffer.h ****         *end() = v;
  82:mculib3/src/net_buffer.h ****         end_i++;
  83:mculib3/src/net_buffer.h ****     }
  84:mculib3/src/net_buffer.h ****     return *this;
  85:mculib3/src/net_buffer.h **** }
  86:mculib3/src/net_buffer.h **** 
  87:mculib3/src/net_buffer.h **** template<size_t size_>
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
  89:mculib3/src/net_buffer.h **** {
  90:mculib3/src/net_buffer.h ****     auto [low, hi] = to_bytes(v);
  91:mculib3/src/net_buffer.h ****     *this << hi << low;
  92:mculib3/src/net_buffer.h ****     return *this;
  93:mculib3/src/net_buffer.h **** }
  94:mculib3/src/net_buffer.h **** 
  95:mculib3/src/net_buffer.h **** template<size_t size_>
  96:mculib3/src/net_buffer.h **** template<class U>
  97:mculib3/src/net_buffer.h **** std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer<size_>&>
  98:mculib3/src/net_buffer.h **** Net_buffer<size_>::operator<< (const U& v)
  99:mculib3/src/net_buffer.h **** {
 100:mculib3/src/net_buffer.h ****     if (end_i + v.size() < size_) {
 101:mculib3/src/net_buffer.h ****         std::copy (v.begin(), v.end(), end());
 102:mculib3/src/net_buffer.h ****         end_i += v.size();
 103:mculib3/src/net_buffer.h ****     }
ARM GAS  /tmp/cc03sYHg.s 			page 305


 104:mculib3/src/net_buffer.h ****     return *this;
 105:mculib3/src/net_buffer.h **** }
 106:mculib3/src/net_buffer.h **** 
 107:mculib3/src/net_buffer.h **** template<size_t size_>
 108:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint8_t& v)
 109:mculib3/src/net_buffer.h **** {
 110:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 111:mculib3/src/net_buffer.h ****         v = base()[begin_i++];
 112:mculib3/src/net_buffer.h ****     else 
 113:mculib3/src/net_buffer.h ****         v = 0;
 114:mculib3/src/net_buffer.h ****     return *this;
 115:mculib3/src/net_buffer.h **** }
 116:mculib3/src/net_buffer.h **** 
 117:mculib3/src/net_buffer.h **** template<size_t size_>
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 119:mculib3/src/net_buffer.h **** {
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 121:mculib3/src/net_buffer.h ****         auto _1 = pop_front();
 122:mculib3/src/net_buffer.h ****         auto _2 = pop_front();
 123:mculib3/src/net_buffer.h ****         v = from_bytes (_1, _2);
 124:mculib3/src/net_buffer.h ****     } else {
 125:mculib3/src/net_buffer.h ****         v = 0;
 126:mculib3/src/net_buffer.h ****     }
 127:mculib3/src/net_buffer.h ****         
 128:mculib3/src/net_buffer.h ****     return *this;
 129:mculib3/src/net_buffer.h **** }
 130:mculib3/src/net_buffer.h **** 
 131:mculib3/src/net_buffer.h **** template<size_t size_>
 132:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_back()
 133:mculib3/src/net_buffer.h **** {
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 136:mculib3/src/net_buffer.h ****     return 0;
 137:mculib3/src/net_buffer.h **** }
 138:mculib3/src/net_buffer.h **** 
 139:mculib3/src/net_buffer.h **** template<size_t size_>
 140:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_front()
 11987              		.loc 22 140 0
 11988              		.cfi_startproc
 11989              		@ args = 0, pretend = 0, frame = 8
 11990              		@ frame_needed = 1, uses_anonymous_args = 0
 11991 0000 90B5     		push	{r4, r7, lr}
 11992              	.LCFI612:
 11993              		.cfi_def_cfa_offset 12
 11994              		.cfi_offset 4, -12
 11995              		.cfi_offset 7, -8
 11996              		.cfi_offset 14, -4
 11997 0002 83B0     		sub	sp, sp, #12
 11998              	.LCFI613:
 11999              		.cfi_def_cfa_offset 24
 12000 0004 00AF     		add	r7, sp, #0
 12001              	.LCFI614:
 12002              		.cfi_def_cfa_register 7
 12003 0006 7860     		str	r0, [r7, #4]
 141:mculib3/src/net_buffer.h **** {
 142:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 12004              		.loc 22 142 0
ARM GAS  /tmp/cc03sYHg.s 			page 306


 12005 0008 7A68     		ldr	r2, [r7, #4]
 12006 000a 8223     		movs	r3, #130
 12007 000c 5B00     		lsls	r3, r3, #1
 12008 000e D258     		ldr	r2, [r2, r3]
 12009 0010 7968     		ldr	r1, [r7, #4]
 12010 0012 8023     		movs	r3, #128
 12011 0014 5B00     		lsls	r3, r3, #1
 12012 0016 CB58     		ldr	r3, [r1, r3]
 12013 0018 9A42     		cmp	r2, r3
 12014 001a 14D9     		bls	.L580
 143:mculib3/src/net_buffer.h ****         return base()[begin_i++];
 12015              		.loc 22 143 0
 12016 001c 7B68     		ldr	r3, [r7, #4]
 12017 001e 1800     		movs	r0, r3
 12018 0020 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 12019 0024 0400     		movs	r4, r0
 12020 0026 7A68     		ldr	r2, [r7, #4]
 12021 0028 8023     		movs	r3, #128
 12022 002a 5B00     		lsls	r3, r3, #1
 12023 002c D358     		ldr	r3, [r2, r3]
 12024 002e 581C     		adds	r0, r3, #1
 12025 0030 7968     		ldr	r1, [r7, #4]
 12026 0032 8022     		movs	r2, #128
 12027 0034 5200     		lsls	r2, r2, #1
 12028 0036 8850     		str	r0, [r1, r2]
 12029 0038 1900     		movs	r1, r3
 12030 003a 2000     		movs	r0, r4
 12031 003c FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 12032 0040 0300     		movs	r3, r0
 12033 0042 1B78     		ldrb	r3, [r3]
 12034 0044 00E0     		b	.L581
 12035              	.L580:
 144:mculib3/src/net_buffer.h ****     return 0;
 12036              		.loc 22 144 0
 12037 0046 0023     		movs	r3, #0
 12038              	.L581:
 145:mculib3/src/net_buffer.h **** }...
 12039              		.loc 22 145 0
 12040 0048 1800     		movs	r0, r3
 12041 004a BD46     		mov	sp, r7
 12042 004c 03B0     		add	sp, sp, #12
 12043              		@ sp needed
 12044 004e 90BD     		pop	{r4, r7, pc}
 12045              		.cfi_endproc
 12046              	.LFE4162:
 12048              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev,"ax",%progbits
 12049              		.align	1
 12050              		.syntax unified
 12051              		.code	16
 12052              		.thumb_func
 12053              		.fpu softvfp
 12055              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev:
 12056              	.LFB4163:
 248:mculib3/src/modbus_slave.h **** 
 249:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 250:mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_reg(uint16_t qty_reg_device)
 251:mculib3/src/modbus_slave.h **** {
ARM GAS  /tmp/cc03sYHg.s 			page 307


 252:mculib3/src/modbus_slave.h ****     uart.buffer >> first_reg;
 253:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
 254:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 255:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 256:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 257:mculib3/src/modbus_slave.h **** }
 258:mculib3/src/modbus_slave.h **** 
 259:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 260:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_error(Modbus_error_code code)
 261:mculib3/src/modbus_slave.h **** {
 262:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 263:mculib3/src/modbus_slave.h ****     
 264:mculib3/src/modbus_slave.h ****     if (code == Modbus_error_code::wrong_func)
 265:mculib3/src/modbus_slave.h ****         uart.buffer << address << set_high_bit(func) << static_cast<uint8_t>(code);
 266:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_reg)
 267:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 268:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_value)
 269:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 270:mculib3/src/modbus_slave.h ****         
 271:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 272:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 273:mculib3/src/modbus_slave.h ****     uart.transmit();
 274:mculib3/src/modbus_slave.h **** }
 275:mculib3/src/modbus_slave.h **** 
 276:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 277:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_03()
 12057              		.loc 24 277 0
 12058              		.cfi_startproc
 12059              		@ args = 0, pretend = 0, frame = 24
 12060              		@ frame_needed = 1, uses_anonymous_args = 0
 12061 0000 B0B5     		push	{r4, r5, r7, lr}
 12062              	.LCFI615:
 12063              		.cfi_def_cfa_offset 16
 12064              		.cfi_offset 4, -16
 12065              		.cfi_offset 5, -12
 12066              		.cfi_offset 7, -8
 12067              		.cfi_offset 14, -4
 12068 0002 86B0     		sub	sp, sp, #24
 12069              	.LCFI616:
 12070              		.cfi_def_cfa_offset 40
 12071 0004 00AF     		add	r7, sp, #0
 12072              	.LCFI617:
 12073              		.cfi_def_cfa_register 7
 12074 0006 7860     		str	r0, [r7, #4]
 278:mculib3/src/modbus_slave.h **** {
 279:mculib3/src/modbus_slave.h ****     if (not check_reg(OutRegQty)) {
 12075              		.loc 24 279 0
 12076 0008 7B68     		ldr	r3, [r7, #4]
 12077 000a 0721     		movs	r1, #7
 12078 000c 1800     		movs	r0, r3
 12079 000e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt
 12080 0012 0300     		movs	r3, r0
 12081 0014 1A00     		movs	r2, r3
 12082 0016 0123     		movs	r3, #1
 12083 0018 5340     		eors	r3, r2
 12084 001a DBB2     		uxtb	r3, r3
 12085 001c 002B     		cmp	r3, #0
ARM GAS  /tmp/cc03sYHg.s 			page 308


 12086 001e 05D0     		beq	.L583
 280:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 12087              		.loc 24 280 0
 12088 0020 7B68     		ldr	r3, [r7, #4]
 12089 0022 0221     		movs	r1, #2
 12090 0024 1800     		movs	r0, r3
 12091 0026 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 12092 002a 6AE0     		b	.L582
 12093              	.L583:
 281:mculib3/src/modbus_slave.h ****         return;
 282:mculib3/src/modbus_slave.h ****     }
 283:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 12094              		.loc 24 283 0
 12095 002c 7B68     		ldr	r3, [r7, #4]
 12096 002e 1B69     		ldr	r3, [r3, #16]
 12097 0030 1800     		movs	r0, r3
 12098 0032 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 284:mculib3/src/modbus_slave.h ****     //     
 285:mculib3/src/modbus_slave.h ****     uart.buffer << address << static_cast<uint8_t>(Modbus_function::read_03) << qty_byte;
 12099              		.loc 24 285 0
 12100 0036 7B68     		ldr	r3, [r7, #4]
 12101 0038 1B69     		ldr	r3, [r3, #16]
 12102 003a 1800     		movs	r0, r3
 12103 003c 7B68     		ldr	r3, [r7, #4]
 12104 003e 2422     		movs	r2, #36
 12105 0040 9B5C     		ldrb	r3, [r3, r2]
 12106 0042 1900     		movs	r1, r3
 12107 0044 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12108 0048 0300     		movs	r3, r0
 12109 004a 0321     		movs	r1, #3
 12110 004c 1800     		movs	r0, r3
 12111 004e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12112 0052 7B68     		ldr	r3, [r7, #4]
 12113 0054 2C22     		movs	r2, #44
 12114 0056 9B5C     		ldrb	r3, [r3, r2]
 12115 0058 1900     		movs	r1, r3
 12116 005a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12117              	.L586:
 286:mculib3/src/modbus_slave.h ****     while(qty_reg--)
 12118              		.loc 24 286 0
 12119 005e 7B68     		ldr	r3, [r7, #4]
 12120 0060 5B8D     		ldrh	r3, [r3, #42]
 12121 0062 5A1E     		subs	r2, r3, #1
 12122 0064 91B2     		uxth	r1, r2
 12123 0066 7A68     		ldr	r2, [r7, #4]
 12124 0068 5185     		strh	r1, [r2, #42]
 12125 006a 5A1E     		subs	r2, r3, #1
 12126 006c 9341     		sbcs	r3, r3, r2
 12127 006e DBB2     		uxtb	r3, r3
 12128 0070 002B     		cmp	r3, #0
 12129 0072 12D0     		beq	.L585
 287:mculib3/src/modbus_slave.h ****         uart.buffer << arOutRegs[first_reg++];
 12130              		.loc 24 287 0
 12131 0074 7B68     		ldr	r3, [r7, #4]
 12132 0076 1B69     		ldr	r3, [r3, #16]
 12133 0078 1800     		movs	r0, r3
 12134 007a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 309


 12135 007c DB8C     		ldrh	r3, [r3, #38]
 12136 007e 5A1C     		adds	r2, r3, #1
 12137 0080 91B2     		uxth	r1, r2
 12138 0082 7A68     		ldr	r2, [r7, #4]
 12139 0084 D184     		strh	r1, [r2, #38]
 12140 0086 7A68     		ldr	r2, [r7, #4]
 12141 0088 2C33     		adds	r3, r3, #44
 12142 008a 5B00     		lsls	r3, r3, #1
 12143 008c D318     		adds	r3, r2, r3
 12144 008e 0233     		adds	r3, r3, #2
 12145 0090 1B88     		ldrh	r3, [r3]
 12146 0092 1900     		movs	r1, r3
 12147 0094 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 286:mculib3/src/modbus_slave.h ****     while(qty_reg--)
 12148              		.loc 24 286 0
 12149 0098 E1E7     		b	.L586
 12150              	.L585:
 288:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 12151              		.loc 24 288 0
 12152 009a 7B68     		ldr	r3, [r7, #4]
 12153 009c 1B69     		ldr	r3, [r3, #16]
 12154 009e 1800     		movs	r0, r3
 12155 00a0 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 12156 00a4 0400     		movs	r4, r0
 12157 00a6 7B68     		ldr	r3, [r7, #4]
 12158 00a8 1B69     		ldr	r3, [r3, #16]
 12159 00aa 1800     		movs	r0, r3
 12160 00ac FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 12161 00b0 0200     		movs	r2, r0
 12162 00b2 0C25     		movs	r5, #12
 12163 00b4 7B19     		adds	r3, r7, r5
 12164 00b6 2100     		movs	r1, r4
 12165 00b8 1800     		movs	r0, r3
 12166 00ba FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 12167 00be 2C00     		movs	r4, r5
 12168 00c0 3B19     		adds	r3, r7, r4
 12169 00c2 1800     		movs	r0, r3
 12170 00c4 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 12171 00c8 0300     		movs	r3, r0
 12172 00ca 7B61     		str	r3, [r7, #20]
 12173 00cc 3B19     		adds	r3, r7, r4
 12174 00ce 1800     		movs	r0, r3
 12175 00d0 FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 12176 00d4 0300     		movs	r3, r0
 12177 00d6 3B61     		str	r3, [r7, #16]
 289:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 12178              		.loc 24 289 0
 12179 00d8 7B68     		ldr	r3, [r7, #4]
 12180 00da 1B69     		ldr	r3, [r3, #16]
 12181 00dc 1A00     		movs	r2, r3
 12182 00de 7B69     		ldr	r3, [r7, #20]
 12183 00e0 1B78     		ldrb	r3, [r3]
 12184 00e2 1900     		movs	r1, r3
 12185 00e4 1000     		movs	r0, r2
 12186 00e6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12187 00ea 0200     		movs	r2, r0
 12188 00ec 3B69     		ldr	r3, [r7, #16]
ARM GAS  /tmp/cc03sYHg.s 			page 310


 12189 00ee 1B78     		ldrb	r3, [r3]
 12190 00f0 1900     		movs	r1, r3
 12191 00f2 1000     		movs	r0, r2
 12192 00f4 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 290:mculib3/src/modbus_slave.h ****     uart.transmit();
 12193              		.loc 24 290 0
 12194 00f8 7B68     		ldr	r3, [r7, #4]
 12195 00fa 1B69     		ldr	r3, [r3, #16]
 12196 00fc 1800     		movs	r0, r3
 12197 00fe FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 12198              	.L582:
 291:mculib3/src/modbus_slave.h **** }
 12199              		.loc 24 291 0
 12200 0102 BD46     		mov	sp, r7
 12201 0104 06B0     		add	sp, sp, #24
 12202              		@ sp needed
 12203 0106 B0BD     		pop	{r4, r5, r7, pc}
 12204              		.cfi_endproc
 12205              	.LFE4163:
 12207              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_,"ax"
 12208              		.align	1
 12209              		.syntax unified
 12210              		.code	16
 12211              		.thumb_func
 12212              		.fpu softvfp
 12214              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_:
 12215              	.LFB4164:
 292:mculib3/src/modbus_slave.h **** 
 293:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 294:mculib3/src/modbus_slave.h **** template <class function>
 295:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_16(function reaction)
 12216              		.loc 24 295 0
 12217              		.cfi_startproc
 12218              		@ args = 28, pretend = 16, frame = 24
 12219              		@ frame_needed = 1, uses_anonymous_args = 0
 12220 0000 84B0     		sub	sp, sp, #16
 12221              	.LCFI618:
 12222              		.cfi_def_cfa_offset 16
 12223 0002 B0B5     		push	{r4, r5, r7, lr}
 12224              	.LCFI619:
 12225              		.cfi_def_cfa_offset 32
 12226              		.cfi_offset 4, -32
 12227              		.cfi_offset 5, -28
 12228              		.cfi_offset 7, -24
 12229              		.cfi_offset 14, -20
 12230 0004 86B0     		sub	sp, sp, #24
 12231              	.LCFI620:
 12232              		.cfi_def_cfa_offset 56
 12233 0006 00AF     		add	r7, sp, #0
 12234              	.LCFI621:
 12235              		.cfi_def_cfa_register 7
 12236 0008 7860     		str	r0, [r7, #4]
 12237 000a 0420     		movs	r0, #4
 12238 000c 2824     		movs	r4, #40
 12239 000e A446     		mov	ip, r4
 12240 0010 BC44     		add	ip, ip, r7
 12241 0012 6044     		add	r0, r0, ip
ARM GAS  /tmp/cc03sYHg.s 			page 311


 12242 0014 0160     		str	r1, [r0]
 12243 0016 4260     		str	r2, [r0, #4]
 12244 0018 8360     		str	r3, [r0, #8]
 296:mculib3/src/modbus_slave.h **** {
 297:mculib3/src/modbus_slave.h ****     if (not check_reg(InRegQty)) {
 12245              		.loc 24 297 0
 12246 001a 7B68     		ldr	r3, [r7, #4]
 12247 001c 0521     		movs	r1, #5
 12248 001e 1800     		movs	r0, r3
 12249 0020 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt
 12250 0024 0300     		movs	r3, r0
 12251 0026 1A00     		movs	r2, r3
 12252 0028 0123     		movs	r3, #1
 12253 002a 5340     		eors	r3, r2
 12254 002c DBB2     		uxtb	r3, r3
 12255 002e 002B     		cmp	r3, #0
 12256 0030 05D0     		beq	.L588
 298:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 12257              		.loc 24 298 0
 12258 0032 7B68     		ldr	r3, [r7, #4]
 12259 0034 0221     		movs	r1, #2
 12260 0036 1800     		movs	r0, r3
 12261 0038 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 299:mculib3/src/modbus_slave.h ****         return;
 12262              		.loc 24 299 0
 12263 003c 8DE0     		b	.L587
 12264              	.L588:
 300:mculib3/src/modbus_slave.h ****     }
 301:mculib3/src/modbus_slave.h **** 
 302:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_byte;
 12265              		.loc 24 302 0
 12266 003e 7B68     		ldr	r3, [r7, #4]
 12267 0040 1B69     		ldr	r3, [r3, #16]
 12268 0042 1A00     		movs	r2, r3
 12269 0044 7B68     		ldr	r3, [r7, #4]
 12270 0046 2C33     		adds	r3, r3, #44
 12271 0048 1900     		movs	r1, r3
 12272 004a 1000     		movs	r0, r2
 12273 004c FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERh
 303:mculib3/src/modbus_slave.h **** 
 304:mculib3/src/modbus_slave.h ****     if (not check_value()) {
 12274              		.loc 24 304 0
 12275 0050 7B68     		ldr	r3, [r7, #4]
 12276 0052 1800     		movs	r0, r3
 12277 0054 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv
 12278 0058 0300     		movs	r3, r0
 12279 005a 1A00     		movs	r2, r3
 12280 005c 0123     		movs	r3, #1
 12281 005e 5340     		eors	r3, r2
 12282 0060 DBB2     		uxtb	r3, r3
 12283 0062 002B     		cmp	r3, #0
 12284 0064 05D0     		beq	.L590
 305:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_value);
 12285              		.loc 24 305 0
 12286 0066 7B68     		ldr	r3, [r7, #4]
 12287 0068 0321     		movs	r1, #3
 12288 006a 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 312


 12289 006c FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 306:mculib3/src/modbus_slave.h ****         // uart.receive();
 307:mculib3/src/modbus_slave.h ****         return;
 12290              		.loc 24 307 0
 12291 0070 73E0     		b	.L587
 12292              	.L590:
 12293              	.LBB27:
 308:mculib3/src/modbus_slave.h ****     }
 309:mculib3/src/modbus_slave.h ****     for (uint16_t i = 0; i < qty_reg; i++) {
 12294              		.loc 24 309 0
 12295 0072 1623     		movs	r3, #22
 12296 0074 FB18     		adds	r3, r7, r3
 12297 0076 0022     		movs	r2, #0
 12298 0078 1A80     		strh	r2, [r3]
 12299              	.L592:
 12300              		.loc 24 309 0 is_stmt 0 discriminator 3
 12301 007a 7B68     		ldr	r3, [r7, #4]
 12302 007c 5B8D     		ldrh	r3, [r3, #42]
 12303 007e 1622     		movs	r2, #22
 12304 0080 BA18     		adds	r2, r7, r2
 12305 0082 1288     		ldrh	r2, [r2]
 12306 0084 9A42     		cmp	r2, r3
 12307 0086 12D2     		bcs	.L591
 310:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 12308              		.loc 24 310 0 is_stmt 1 discriminator 2
 12309 0088 7B68     		ldr	r3, [r7, #4]
 12310 008a DA8C     		ldrh	r2, [r3, #38]
 12311 008c 1624     		movs	r4, #22
 12312 008e 3B19     		adds	r3, r7, r4
 12313 0090 1B88     		ldrh	r3, [r3]
 12314 0092 D318     		adds	r3, r2, r3
 12315 0094 9AB2     		uxth	r2, r3
 12316 0096 2C23     		movs	r3, #44
 12317 0098 FB18     		adds	r3, r7, r3
 12318 009a 1100     		movs	r1, r2
 12319 009c 1800     		movs	r0, r3
 12320 009e FFF7FEFF 		bl	_ZZ4mainENKUltE_clEt
 309:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 12321              		.loc 24 309 0 discriminator 2
 12322 00a2 3B19     		adds	r3, r7, r4
 12323 00a4 1A88     		ldrh	r2, [r3]
 12324 00a6 3B19     		adds	r3, r7, r4
 12325 00a8 0132     		adds	r2, r2, #1
 12326 00aa 1A80     		strh	r2, [r3]
 12327 00ac E5E7     		b	.L592
 12328              	.L591:
 12329              	.LBE27:
 311:mculib3/src/modbus_slave.h ****     }
 312:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 12330              		.loc 24 312 0
 12331 00ae 7B68     		ldr	r3, [r7, #4]
 12332 00b0 1B69     		ldr	r3, [r3, #16]
 12333 00b2 1800     		movs	r0, r3
 12334 00b4 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 313:mculib3/src/modbus_slave.h ****     uart.buffer << address << func << first_reg << qty_reg;
 12335              		.loc 24 313 0
 12336 00b8 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 313


 12337 00ba 1B69     		ldr	r3, [r3, #16]
 12338 00bc 1800     		movs	r0, r3
 12339 00be 7B68     		ldr	r3, [r7, #4]
 12340 00c0 2422     		movs	r2, #36
 12341 00c2 9B5C     		ldrb	r3, [r3, r2]
 12342 00c4 1900     		movs	r1, r3
 12343 00c6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12344 00ca 7B68     		ldr	r3, [r7, #4]
 12345 00cc 2522     		movs	r2, #37
 12346 00ce 9B5C     		ldrb	r3, [r3, r2]
 12347 00d0 1900     		movs	r1, r3
 12348 00d2 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12349 00d6 0200     		movs	r2, r0
 12350 00d8 7B68     		ldr	r3, [r7, #4]
 12351 00da DB8C     		ldrh	r3, [r3, #38]
 12352 00dc 1900     		movs	r1, r3
 12353 00de 1000     		movs	r0, r2
 12354 00e0 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 12355 00e4 0200     		movs	r2, r0
 12356 00e6 7B68     		ldr	r3, [r7, #4]
 12357 00e8 5B8D     		ldrh	r3, [r3, #42]
 12358 00ea 1900     		movs	r1, r3
 12359 00ec 1000     		movs	r0, r2
 12360 00ee FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 314:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 12361              		.loc 24 314 0
 12362 00f2 7B68     		ldr	r3, [r7, #4]
 12363 00f4 1B69     		ldr	r3, [r3, #16]
 12364 00f6 1800     		movs	r0, r3
 12365 00f8 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 12366 00fc 0400     		movs	r4, r0
 12367 00fe 7B68     		ldr	r3, [r7, #4]
 12368 0100 1B69     		ldr	r3, [r3, #16]
 12369 0102 1800     		movs	r0, r3
 12370 0104 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 12371 0108 0200     		movs	r2, r0
 12372 010a 0825     		movs	r5, #8
 12373 010c 7B19     		adds	r3, r7, r5
 12374 010e 2100     		movs	r1, r4
 12375 0110 1800     		movs	r0, r3
 12376 0112 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 12377 0116 2C00     		movs	r4, r5
 12378 0118 3B19     		adds	r3, r7, r4
 12379 011a 1800     		movs	r0, r3
 12380 011c FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 12381 0120 0300     		movs	r3, r0
 12382 0122 3B61     		str	r3, [r7, #16]
 12383 0124 3B19     		adds	r3, r7, r4
 12384 0126 1800     		movs	r0, r3
 12385 0128 FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 12386 012c 0300     		movs	r3, r0
 12387 012e FB60     		str	r3, [r7, #12]
 315:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 12388              		.loc 24 315 0
 12389 0130 7B68     		ldr	r3, [r7, #4]
 12390 0132 1B69     		ldr	r3, [r3, #16]
 12391 0134 1A00     		movs	r2, r3
ARM GAS  /tmp/cc03sYHg.s 			page 314


 12392 0136 3B69     		ldr	r3, [r7, #16]
 12393 0138 1B78     		ldrb	r3, [r3]
 12394 013a 1900     		movs	r1, r3
 12395 013c 1000     		movs	r0, r2
 12396 013e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12397 0142 0200     		movs	r2, r0
 12398 0144 FB68     		ldr	r3, [r7, #12]
 12399 0146 1B78     		ldrb	r3, [r3]
 12400 0148 1900     		movs	r1, r3
 12401 014a 1000     		movs	r0, r2
 12402 014c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 316:mculib3/src/modbus_slave.h ****     uart.transmit();
 12403              		.loc 24 316 0
 12404 0150 7B68     		ldr	r3, [r7, #4]
 12405 0152 1B69     		ldr	r3, [r3, #16]
 12406 0154 1800     		movs	r0, r3
 12407 0156 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 12408              	.L587:
 317:mculib3/src/modbus_slave.h **** }
 12409              		.loc 24 317 0
 12410 015a BD46     		mov	sp, r7
 12411 015c 06B0     		add	sp, sp, #24
 12412              		@ sp needed
 12413 015e B0BC     		pop	{r4, r5, r7}
 12414 0160 08BC     		pop	{r3}
 12415 0162 04B0     		add	sp, sp, #16
 12416 0164 1847     		bx	r3
 12417              		.cfi_endproc
 12418              	.LFE4164:
 12420              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_cod
 12421              		.align	1
 12422              		.syntax unified
 12423              		.code	16
 12424              		.thumb_func
 12425              		.fpu softvfp
 12427              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:
 12428              	.LFB4165:
 260:mculib3/src/modbus_slave.h **** {
 12429              		.loc 24 260 0
 12430              		.cfi_startproc
 12431              		@ args = 0, pretend = 0, frame = 24
 12432              		@ frame_needed = 1, uses_anonymous_args = 0
 12433 0000 B0B5     		push	{r4, r5, r7, lr}
 12434              	.LCFI622:
 12435              		.cfi_def_cfa_offset 16
 12436              		.cfi_offset 4, -16
 12437              		.cfi_offset 5, -12
 12438              		.cfi_offset 7, -8
 12439              		.cfi_offset 14, -4
 12440 0002 86B0     		sub	sp, sp, #24
 12441              	.LCFI623:
 12442              		.cfi_def_cfa_offset 40
 12443 0004 00AF     		add	r7, sp, #0
 12444              	.LCFI624:
 12445              		.cfi_def_cfa_register 7
 12446 0006 7860     		str	r0, [r7, #4]
 12447 0008 0A00     		movs	r2, r1
ARM GAS  /tmp/cc03sYHg.s 			page 315


 12448 000a FB1C     		adds	r3, r7, #3
 12449 000c 1A70     		strb	r2, [r3]
 262:mculib3/src/modbus_slave.h ****     
 12450              		.loc 24 262 0
 12451 000e 7B68     		ldr	r3, [r7, #4]
 12452 0010 1B69     		ldr	r3, [r3, #16]
 12453 0012 1800     		movs	r0, r3
 12454 0014 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5clearEv
 264:mculib3/src/modbus_slave.h ****         uart.buffer << address << set_high_bit(func) << static_cast<uint8_t>(code);
 12455              		.loc 24 264 0
 12456 0018 FB1C     		adds	r3, r7, #3
 12457 001a 1B78     		ldrb	r3, [r3]
 12458 001c 012B     		cmp	r3, #1
 12459 001e 1ED1     		bne	.L595
 265:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_reg)
 12460              		.loc 24 265 0
 12461 0020 7B68     		ldr	r3, [r7, #4]
 12462 0022 1B69     		ldr	r3, [r3, #16]
 12463 0024 1800     		movs	r0, r3
 12464 0026 7B68     		ldr	r3, [r7, #4]
 12465 0028 2422     		movs	r2, #36
 12466 002a 9B5C     		ldrb	r3, [r3, r2]
 12467 002c 1900     		movs	r1, r3
 12468 002e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12469 0032 0400     		movs	r4, r0
 12470 0034 7B68     		ldr	r3, [r7, #4]
 12471 0036 2522     		movs	r2, #37
 12472 0038 9A5C     		ldrb	r2, [r3, r2]
 12473 003a 7B68     		ldr	r3, [r7, #4]
 12474 003c 1100     		movs	r1, r2
 12475 003e 1800     		movs	r0, r3
 12476 0040 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh
 12477 0044 0300     		movs	r3, r0
 12478 0046 1900     		movs	r1, r3
 12479 0048 2000     		movs	r0, r4
 12480 004a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12481 004e 0200     		movs	r2, r0
 12482 0050 FB1C     		adds	r3, r7, #3
 12483 0052 1B78     		ldrb	r3, [r3]
 12484 0054 1900     		movs	r1, r3
 12485 0056 1000     		movs	r0, r2
 12486 0058 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12487 005c 34E0     		b	.L596
 12488              	.L595:
 266:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 12489              		.loc 24 266 0
 12490 005e FB1C     		adds	r3, r7, #3
 12491 0060 1B78     		ldrb	r3, [r3]
 12492 0062 022B     		cmp	r3, #2
 12493 0064 16D1     		bne	.L597
 267:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_value)
 12494              		.loc 24 267 0
 12495 0066 7B68     		ldr	r3, [r7, #4]
 12496 0068 1B69     		ldr	r3, [r3, #16]
 12497 006a 1800     		movs	r0, r3
 12498 006c 7B68     		ldr	r3, [r7, #4]
 12499 006e 2422     		movs	r2, #36
ARM GAS  /tmp/cc03sYHg.s 			page 316


 12500 0070 9B5C     		ldrb	r3, [r3, r2]
 12501 0072 1900     		movs	r1, r3
 12502 0074 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12503 0078 7B68     		ldr	r3, [r7, #4]
 12504 007a 2522     		movs	r2, #37
 12505 007c 9B5C     		ldrb	r3, [r3, r2]
 12506 007e 1900     		movs	r1, r3
 12507 0080 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12508 0084 0200     		movs	r2, r0
 12509 0086 FB1C     		adds	r3, r7, #3
 12510 0088 1B78     		ldrb	r3, [r3]
 12511 008a 1900     		movs	r1, r3
 12512 008c 1000     		movs	r0, r2
 12513 008e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12514 0092 19E0     		b	.L596
 12515              	.L597:
 268:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 12516              		.loc 24 268 0
 12517 0094 FB1C     		adds	r3, r7, #3
 12518 0096 1B78     		ldrb	r3, [r3]
 12519 0098 032B     		cmp	r3, #3
 12520 009a 15D1     		bne	.L596
 269:mculib3/src/modbus_slave.h ****         
 12521              		.loc 24 269 0
 12522 009c 7B68     		ldr	r3, [r7, #4]
 12523 009e 1B69     		ldr	r3, [r3, #16]
 12524 00a0 1800     		movs	r0, r3
 12525 00a2 7B68     		ldr	r3, [r7, #4]
 12526 00a4 2422     		movs	r2, #36
 12527 00a6 9B5C     		ldrb	r3, [r3, r2]
 12528 00a8 1900     		movs	r1, r3
 12529 00aa FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12530 00ae 7B68     		ldr	r3, [r7, #4]
 12531 00b0 2522     		movs	r2, #37
 12532 00b2 9B5C     		ldrb	r3, [r3, r2]
 12533 00b4 1900     		movs	r1, r3
 12534 00b6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12535 00ba 0200     		movs	r2, r0
 12536 00bc FB1C     		adds	r3, r7, #3
 12537 00be 1B78     		ldrb	r3, [r3]
 12538 00c0 1900     		movs	r1, r3
 12539 00c2 1000     		movs	r0, r2
 12540 00c4 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12541              	.L596:
 271:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 12542              		.loc 24 271 0
 12543 00c8 7B68     		ldr	r3, [r7, #4]
 12544 00ca 1B69     		ldr	r3, [r3, #16]
 12545 00cc 1800     		movs	r0, r3
 12546 00ce FFF7FEFF 		bl	_ZN10Net_bufferILj255EE5beginEv
 12547 00d2 0400     		movs	r4, r0
 12548 00d4 7B68     		ldr	r3, [r7, #4]
 12549 00d6 1B69     		ldr	r3, [r3, #16]
 12550 00d8 1800     		movs	r0, r3
 12551 00da FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 12552 00de 0200     		movs	r2, r0
 12553 00e0 0C25     		movs	r5, #12
ARM GAS  /tmp/cc03sYHg.s 			page 317


 12554 00e2 7B19     		adds	r3, r7, r5
 12555 00e4 2100     		movs	r1, r4
 12556 00e6 1800     		movs	r0, r3
 12557 00e8 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 12558 00ec 2C00     		movs	r4, r5
 12559 00ee 3B19     		adds	r3, r7, r4
 12560 00f0 1800     		movs	r0, r3
 12561 00f2 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 12562 00f6 0300     		movs	r3, r0
 12563 00f8 7B61     		str	r3, [r7, #20]
 12564 00fa 3B19     		adds	r3, r7, r4
 12565 00fc 1800     		movs	r0, r3
 12566 00fe FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 12567 0102 0300     		movs	r3, r0
 12568 0104 3B61     		str	r3, [r7, #16]
 272:mculib3/src/modbus_slave.h ****     uart.transmit();
 12569              		.loc 24 272 0
 12570 0106 7B68     		ldr	r3, [r7, #4]
 12571 0108 1B69     		ldr	r3, [r3, #16]
 12572 010a 1A00     		movs	r2, r3
 12573 010c 7B69     		ldr	r3, [r7, #20]
 12574 010e 1B78     		ldrb	r3, [r3]
 12575 0110 1900     		movs	r1, r3
 12576 0112 1000     		movs	r0, r2
 12577 0114 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 12578 0118 0200     		movs	r2, r0
 12579 011a 3B69     		ldr	r3, [r7, #16]
 12580 011c 1B78     		ldrb	r3, [r3]
 12581 011e 1900     		movs	r1, r3
 12582 0120 1000     		movs	r0, r2
 12583 0122 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 273:mculib3/src/modbus_slave.h **** }
 12584              		.loc 24 273 0
 12585 0126 7B68     		ldr	r3, [r7, #4]
 12586 0128 1B69     		ldr	r3, [r3, #16]
 12587 012a 1800     		movs	r0, r3
 12588 012c FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 274:mculib3/src/modbus_slave.h **** 
 12589              		.loc 24 274 0
 12590 0130 C046     		nop
 12591 0132 BD46     		mov	sp, r7
 12592 0134 06B0     		add	sp, sp, #24
 12593              		@ sp needed
 12594 0136 B0BD     		pop	{r4, r5, r7, pc}
 12595              		.cfi_endproc
 12596              	.LFE4165:
 12598              		.section	.text._ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 12599              		.align	1
 12600              		.weak	_ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE
 12601              		.syntax unified
 12602              		.code	16
 12603              		.thumb_func
 12604              		.fpu softvfp
 12606              	_ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE:
 12607              	.LFB4210:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12608              		.loc 11 88 0
ARM GAS  /tmp/cc03sYHg.s 			page 318


 12609              		.cfi_startproc
 12610              		@ args = 0, pretend = 0, frame = 8
 12611              		@ frame_needed = 1, uses_anonymous_args = 0
 12612 0000 80B5     		push	{r7, lr}
 12613              	.LCFI625:
 12614              		.cfi_def_cfa_offset 8
 12615              		.cfi_offset 7, -8
 12616              		.cfi_offset 14, -4
 12617 0002 82B0     		sub	sp, sp, #8
 12618              	.LCFI626:
 12619              		.cfi_def_cfa_offset 16
 12620 0004 00AF     		add	r7, sp, #0
 12621              	.LCFI627:
 12622              		.cfi_def_cfa_register 7
 12623 0006 7860     		str	r0, [r7, #4]
 12624 0008 0A00     		movs	r2, r1
 12625 000a FB1C     		adds	r3, r7, #3
 12626 000c 1A70     		strb	r2, [r3]
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
 12627              		.loc 11 90 0
 12628 000e FB1C     		adds	r3, r7, #3
 12629 0010 1B78     		ldrb	r3, [r3]
 12630 0012 0322     		movs	r2, #3
 12631 0014 1340     		ands	r3, r2
 12632 0016 DAB2     		uxtb	r2, r3
 12633 0018 7B68     		ldr	r3, [r7, #4]
 12634 001a 0321     		movs	r1, #3
 12635 001c 0A40     		ands	r2, r1
 12636 001e 1968     		ldr	r1, [r3]
 12637 0020 0320     		movs	r0, #3
 12638 0022 8143     		bics	r1, r0
 12639 0024 0A43     		orrs	r2, r1
 12640 0026 1A60     		str	r2, [r3]
 12641 0028 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12642              		.loc 11 106 0
 12643 002a 1800     		movs	r0, r3
 12644 002c BD46     		mov	sp, r7
 12645 002e 02B0     		add	sp, sp, #8
 12646              		@ sp needed
 12647 0030 80BD     		pop	{r7, pc}
 12648              		.cfi_endproc
 12649              	.LFE4210:
 12651              		.section	.text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 12652              		.align	1
 12653              		.weak	_ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE
 12654              		.syntax unified
 12655              		.code	16
 12656              		.thumb_func
 12657              		.fpu softvfp
 12659              	_ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:
 12660              	.LFB4211:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12661              		.loc 11 88 0
 12662              		.cfi_startproc
 12663              		@ args = 0, pretend = 0, frame = 8
 12664              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc03sYHg.s 			page 319


 12665 0000 80B5     		push	{r7, lr}
 12666              	.LCFI628:
 12667              		.cfi_def_cfa_offset 8
 12668              		.cfi_offset 7, -8
 12669              		.cfi_offset 14, -4
 12670 0002 82B0     		sub	sp, sp, #8
 12671              	.LCFI629:
 12672              		.cfi_def_cfa_offset 16
 12673 0004 00AF     		add	r7, sp, #0
 12674              	.LCFI630:
 12675              		.cfi_def_cfa_register 7
 12676 0006 7860     		str	r0, [r7, #4]
 12677 0008 0A00     		movs	r2, r1
 12678 000a FB1C     		adds	r3, r7, #3
 12679 000c 1A70     		strb	r2, [r3]
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
 12680              		.loc 11 97 0
 12681 000e FB1C     		adds	r3, r7, #3
 12682 0010 1B78     		ldrb	r3, [r3]
 12683 0012 0322     		movs	r2, #3
 12684 0014 1340     		ands	r3, r2
 12685 0016 DAB2     		uxtb	r2, r3
 12686 0018 7B68     		ldr	r3, [r7, #4]
 12687 001a 0321     		movs	r1, #3
 12688 001c 0A40     		ands	r2, r1
 12689 001e 9203     		lsls	r2, r2, #14
 12690 0020 1968     		ldr	r1, [r3]
 12691 0022 0448     		ldr	r0, .L602
 12692 0024 0140     		ands	r1, r0
 12693 0026 0A43     		orrs	r2, r1
 12694 0028 1A60     		str	r2, [r3]
 12695 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12696              		.loc 11 106 0
 12697 002c 1800     		movs	r0, r3
 12698 002e BD46     		mov	sp, r7
 12699 0030 02B0     		add	sp, sp, #8
 12700              		@ sp needed
 12701 0032 80BD     		pop	{r7, pc}
 12702              	.L603:
 12703              		.align	2
 12704              	.L602:
 12705 0034 FF3FFFFF 		.word	-49153
 12706              		.cfi_endproc
 12707              	.LFE4211:
 12709              		.section	.text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 12710              		.align	1
 12711              		.weak	_ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE
 12712              		.syntax unified
 12713              		.code	16
 12714              		.thumb_func
 12715              		.fpu softvfp
 12717              	_ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:
 12718              	.LFB4212:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12719              		.loc 11 88 0
 12720              		.cfi_startproc
ARM GAS  /tmp/cc03sYHg.s 			page 320


 12721              		@ args = 0, pretend = 0, frame = 8
 12722              		@ frame_needed = 1, uses_anonymous_args = 0
 12723 0000 80B5     		push	{r7, lr}
 12724              	.LCFI631:
 12725              		.cfi_def_cfa_offset 8
 12726              		.cfi_offset 7, -8
 12727              		.cfi_offset 14, -4
 12728 0002 82B0     		sub	sp, sp, #8
 12729              	.LCFI632:
 12730              		.cfi_def_cfa_offset 16
 12731 0004 00AF     		add	r7, sp, #0
 12732              	.LCFI633:
 12733              		.cfi_def_cfa_register 7
 12734 0006 7860     		str	r0, [r7, #4]
 12735 0008 0A00     		movs	r2, r1
 12736 000a FB1C     		adds	r3, r7, #3
 12737 000c 1A70     		strb	r2, [r3]
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
 12738              		.loc 11 96 0
 12739 000e FB1C     		adds	r3, r7, #3
 12740 0010 1B78     		ldrb	r3, [r3]
 12741 0012 0322     		movs	r2, #3
 12742 0014 1340     		ands	r3, r2
 12743 0016 DAB2     		uxtb	r2, r3
 12744 0018 7B68     		ldr	r3, [r7, #4]
 12745 001a 0321     		movs	r1, #3
 12746 001c 0A40     		ands	r2, r1
 12747 001e 1203     		lsls	r2, r2, #12
 12748 0020 1968     		ldr	r1, [r3]
 12749 0022 0448     		ldr	r0, .L606
 12750 0024 0140     		ands	r1, r0
 12751 0026 0A43     		orrs	r2, r1
 12752 0028 1A60     		str	r2, [r3]
 12753 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12754              		.loc 11 106 0
 12755 002c 1800     		movs	r0, r3
 12756 002e BD46     		mov	sp, r7
 12757 0030 02B0     		add	sp, sp, #8
 12758              		@ sp needed
 12759 0032 80BD     		pop	{r7, pc}
 12760              	.L607:
 12761              		.align	2
 12762              	.L606:
 12763 0034 FFCFFFFF 		.word	-12289
 12764              		.cfi_endproc
 12765              	.LFE4212:
 12767              		.section	.text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 12768              		.align	1
 12769              		.weak	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
 12770              		.syntax unified
 12771              		.code	16
 12772              		.thumb_func
 12773              		.fpu softvfp
 12775              	_ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:
 12776              	.LFB4213:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
ARM GAS  /tmp/cc03sYHg.s 			page 321


 12777              		.loc 11 88 0
 12778              		.cfi_startproc
 12779              		@ args = 0, pretend = 0, frame = 8
 12780              		@ frame_needed = 1, uses_anonymous_args = 0
 12781 0000 80B5     		push	{r7, lr}
 12782              	.LCFI634:
 12783              		.cfi_def_cfa_offset 8
 12784              		.cfi_offset 7, -8
 12785              		.cfi_offset 14, -4
 12786 0002 82B0     		sub	sp, sp, #8
 12787              	.LCFI635:
 12788              		.cfi_def_cfa_offset 16
 12789 0004 00AF     		add	r7, sp, #0
 12790              	.LCFI636:
 12791              		.cfi_def_cfa_register 7
 12792 0006 7860     		str	r0, [r7, #4]
 12793 0008 0A00     		movs	r2, r1
 12794 000a FB1C     		adds	r3, r7, #3
 12795 000c 1A70     		strb	r2, [r3]
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 12796              		.loc 11 95 0
 12797 000e FB1C     		adds	r3, r7, #3
 12798 0010 1B78     		ldrb	r3, [r3]
 12799 0012 0322     		movs	r2, #3
 12800 0014 1340     		ands	r3, r2
 12801 0016 DAB2     		uxtb	r2, r3
 12802 0018 7B68     		ldr	r3, [r7, #4]
 12803 001a 0321     		movs	r1, #3
 12804 001c 0A40     		ands	r2, r1
 12805 001e 9202     		lsls	r2, r2, #10
 12806 0020 1968     		ldr	r1, [r3]
 12807 0022 0448     		ldr	r0, .L610
 12808 0024 0140     		ands	r1, r0
 12809 0026 0A43     		orrs	r2, r1
 12810 0028 1A60     		str	r2, [r3]
 12811 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12812              		.loc 11 106 0
 12813 002c 1800     		movs	r0, r3
 12814 002e BD46     		mov	sp, r7
 12815 0030 02B0     		add	sp, sp, #8
 12816              		@ sp needed
 12817 0032 80BD     		pop	{r7, pc}
 12818              	.L611:
 12819              		.align	2
 12820              	.L610:
 12821 0034 FFF3FFFF 		.word	-3073
 12822              		.cfi_endproc
 12823              	.LFE4213:
 12825              		.section	.text._ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_,"axG",%progbits,_ZNSt5tupleIJR3
 12826              		.align	1
 12827              		.weak	_ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_
 12828              		.syntax unified
 12829              		.code	16
 12830              		.thumb_func
 12831              		.fpu softvfp
 12833              	_ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_:
ARM GAS  /tmp/cc03sYHg.s 			page 322


 12834              	.LFB4215:
 608:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__elements...) { }
 12835              		.loc 20 608 0
 12836              		.cfi_startproc
 12837              		@ args = 4, pretend = 0, frame = 16
 12838              		@ frame_needed = 1, uses_anonymous_args = 0
 12839 0000 90B5     		push	{r4, r7, lr}
 12840              	.LCFI637:
 12841              		.cfi_def_cfa_offset 12
 12842              		.cfi_offset 4, -12
 12843              		.cfi_offset 7, -8
 12844              		.cfi_offset 14, -4
 12845 0002 87B0     		sub	sp, sp, #28
 12846              	.LCFI638:
 12847              		.cfi_def_cfa_offset 40
 12848 0004 02AF     		add	r7, sp, #8
 12849              	.LCFI639:
 12850              		.cfi_def_cfa 7, 32
 12851 0006 F860     		str	r0, [r7, #12]
 12852 0008 B960     		str	r1, [r7, #8]
 12853 000a 7A60     		str	r2, [r7, #4]
 12854 000c 3B60     		str	r3, [r7]
 12855              	.LBB28:
 609:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 12856              		.loc 20 609 0
 12857 000e F868     		ldr	r0, [r7, #12]
 12858 0010 3C68     		ldr	r4, [r7]
 12859 0012 7A68     		ldr	r2, [r7, #4]
 12860 0014 B968     		ldr	r1, [r7, #8]
 12861 0016 3B6A     		ldr	r3, [r7, #32]
 12862 0018 0093     		str	r3, [sp]
 12863 001a 2300     		movs	r3, r4
 12864 001c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
 12865              	.LBE28:
 12866 0020 FB68     		ldr	r3, [r7, #12]
 12867 0022 1800     		movs	r0, r3
 12868 0024 BD46     		mov	sp, r7
 12869 0026 05B0     		add	sp, sp, #20
 12870              		@ sp needed
 12871 0028 90BD     		pop	{r4, r7, pc}
 12872              		.cfi_endproc
 12873              	.LFE4215:
 12875              		.weak	_ZNSt5tupleIJR3PinS1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_
 12876              		.thumb_set _ZNSt5tupleIJR3PinS1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_,_ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb
 12877              		.section	.text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 12878              		.align	1
 12879              		.weak	_ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE
 12880              		.syntax unified
 12881              		.code	16
 12882              		.thumb_func
 12883              		.fpu softvfp
 12885              	_ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:
 12886              	.LFB4217:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12887              		.loc 11 88 0
 12888              		.cfi_startproc
 12889              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 323


 12890              		@ frame_needed = 1, uses_anonymous_args = 0
 12891 0000 80B5     		push	{r7, lr}
 12892              	.LCFI640:
 12893              		.cfi_def_cfa_offset 8
 12894              		.cfi_offset 7, -8
 12895              		.cfi_offset 14, -4
 12896 0002 82B0     		sub	sp, sp, #8
 12897              	.LCFI641:
 12898              		.cfi_def_cfa_offset 16
 12899 0004 00AF     		add	r7, sp, #0
 12900              	.LCFI642:
 12901              		.cfi_def_cfa_register 7
 12902 0006 7860     		str	r0, [r7, #4]
 12903 0008 0A00     		movs	r2, r1
 12904 000a FB1C     		adds	r3, r7, #3
 12905 000c 1A70     		strb	r2, [r3]
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 12906              		.loc 11 99 0
 12907 000e FB1C     		adds	r3, r7, #3
 12908 0010 1B78     		ldrb	r3, [r3]
 12909 0012 0322     		movs	r2, #3
 12910 0014 1340     		ands	r3, r2
 12911 0016 DAB2     		uxtb	r2, r3
 12912 0018 7B68     		ldr	r3, [r7, #4]
 12913 001a 0321     		movs	r1, #3
 12914 001c 0A40     		ands	r2, r1
 12915 001e 9204     		lsls	r2, r2, #18
 12916 0020 1968     		ldr	r1, [r3]
 12917 0022 0448     		ldr	r0, .L616
 12918 0024 0140     		ands	r1, r0
 12919 0026 0A43     		orrs	r2, r1
 12920 0028 1A60     		str	r2, [r3]
 12921 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12922              		.loc 11 106 0
 12923 002c 1800     		movs	r0, r3
 12924 002e BD46     		mov	sp, r7
 12925 0030 02B0     		add	sp, sp, #8
 12926              		@ sp needed
 12927 0032 80BD     		pop	{r7, pc}
 12928              	.L617:
 12929              		.align	2
 12930              	.L616:
 12931 0034 FFFFF3FF 		.word	-786433
 12932              		.cfi_endproc
 12933              	.LFE4217:
 12935              		.section	.text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3s
 12936              		.align	1
 12937              		.weak	_ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE
 12938              		.syntax unified
 12939              		.code	16
 12940              		.thumb_func
 12941              		.fpu softvfp
 12943              	_ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:
 12944              	.LFB4218:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 12945              		.loc 11 88 0
ARM GAS  /tmp/cc03sYHg.s 			page 324


 12946              		.cfi_startproc
 12947              		@ args = 0, pretend = 0, frame = 8
 12948              		@ frame_needed = 1, uses_anonymous_args = 0
 12949 0000 80B5     		push	{r7, lr}
 12950              	.LCFI643:
 12951              		.cfi_def_cfa_offset 8
 12952              		.cfi_offset 7, -8
 12953              		.cfi_offset 14, -4
 12954 0002 82B0     		sub	sp, sp, #8
 12955              	.LCFI644:
 12956              		.cfi_def_cfa_offset 16
 12957 0004 00AF     		add	r7, sp, #0
 12958              	.LCFI645:
 12959              		.cfi_def_cfa_register 7
 12960 0006 7860     		str	r0, [r7, #4]
 12961 0008 0A00     		movs	r2, r1
 12962 000a FB1C     		adds	r3, r7, #3
 12963 000c 1A70     		strb	r2, [r3]
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 12964              		.loc 11 98 0
 12965 000e FB1C     		adds	r3, r7, #3
 12966 0010 1B78     		ldrb	r3, [r3]
 12967 0012 0322     		movs	r2, #3
 12968 0014 1340     		ands	r3, r2
 12969 0016 DAB2     		uxtb	r2, r3
 12970 0018 7B68     		ldr	r3, [r7, #4]
 12971 001a 0321     		movs	r1, #3
 12972 001c 0A40     		ands	r2, r1
 12973 001e 1204     		lsls	r2, r2, #16
 12974 0020 1968     		ldr	r1, [r3]
 12975 0022 0448     		ldr	r0, .L620
 12976 0024 0140     		ands	r1, r0
 12977 0026 0A43     		orrs	r2, r1
 12978 0028 1A60     		str	r2, [r3]
 12979 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 12980              		.loc 11 106 0
 12981 002c 1800     		movs	r0, r3
 12982 002e BD46     		mov	sp, r7
 12983 0030 02B0     		add	sp, sp, #8
 12984              		@ sp needed
 12985 0032 80BD     		pop	{r7, pc}
 12986              	.L621:
 12987              		.align	2
 12988              	.L620:
 12989 0034 FFFFFCFF 		.word	-196609
 12990              		.cfi_endproc
 12991              	.LFE4218:
 12993              		.section	.text._ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 12994              		.align	1
 12995              		.weak	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
 12996              		.syntax unified
 12997              		.code	16
 12998              		.thumb_func
 12999              		.fpu softvfp
 13001              	_ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE:
 13002              	.LFB4219:
ARM GAS  /tmp/cc03sYHg.s 			page 325


  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 13003              		.loc 11 88 0
 13004              		.cfi_startproc
 13005              		@ args = 0, pretend = 0, frame = 8
 13006              		@ frame_needed = 1, uses_anonymous_args = 0
 13007 0000 80B5     		push	{r7, lr}
 13008              	.LCFI646:
 13009              		.cfi_def_cfa_offset 8
 13010              		.cfi_offset 7, -8
 13011              		.cfi_offset 14, -4
 13012 0002 82B0     		sub	sp, sp, #8
 13013              	.LCFI647:
 13014              		.cfi_def_cfa_offset 16
 13015 0004 00AF     		add	r7, sp, #0
 13016              	.LCFI648:
 13017              		.cfi_def_cfa_register 7
 13018 0006 7860     		str	r0, [r7, #4]
 13019 0008 0A00     		movs	r2, r1
 13020 000a FB1C     		adds	r3, r7, #3
 13021 000c 1A70     		strb	r2, [r3]
 105:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 13022              		.loc 11 105 0
 13023 000e FB1C     		adds	r3, r7, #3
 13024 0010 1B78     		ldrb	r3, [r3]
 13025 0012 0322     		movs	r2, #3
 13026 0014 1340     		ands	r3, r2
 13027 0016 DAB2     		uxtb	r2, r3
 13028 0018 7B68     		ldr	r3, [r7, #4]
 13029 001a 9207     		lsls	r2, r2, #30
 13030 001c 1968     		ldr	r1, [r3]
 13031 001e 8900     		lsls	r1, r1, #2
 13032 0020 8908     		lsrs	r1, r1, #2
 13033 0022 0A43     		orrs	r2, r1
 13034 0024 1A60     		str	r2, [r3]
 13035 0026 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 13036              		.loc 11 106 0
 13037 0028 1800     		movs	r0, r3
 13038 002a BD46     		mov	sp, r7
 13039 002c 02B0     		add	sp, sp, #8
 13040              		@ sp needed
 13041 002e 80BD     		pop	{r7, pc}
 13042              		.cfi_endproc
 13043              	.LFE4219:
 13045              		.section	.text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE,"axG",%progbits,_ZN3mcu4GPIO3
 13046              		.align	1
 13047              		.weak	_ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE
 13048              		.syntax unified
 13049              		.code	16
 13050              		.thumb_func
 13051              		.fpu softvfp
 13053              	_ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:
 13054              	.LFB4220:
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 13055              		.loc 11 88 0
 13056              		.cfi_startproc
 13057              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 326


 13058              		@ frame_needed = 1, uses_anonymous_args = 0
 13059 0000 80B5     		push	{r7, lr}
 13060              	.LCFI649:
 13061              		.cfi_def_cfa_offset 8
 13062              		.cfi_offset 7, -8
 13063              		.cfi_offset 14, -4
 13064 0002 82B0     		sub	sp, sp, #8
 13065              	.LCFI650:
 13066              		.cfi_def_cfa_offset 16
 13067 0004 00AF     		add	r7, sp, #0
 13068              	.LCFI651:
 13069              		.cfi_def_cfa_register 7
 13070 0006 7860     		str	r0, [r7, #4]
 13071 0008 0A00     		movs	r2, r1
 13072 000a FB1C     		adds	r3, r7, #3
 13073 000c 1A70     		strb	r2, [r3]
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 13074              		.loc 11 104 0
 13075 000e FB1C     		adds	r3, r7, #3
 13076 0010 1B78     		ldrb	r3, [r3]
 13077 0012 0322     		movs	r2, #3
 13078 0014 1340     		ands	r3, r2
 13079 0016 DAB2     		uxtb	r2, r3
 13080 0018 7B68     		ldr	r3, [r7, #4]
 13081 001a 0321     		movs	r1, #3
 13082 001c 0A40     		ands	r2, r1
 13083 001e 1207     		lsls	r2, r2, #28
 13084 0020 1968     		ldr	r1, [r3]
 13085 0022 0448     		ldr	r0, .L626
 13086 0024 0140     		ands	r1, r0
 13087 0026 0A43     		orrs	r2, r1
 13088 0028 1A60     		str	r2, [r3]
 13089 002a 7B68     		ldr	r3, [r7, #4]
 106:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 13090              		.loc 11 106 0
 13091 002c 1800     		movs	r0, r3
 13092 002e BD46     		mov	sp, r7
 13093 0030 02B0     		add	sp, sp, #8
 13094              		@ sp needed
 13095 0032 80BD     		pop	{r7, pc}
 13096              	.L627:
 13097              		.align	2
 13098              	.L626:
 13099 0034 FFFFFFCF 		.word	-805306369
 13100              		.cfi_endproc
 13101              	.LFE4220:
 13103              		.section	.text._ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh,"axG",%progbits,_ZNSt14__array_trait
 13104              		.align	1
 13105              		.weak	_ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh
 13106              		.syntax unified
 13107              		.code	16
 13108              		.thumb_func
 13109              		.fpu softvfp
 13111              	_ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh:
 13112              	.LFB4221:
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp*>(__t); }
 13113              		.loc 27 59 0
ARM GAS  /tmp/cc03sYHg.s 			page 327


 13114              		.cfi_startproc
 13115              		@ args = 0, pretend = 0, frame = 8
 13116              		@ frame_needed = 1, uses_anonymous_args = 0
 13117 0000 80B5     		push	{r7, lr}
 13118              	.LCFI652:
 13119              		.cfi_def_cfa_offset 8
 13120              		.cfi_offset 7, -8
 13121              		.cfi_offset 14, -4
 13122 0002 82B0     		sub	sp, sp, #8
 13123              	.LCFI653:
 13124              		.cfi_def_cfa_offset 16
 13125 0004 00AF     		add	r7, sp, #0
 13126              	.LCFI654:
 13127              		.cfi_def_cfa_register 7
 13128 0006 7860     		str	r0, [r7, #4]
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****     };
 13129              		.loc 27 60 0
 13130 0008 7B68     		ldr	r3, [r7, #4]
 13131 000a 1800     		movs	r0, r3
 13132 000c BD46     		mov	sp, r7
 13133 000e 02B0     		add	sp, sp, #8
 13134              		@ sp needed
 13135 0010 80BD     		pop	{r7, pc}
 13136              		.cfi_endproc
 13137              	.LFE4221:
 13139              		.section	.text._ZNSt5arrayIhLj255EEixEj,"axG",%progbits,_ZNSt5arrayIhLj255EEixEj,comdat
 13140              		.align	1
 13141              		.weak	_ZNSt5arrayIhLj255EEixEj
 13142              		.syntax unified
 13143              		.code	16
 13144              		.thumb_func
 13145              		.fpu softvfp
 13147              	_ZNSt5arrayIhLj255EEixEj:
 13148              	.LFB4222:
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 13149              		.loc 27 185 0
 13150              		.cfi_startproc
 13151              		@ args = 0, pretend = 0, frame = 8
 13152              		@ frame_needed = 1, uses_anonymous_args = 0
 13153 0000 80B5     		push	{r7, lr}
 13154              	.LCFI655:
 13155              		.cfi_def_cfa_offset 8
 13156              		.cfi_offset 7, -8
 13157              		.cfi_offset 14, -4
 13158 0002 82B0     		sub	sp, sp, #8
 13159              	.LCFI656:
 13160              		.cfi_def_cfa_offset 16
 13161 0004 00AF     		add	r7, sp, #0
 13162              	.LCFI657:
 13163              		.cfi_def_cfa_register 7
 13164 0006 7860     		str	r0, [r7, #4]
 13165 0008 3960     		str	r1, [r7]
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 13166              		.loc 27 186 0
 13167 000a 7B68     		ldr	r3, [r7, #4]
 13168 000c 3A68     		ldr	r2, [r7]
 13169 000e 1100     		movs	r1, r2
ARM GAS  /tmp/cc03sYHg.s 			page 328


 13170 0010 1800     		movs	r0, r3
 13171 0012 FFF7FEFF 		bl	_ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj
 13172 0016 0300     		movs	r3, r0
 13173 0018 1800     		movs	r0, r3
 13174 001a BD46     		mov	sp, r7
 13175 001c 02B0     		add	sp, sp, #8
 13176              		@ sp needed
 13177 001e 80BD     		pop	{r7, pc}
 13178              		.cfi_endproc
 13179              	.LFE4222:
 13181              		.section	.text._ZN10Net_bufferILj255EE8pop_backEv,"axG",%progbits,_ZN10Net_bufferILj255EE8pop_back
 13182              		.align	1
 13183              		.weak	_ZN10Net_bufferILj255EE8pop_backEv
 13184              		.syntax unified
 13185              		.code	16
 13186              		.thumb_func
 13187              		.fpu softvfp
 13189              	_ZN10Net_bufferILj255EE8pop_backEv:
 13190              	.LFB4223:
 132:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_back()
 13191              		.loc 22 132 0
 13192              		.cfi_startproc
 13193              		@ args = 0, pretend = 0, frame = 8
 13194              		@ frame_needed = 1, uses_anonymous_args = 0
 13195 0000 80B5     		push	{r7, lr}
 13196              	.LCFI658:
 13197              		.cfi_def_cfa_offset 8
 13198              		.cfi_offset 7, -8
 13199              		.cfi_offset 14, -4
 13200 0002 82B0     		sub	sp, sp, #8
 13201              	.LCFI659:
 13202              		.cfi_def_cfa_offset 16
 13203 0004 00AF     		add	r7, sp, #0
 13204              	.LCFI660:
 13205              		.cfi_def_cfa_register 7
 13206 0006 7860     		str	r0, [r7, #4]
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 13207              		.loc 22 134 0
 13208 0008 7A68     		ldr	r2, [r7, #4]
 13209 000a 8223     		movs	r3, #130
 13210 000c 5B00     		lsls	r3, r3, #1
 13211 000e D258     		ldr	r2, [r2, r3]
 13212 0010 7968     		ldr	r1, [r7, #4]
 13213 0012 8023     		movs	r3, #128
 13214 0014 5B00     		lsls	r3, r3, #1
 13215 0016 CB58     		ldr	r3, [r1, r3]
 13216 0018 9A42     		cmp	r2, r3
 13217 001a 16D9     		bls	.L633
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 13218              		.loc 22 135 0
 13219 001c 7B68     		ldr	r3, [r7, #4]
 13220 001e 1800     		movs	r0, r3
 13221 0020 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 13222 0024 7A68     		ldr	r2, [r7, #4]
 13223 0026 8223     		movs	r3, #130
 13224 0028 5B00     		lsls	r3, r3, #1
 13225 002a D358     		ldr	r3, [r2, r3]
ARM GAS  /tmp/cc03sYHg.s 			page 329


 13226 002c 591E     		subs	r1, r3, #1
 13227 002e 7A68     		ldr	r2, [r7, #4]
 13228 0030 8223     		movs	r3, #130
 13229 0032 5B00     		lsls	r3, r3, #1
 13230 0034 D150     		str	r1, [r2, r3]
 13231 0036 7A68     		ldr	r2, [r7, #4]
 13232 0038 8223     		movs	r3, #130
 13233 003a 5B00     		lsls	r3, r3, #1
 13234 003c D358     		ldr	r3, [r2, r3]
 13235 003e 1900     		movs	r1, r3
 13236 0040 FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 13237 0044 0300     		movs	r3, r0
 13238 0046 1B78     		ldrb	r3, [r3]
 13239 0048 00E0     		b	.L634
 13240              	.L633:
 136:mculib3/src/net_buffer.h ****     return 0;
 13241              		.loc 22 136 0
 13242 004a 0023     		movs	r3, #0
 13243              	.L634:
 137:mculib3/src/net_buffer.h **** }
 13244              		.loc 22 137 0
 13245 004c 1800     		movs	r0, r3
 13246 004e BD46     		mov	sp, r7
 13247 0050 02B0     		add	sp, sp, #8
 13248              		@ sp needed
 13249 0052 80BD     		pop	{r7, pc}
 13250              		.cfi_endproc
 13251              	.LFE4223:
 13253              		.section	.text._ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE,"axG",%progbits,_ZSt7forwardIR
 13254              		.align	1
 13255              		.weak	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 13256              		.syntax unified
 13257              		.code	16
 13258              		.thumb_func
 13259              		.fpu softvfp
 13261              	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE:
 13262              	.LFB4225:
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/bits/move.h ****     { return static_cast<_Tp&&>(__t); }
 13263              		.loc 21 73 0
 13264              		.cfi_startproc
 13265              		@ args = 0, pretend = 0, frame = 8
 13266              		@ frame_needed = 1, uses_anonymous_args = 0
 13267 0000 80B5     		push	{r7, lr}
 13268              	.LCFI661:
 13269              		.cfi_def_cfa_offset 8
 13270              		.cfi_offset 7, -8
 13271              		.cfi_offset 14, -4
 13272 0002 82B0     		sub	sp, sp, #8
 13273              	.LCFI662:
 13274              		.cfi_def_cfa_offset 16
 13275 0004 00AF     		add	r7, sp, #0
 13276              	.LCFI663:
 13277              		.cfi_def_cfa_register 7
 13278 0006 7860     		str	r0, [r7, #4]
 13279              		.loc 21 74 0
 13280 0008 7B68     		ldr	r3, [r7, #4]
 13281 000a 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 330


 13282 000c BD46     		mov	sp, r7
 13283 000e 02B0     		add	sp, sp, #8
 13284              		@ sp needed
 13285 0010 80BD     		pop	{r7, pc}
 13286              		.cfi_endproc
 13287              	.LFE4225:
 13289              		.section	.text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_,"axG",%progbits,_ZNSt5tupleIJhhEEC5IRhS2_Lb1
 13290              		.align	1
 13291              		.weak	_ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_
 13292              		.syntax unified
 13293              		.code	16
 13294              		.thumb_func
 13295              		.fpu softvfp
 13297              	_ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:
 13298              	.LFB4226:
 971:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_U1>(__a1), std::forward<_U2>(__a2)) { }
 13299              		.loc 20 971 0
 13300              		.cfi_startproc
 13301              		@ args = 0, pretend = 0, frame = 16
 13302              		@ frame_needed = 1, uses_anonymous_args = 0
 13303 0000 B0B5     		push	{r4, r5, r7, lr}
 13304              	.LCFI664:
 13305              		.cfi_def_cfa_offset 16
 13306              		.cfi_offset 4, -16
 13307              		.cfi_offset 5, -12
 13308              		.cfi_offset 7, -8
 13309              		.cfi_offset 14, -4
 13310 0002 84B0     		sub	sp, sp, #16
 13311              	.LCFI665:
 13312              		.cfi_def_cfa_offset 32
 13313 0004 00AF     		add	r7, sp, #0
 13314              	.LCFI666:
 13315              		.cfi_def_cfa_register 7
 13316 0006 F860     		str	r0, [r7, #12]
 13317 0008 B960     		str	r1, [r7, #8]
 13318 000a 7A60     		str	r2, [r7, #4]
 13319              	.LBB29:
 972:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 13320              		.loc 20 972 0
 13321 000c FC68     		ldr	r4, [r7, #12]
 13322 000e BB68     		ldr	r3, [r7, #8]
 13323 0010 1800     		movs	r0, r3
 13324 0012 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 13325 0016 0500     		movs	r5, r0
 13326 0018 7B68     		ldr	r3, [r7, #4]
 13327 001a 1800     		movs	r0, r3
 13328 001c FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 13329 0020 0300     		movs	r3, r0
 13330 0022 1A00     		movs	r2, r3
 13331 0024 2900     		movs	r1, r5
 13332 0026 2000     		movs	r0, r4
 13333 0028 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_
 13334              	.LBE29:
 13335 002c FB68     		ldr	r3, [r7, #12]
 13336 002e 1800     		movs	r0, r3
 13337 0030 BD46     		mov	sp, r7
 13338 0032 04B0     		add	sp, sp, #16
ARM GAS  /tmp/cc03sYHg.s 			page 331


 13339              		@ sp needed
 13340 0034 B0BD     		pop	{r4, r5, r7, pc}
 13341              		.cfi_endproc
 13342              	.LFE4226:
 13344              		.weak	_ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
 13345              		.thumb_set _ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_,_ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_
 13346              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt,"ax",%progbits
 13347              		.align	1
 13348              		.syntax unified
 13349              		.code	16
 13350              		.thumb_func
 13351              		.fpu softvfp
 13353              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt:
 13354              	.LFB4228:
 250:mculib3/src/modbus_slave.h **** {
 13355              		.loc 24 250 0
 13356              		.cfi_startproc
 13357              		@ args = 0, pretend = 0, frame = 8
 13358              		@ frame_needed = 1, uses_anonymous_args = 0
 13359 0000 80B5     		push	{r7, lr}
 13360              	.LCFI667:
 13361              		.cfi_def_cfa_offset 8
 13362              		.cfi_offset 7, -8
 13363              		.cfi_offset 14, -4
 13364 0002 82B0     		sub	sp, sp, #8
 13365              	.LCFI668:
 13366              		.cfi_def_cfa_offset 16
 13367 0004 00AF     		add	r7, sp, #0
 13368              	.LCFI669:
 13369              		.cfi_def_cfa_register 7
 13370 0006 7860     		str	r0, [r7, #4]
 13371 0008 0A00     		movs	r2, r1
 13372 000a BB1C     		adds	r3, r7, #2
 13373 000c 1A80     		strh	r2, [r3]
 252:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
 13374              		.loc 24 252 0
 13375 000e 7B68     		ldr	r3, [r7, #4]
 13376 0010 1B69     		ldr	r3, [r3, #16]
 13377 0012 1A00     		movs	r2, r3
 13378 0014 7B68     		ldr	r3, [r7, #4]
 13379 0016 2633     		adds	r3, r3, #38
 13380 0018 1900     		movs	r1, r3
 13381 001a 1000     		movs	r0, r2
 13382 001c FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 253:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 13383              		.loc 24 253 0
 13384 0020 7B68     		ldr	r3, [r7, #4]
 13385 0022 1B69     		ldr	r3, [r3, #16]
 13386 0024 1A00     		movs	r2, r3
 13387 0026 7B68     		ldr	r3, [r7, #4]
 13388 0028 2A33     		adds	r3, r3, #42
 13389 002a 1900     		movs	r1, r3
 13390 002c 1000     		movs	r0, r2
 13391 002e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 13392              		.loc 24 254 0
 13393 0032 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 332


 13394 0034 DA8C     		ldrh	r2, [r3, #38]
 13395 0036 7B68     		ldr	r3, [r7, #4]
 13396 0038 5B8D     		ldrh	r3, [r3, #42]
 13397 003a D318     		adds	r3, r2, r3
 13398 003c 9BB2     		uxth	r3, r3
 13399 003e 013B     		subs	r3, r3, #1
 13400 0040 9AB2     		uxth	r2, r3
 13401 0042 7B68     		ldr	r3, [r7, #4]
 13402 0044 1A85     		strh	r2, [r3, #40]
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 13403              		.loc 24 255 0
 13404 0046 7B68     		ldr	r3, [r7, #4]
 13405 0048 5B8D     		ldrh	r3, [r3, #42]
 13406 004a DBB2     		uxtb	r3, r3
 13407 004c DB18     		adds	r3, r3, r3
 13408 004e D9B2     		uxtb	r1, r3
 13409 0050 7B68     		ldr	r3, [r7, #4]
 13410 0052 2C22     		movs	r2, #44
 13411 0054 9954     		strb	r1, [r3, r2]
 256:mculib3/src/modbus_slave.h **** }
 13412              		.loc 24 256 0
 13413 0056 7B68     		ldr	r3, [r7, #4]
 13414 0058 1B8D     		ldrh	r3, [r3, #40]
 13415 005a 1A00     		movs	r2, r3
 13416 005c BB1C     		adds	r3, r7, #2
 13417 005e 1B88     		ldrh	r3, [r3]
 13418 0060 013B     		subs	r3, r3, #1
 13419 0062 D00F     		lsrs	r0, r2, #31
 13420 0064 D917     		asrs	r1, r3, #31
 13421 0066 9342     		cmp	r3, r2
 13422 0068 4841     		adcs	r0, r0, r1
 13423 006a 0300     		movs	r3, r0
 13424 006c DBB2     		uxtb	r3, r3
 257:mculib3/src/modbus_slave.h **** 
 13425              		.loc 24 257 0
 13426 006e 1800     		movs	r0, r3
 13427 0070 BD46     		mov	sp, r7
 13428 0072 02B0     		add	sp, sp, #8
 13429              		@ sp needed
 13430 0074 80BD     		pop	{r7, pc}
 13431              		.cfi_endproc
 13432              	.LFE4228:
 13434              		.section	.text._ZN10Net_bufferILj255EElsEh,"axG",%progbits,_ZN10Net_bufferILj255EElsEh,comdat
 13435              		.align	1
 13436              		.weak	_ZN10Net_bufferILj255EElsEh
 13437              		.syntax unified
 13438              		.code	16
 13439              		.thumb_func
 13440              		.fpu softvfp
 13442              	_ZN10Net_bufferILj255EElsEh:
 13443              	.LFB4229:
  78:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 13444              		.loc 22 78 0
 13445              		.cfi_startproc
 13446              		@ args = 0, pretend = 0, frame = 8
 13447              		@ frame_needed = 1, uses_anonymous_args = 0
 13448 0000 90B5     		push	{r4, r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 333


 13449              	.LCFI670:
 13450              		.cfi_def_cfa_offset 12
 13451              		.cfi_offset 4, -12
 13452              		.cfi_offset 7, -8
 13453              		.cfi_offset 14, -4
 13454 0002 83B0     		sub	sp, sp, #12
 13455              	.LCFI671:
 13456              		.cfi_def_cfa_offset 24
 13457 0004 00AF     		add	r7, sp, #0
 13458              	.LCFI672:
 13459              		.cfi_def_cfa_register 7
 13460 0006 7860     		str	r0, [r7, #4]
 13461 0008 0A00     		movs	r2, r1
 13462 000a FB1C     		adds	r3, r7, #3
 13463 000c 1A70     		strb	r2, [r3]
  80:mculib3/src/net_buffer.h ****     if (end_i < size_) {
 13464              		.loc 22 80 0
 13465 000e 7A68     		ldr	r2, [r7, #4]
 13466 0010 8223     		movs	r3, #130
 13467 0012 5B00     		lsls	r3, r3, #1
 13468 0014 D358     		ldr	r3, [r2, r3]
 13469 0016 FE2B     		cmp	r3, #254
 13470 0018 11D8     		bhi	.L642
  81:mculib3/src/net_buffer.h ****         *end() = v;
 13471              		.loc 22 81 0
 13472 001a FB1C     		adds	r3, r7, #3
 13473 001c 1C78     		ldrb	r4, [r3]
 13474 001e 7B68     		ldr	r3, [r7, #4]
 13475 0020 1800     		movs	r0, r3
 13476 0022 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE3endEv
 13477 0026 0300     		movs	r3, r0
 13478 0028 221C     		adds	r2, r4, #0
 13479 002a 1A70     		strb	r2, [r3]
  82:mculib3/src/net_buffer.h ****         end_i++;
 13480              		.loc 22 82 0
 13481 002c 7A68     		ldr	r2, [r7, #4]
 13482 002e 8223     		movs	r3, #130
 13483 0030 5B00     		lsls	r3, r3, #1
 13484 0032 D358     		ldr	r3, [r2, r3]
 13485 0034 591C     		adds	r1, r3, #1
 13486 0036 7A68     		ldr	r2, [r7, #4]
 13487 0038 8223     		movs	r3, #130
 13488 003a 5B00     		lsls	r3, r3, #1
 13489 003c D150     		str	r1, [r2, r3]
 13490              	.L642:
  84:mculib3/src/net_buffer.h ****     return *this;
 13491              		.loc 22 84 0
 13492 003e 7B68     		ldr	r3, [r7, #4]
  85:mculib3/src/net_buffer.h **** }
 13493              		.loc 22 85 0
 13494 0040 1800     		movs	r0, r3
 13495 0042 BD46     		mov	sp, r7
 13496 0044 03B0     		add	sp, sp, #12
 13497              		@ sp needed
 13498 0046 90BD     		pop	{r4, r7, pc}
 13499              		.cfi_endproc
 13500              	.LFE4229:
ARM GAS  /tmp/cc03sYHg.s 			page 334


 13502              		.section	.text._ZNSt5arrayIhLj2EEixEj,"axG",%progbits,_ZNSt5arrayIhLj2EEixEj,comdat
 13503              		.align	1
 13504              		.weak	_ZNSt5arrayIhLj2EEixEj
 13505              		.syntax unified
 13506              		.code	16
 13507              		.thumb_func
 13508              		.fpu softvfp
 13510              	_ZNSt5arrayIhLj2EEixEj:
 13511              	.LFB4232:
 185:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return _AT_Type::_S_ref(_M_elems, __n); }
 13512              		.loc 27 185 0
 13513              		.cfi_startproc
 13514              		@ args = 0, pretend = 0, frame = 8
 13515              		@ frame_needed = 1, uses_anonymous_args = 0
 13516 0000 80B5     		push	{r7, lr}
 13517              	.LCFI673:
 13518              		.cfi_def_cfa_offset 8
 13519              		.cfi_offset 7, -8
 13520              		.cfi_offset 14, -4
 13521 0002 82B0     		sub	sp, sp, #8
 13522              	.LCFI674:
 13523              		.cfi_def_cfa_offset 16
 13524 0004 00AF     		add	r7, sp, #0
 13525              	.LCFI675:
 13526              		.cfi_def_cfa_register 7
 13527 0006 7860     		str	r0, [r7, #4]
 13528 0008 3960     		str	r1, [r7]
 186:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 13529              		.loc 27 186 0
 13530 000a 7B68     		ldr	r3, [r7, #4]
 13531 000c 3A68     		ldr	r2, [r7]
 13532 000e 1100     		movs	r1, r2
 13533 0010 1800     		movs	r0, r3
 13534 0012 FFF7FEFF 		bl	_ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj
 13535 0016 0300     		movs	r3, r0
 13536 0018 1800     		movs	r0, r3
 13537 001a BD46     		mov	sp, r7
 13538 001c 02B0     		add	sp, sp, #8
 13539              		@ sp needed
 13540 001e 80BD     		pop	{r7, pc}
 13541              		.cfi_endproc
 13542              	.LFE4232:
 13544              		.section	.text._ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj,"axG",%progbits,_ZNSt14__array_traitsIh
 13545              		.align	1
 13546              		.weak	_ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj
 13547              		.syntax unified
 13548              		.code	16
 13549              		.thumb_func
 13550              		.fpu softvfp
 13552              	_ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj:
 13553              	.LFB4233:
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp&>(__t[__n]); }
 13554              		.loc 27 55 0
 13555              		.cfi_startproc
 13556              		@ args = 0, pretend = 0, frame = 8
 13557              		@ frame_needed = 1, uses_anonymous_args = 0
 13558 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 335


 13559              	.LCFI676:
 13560              		.cfi_def_cfa_offset 8
 13561              		.cfi_offset 7, -8
 13562              		.cfi_offset 14, -4
 13563 0002 82B0     		sub	sp, sp, #8
 13564              	.LCFI677:
 13565              		.cfi_def_cfa_offset 16
 13566 0004 00AF     		add	r7, sp, #0
 13567              	.LCFI678:
 13568              		.cfi_def_cfa_register 7
 13569 0006 7860     		str	r0, [r7, #4]
 13570 0008 3960     		str	r1, [r7]
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 13571              		.loc 27 56 0
 13572 000a 7A68     		ldr	r2, [r7, #4]
 13573 000c 3B68     		ldr	r3, [r7]
 13574 000e D318     		adds	r3, r2, r3
 13575 0010 1800     		movs	r0, r3
 13576 0012 BD46     		mov	sp, r7
 13577 0014 02B0     		add	sp, sp, #8
 13578              		@ sp needed
 13579 0016 80BD     		pop	{r7, pc}
 13580              		.cfi_endproc
 13581              	.LFE4233:
 13583              		.section	.text._ZN10Net_bufferILj255EE8to_bytesEt,"axG",%progbits,_ZN10Net_bufferILj255EE8to_bytes
 13584              		.align	1
 13585              		.weak	_ZN10Net_bufferILj255EE8to_bytesEt
 13586              		.syntax unified
 13587              		.code	16
 13588              		.thumb_func
 13589              		.fpu softvfp
 13591              	_ZN10Net_bufferILj255EE8to_bytesEt:
 13592              	.LFB4231:
  48:mculib3/src/net_buffer.h ****     auto to_bytes (uint16_t v)
 13593              		.loc 22 48 0
 13594              		.cfi_startproc
 13595              		@ args = 0, pretend = 0, frame = 24
 13596              		@ frame_needed = 1, uses_anonymous_args = 0
 13597 0000 B0B5     		push	{r4, r5, r7, lr}
 13598              	.LCFI679:
 13599              		.cfi_def_cfa_offset 16
 13600              		.cfi_offset 4, -16
 13601              		.cfi_offset 5, -12
 13602              		.cfi_offset 7, -8
 13603              		.cfi_offset 14, -4
 13604 0002 86B0     		sub	sp, sp, #24
 13605              	.LCFI680:
 13606              		.cfi_def_cfa_offset 40
 13607 0004 00AF     		add	r7, sp, #0
 13608              	.LCFI681:
 13609              		.cfi_def_cfa_register 7
 13610 0006 F860     		str	r0, [r7, #12]
 13611 0008 B960     		str	r1, [r7, #8]
 13612 000a BB1D     		adds	r3, r7, #6
 13613 000c 1A80     		strh	r2, [r3]
  54:mculib3/src/net_buffer.h ****         u.d16 = v;
 13614              		.loc 22 54 0
ARM GAS  /tmp/cc03sYHg.s 			page 336


 13615 000e 1425     		movs	r5, #20
 13616 0010 7B19     		adds	r3, r7, r5
 13617 0012 BA1D     		adds	r2, r7, #6
 13618 0014 1288     		ldrh	r2, [r2]
 13619 0016 1A80     		strh	r2, [r3]
  55:mculib3/src/net_buffer.h ****         return std::tuple {u.d8[0], u.d8[1]};
 13620              		.loc 22 55 0
 13621 0018 7B19     		adds	r3, r7, r5
 13622 001a 0021     		movs	r1, #0
 13623 001c 1800     		movs	r0, r3
 13624 001e FFF7FEFF 		bl	_ZNSt5arrayIhLj2EEixEj
 13625 0022 0400     		movs	r4, r0
 13626 0024 7B19     		adds	r3, r7, r5
 13627 0026 0121     		movs	r1, #1
 13628 0028 1800     		movs	r0, r3
 13629 002a FFF7FEFF 		bl	_ZNSt5arrayIhLj2EEixEj
 13630 002e 0200     		movs	r2, r0
 13631 0030 FB68     		ldr	r3, [r7, #12]
 13632 0032 2100     		movs	r1, r4
 13633 0034 1800     		movs	r0, r3
 13634 0036 FFF7FEFF 		bl	_ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
  56:mculib3/src/net_buffer.h ****     }
 13635              		.loc 22 56 0
 13636 003a F868     		ldr	r0, [r7, #12]
 13637 003c BD46     		mov	sp, r7
 13638 003e 06B0     		add	sp, sp, #24
 13639              		@ sp needed
 13640 0040 B0BD     		pop	{r4, r5, r7, pc}
 13641              		.cfi_endproc
 13642              	.LFE4231:
 13644              		.section	.text._ZN10Net_bufferILj255EElsEt,"axG",%progbits,_ZN10Net_bufferILj255EElsEt,comdat
 13645              		.align	1
 13646              		.weak	_ZN10Net_bufferILj255EElsEt
 13647              		.syntax unified
 13648              		.code	16
 13649              		.thumb_func
 13650              		.fpu softvfp
 13652              	_ZN10Net_bufferILj255EElsEt:
 13653              	.LFB4230:
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 13654              		.loc 22 88 0
 13655              		.cfi_startproc
 13656              		@ args = 0, pretend = 0, frame = 24
 13657              		@ frame_needed = 1, uses_anonymous_args = 0
 13658 0000 90B5     		push	{r4, r7, lr}
 13659              	.LCFI682:
 13660              		.cfi_def_cfa_offset 12
 13661              		.cfi_offset 4, -12
 13662              		.cfi_offset 7, -8
 13663              		.cfi_offset 14, -4
 13664 0002 87B0     		sub	sp, sp, #28
 13665              	.LCFI683:
 13666              		.cfi_def_cfa_offset 40
 13667 0004 00AF     		add	r7, sp, #0
 13668              	.LCFI684:
 13669              		.cfi_def_cfa_register 7
 13670 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 337


 13671 0008 0A00     		movs	r2, r1
 13672 000a BB1C     		adds	r3, r7, #2
 13673 000c 1A80     		strh	r2, [r3]
  90:mculib3/src/net_buffer.h ****     auto [low, hi] = to_bytes(v);
 13674              		.loc 22 90 0
 13675 000e 0C24     		movs	r4, #12
 13676 0010 3819     		adds	r0, r7, r4
 13677 0012 BB1C     		adds	r3, r7, #2
 13678 0014 1A88     		ldrh	r2, [r3]
 13679 0016 7B68     		ldr	r3, [r7, #4]
 13680 0018 1900     		movs	r1, r3
 13681 001a FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8to_bytesEt
 13682 001e 3B19     		adds	r3, r7, r4
 13683 0020 1800     		movs	r0, r3
 13684 0022 FFF7FEFF 		bl	_ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 13685 0026 0300     		movs	r3, r0
 13686 0028 7B61     		str	r3, [r7, #20]
 13687 002a 3B19     		adds	r3, r7, r4
 13688 002c 1800     		movs	r0, r3
 13689 002e FFF7FEFF 		bl	_ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
 13690 0032 0300     		movs	r3, r0
 13691 0034 3B61     		str	r3, [r7, #16]
  91:mculib3/src/net_buffer.h ****     *this << hi << low;
 13692              		.loc 22 91 0
 13693 0036 3B69     		ldr	r3, [r7, #16]
 13694 0038 1A78     		ldrb	r2, [r3]
 13695 003a 7B68     		ldr	r3, [r7, #4]
 13696 003c 1100     		movs	r1, r2
 13697 003e 1800     		movs	r0, r3
 13698 0040 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 13699 0044 0200     		movs	r2, r0
 13700 0046 7B69     		ldr	r3, [r7, #20]
 13701 0048 1B78     		ldrb	r3, [r3]
 13702 004a 1900     		movs	r1, r3
 13703 004c 1000     		movs	r0, r2
 13704 004e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
  92:mculib3/src/net_buffer.h ****     return *this;
 13705              		.loc 22 92 0
 13706 0052 7B68     		ldr	r3, [r7, #4]
  93:mculib3/src/net_buffer.h **** }
 13707              		.loc 22 93 0
 13708 0054 1800     		movs	r0, r3
 13709 0056 BD46     		mov	sp, r7
 13710 0058 07B0     		add	sp, sp, #28
 13711              		@ sp needed
 13712 005a 90BD     		pop	{r4, r7, pc}
 13713              		.cfi_endproc
 13714              	.LFE4230:
 13716              		.section	.text._ZN10UART_sizedILj255EE8transmitEv,"axG",%progbits,_ZN10UART_sizedILj255EE8transmit
 13717              		.align	1
 13718              		.weak	_ZN10UART_sizedILj255EE8transmitEv
 13719              		.syntax unified
 13720              		.code	16
 13721              		.thumb_func
 13722              		.fpu softvfp
 13724              	_ZN10UART_sizedILj255EE8transmitEv:
 13725              	.LFB4234:
ARM GAS  /tmp/cc03sYHg.s 			page 338


 146:mculib3/src/uart.h **** {
 13726              		.loc 23 146 0
 13727              		.cfi_startproc
 13728              		@ args = 0, pretend = 0, frame = 8
 13729              		@ frame_needed = 1, uses_anonymous_args = 0
 13730 0000 90B5     		push	{r4, r7, lr}
 13731              	.LCFI685:
 13732              		.cfi_def_cfa_offset 12
 13733              		.cfi_offset 4, -12
 13734              		.cfi_offset 7, -8
 13735              		.cfi_offset 14, -4
 13736 0002 83B0     		sub	sp, sp, #12
 13737              	.LCFI686:
 13738              		.cfi_def_cfa_offset 24
 13739 0004 00AF     		add	r7, sp, #0
 13740              	.LCFI687:
 13741              		.cfi_def_cfa_register 7
 13742 0006 7860     		str	r0, [r7, #4]
 148:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt (false);
 13743              		.loc 23 148 0
 13744 0008 7A68     		ldr	r2, [r7, #4]
 13745 000a 8823     		movs	r3, #136
 13746 000c 5B00     		lsls	r3, r3, #1
 13747 000e D358     		ldr	r3, [r2, r3]
 13748 0010 0121     		movs	r1, #1
 13749 0012 1800     		movs	r0, r3
 13750 0014 FFF7FEFF 		bl	_ZN3PinaSEb
 149:mculib3/src/uart.h ****    RXstream.disable();
 13751              		.loc 23 149 0
 13752 0018 7A68     		ldr	r2, [r7, #4]
 13753 001a 8C23     		movs	r3, #140
 13754 001c 5B00     		lsls	r3, r3, #1
 13755 001e D358     		ldr	r3, [r2, r3]
 13756 0020 0021     		movs	r1, #0
 13757 0022 1800     		movs	r0, r3
 13758 0024 FFF7FEFF 		bl	_ZN3mcu5USART21enable_IDLE_interruptEb
 150:mculib3/src/uart.h ****    TXstream.disable();
 13759              		.loc 23 150 0
 13760 0028 7A68     		ldr	r2, [r7, #4]
 13761 002a 9023     		movs	r3, #144
 13762 002c 5B00     		lsls	r3, r3, #1
 13763 002e D358     		ldr	r3, [r2, r3]
 13764 0030 1800     		movs	r0, r3
 13765 0032 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 151:mculib3/src/uart.h ****    // +2     2  (  
 13766              		.loc 23 151 0
 13767 0036 7A68     		ldr	r2, [r7, #4]
 13768 0038 8E23     		movs	r3, #142
 13769 003a 5B00     		lsls	r3, r3, #1
 13770 003c D358     		ldr	r3, [r2, r3]
 13771 003e 1800     		movs	r0, r3
 13772 0040 FFF7FEFF 		bl	_ZN3mcu10DMA_stream7disableEv
 153:mculib3/src/uart.h ****    TXstream.enable();
 13773              		.loc 23 153 0
 13774 0044 7A68     		ldr	r2, [r7, #4]
 13775 0046 8E23     		movs	r3, #142
 13776 0048 5B00     		lsls	r3, r3, #1
ARM GAS  /tmp/cc03sYHg.s 			page 339


 13777 004a D458     		ldr	r4, [r2, r3]
 13778 004c 7B68     		ldr	r3, [r7, #4]
 13779 004e 1800     		movs	r0, r3
 13780 0050 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 13781 0054 0300     		movs	r3, r0
 13782 0056 9BB2     		uxth	r3, r3
 13783 0058 0233     		adds	r3, r3, #2
 13784 005a 9BB2     		uxth	r3, r3
 13785 005c 1900     		movs	r1, r3
 13786 005e 2000     		movs	r0, r4
 13787 0060 FFF7FEFF 		bl	_ZN3mcu10DMA_stream20set_qty_transactionsEt
 154:mculib3/src/uart.h **** }
 13788              		.loc 23 154 0
 13789 0064 7A68     		ldr	r2, [r7, #4]
 13790 0066 8E23     		movs	r3, #142
 13791 0068 5B00     		lsls	r3, r3, #1
 13792 006a D358     		ldr	r3, [r2, r3]
 13793 006c 1800     		movs	r0, r3
 13794 006e FFF7FEFF 		bl	_ZN3mcu10DMA_stream6enableEv
 155:mculib3/src/uart.h **** 
 13795              		.loc 23 155 0
 13796 0072 C046     		nop
 13797 0074 BD46     		mov	sp, r7
 13798 0076 03B0     		add	sp, sp, #12
 13799              		@ sp needed
 13800 0078 90BD     		pop	{r4, r7, pc}
 13801              		.cfi_endproc
 13802              	.LFE4234:
 13804              		.section	.text._ZN10Net_bufferILj255EErsERh,"axG",%progbits,_ZN10Net_bufferILj255EErsERh,comdat
 13805              		.align	1
 13806              		.weak	_ZN10Net_bufferILj255EErsERh
 13807              		.syntax unified
 13808              		.code	16
 13809              		.thumb_func
 13810              		.fpu softvfp
 13812              	_ZN10Net_bufferILj255EErsERh:
 13813              	.LFB4235:
 108:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint8_t& v)
 13814              		.loc 22 108 0
 13815              		.cfi_startproc
 13816              		@ args = 0, pretend = 0, frame = 8
 13817              		@ frame_needed = 1, uses_anonymous_args = 0
 13818 0000 90B5     		push	{r4, r7, lr}
 13819              	.LCFI688:
 13820              		.cfi_def_cfa_offset 12
 13821              		.cfi_offset 4, -12
 13822              		.cfi_offset 7, -8
 13823              		.cfi_offset 14, -4
 13824 0002 83B0     		sub	sp, sp, #12
 13825              	.LCFI689:
 13826              		.cfi_def_cfa_offset 24
 13827 0004 00AF     		add	r7, sp, #0
 13828              	.LCFI690:
 13829              		.cfi_def_cfa_register 7
 13830 0006 7860     		str	r0, [r7, #4]
 13831 0008 3960     		str	r1, [r7]
 110:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
ARM GAS  /tmp/cc03sYHg.s 			page 340


 13832              		.loc 22 110 0
 13833 000a 7A68     		ldr	r2, [r7, #4]
 13834 000c 8223     		movs	r3, #130
 13835 000e 5B00     		lsls	r3, r3, #1
 13836 0010 D258     		ldr	r2, [r2, r3]
 13837 0012 7968     		ldr	r1, [r7, #4]
 13838 0014 8023     		movs	r3, #128
 13839 0016 5B00     		lsls	r3, r3, #1
 13840 0018 CB58     		ldr	r3, [r1, r3]
 13841 001a 9A42     		cmp	r2, r3
 13842 001c 16D9     		bls	.L654
 111:mculib3/src/net_buffer.h ****         v = base()[begin_i++];
 13843              		.loc 22 111 0
 13844 001e 7B68     		ldr	r3, [r7, #4]
 13845 0020 1800     		movs	r0, r3
 13846 0022 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4baseEv
 13847 0026 0400     		movs	r4, r0
 13848 0028 7A68     		ldr	r2, [r7, #4]
 13849 002a 8023     		movs	r3, #128
 13850 002c 5B00     		lsls	r3, r3, #1
 13851 002e D358     		ldr	r3, [r2, r3]
 13852 0030 581C     		adds	r0, r3, #1
 13853 0032 7968     		ldr	r1, [r7, #4]
 13854 0034 8022     		movs	r2, #128
 13855 0036 5200     		lsls	r2, r2, #1
 13856 0038 8850     		str	r0, [r1, r2]
 13857 003a 1900     		movs	r1, r3
 13858 003c 2000     		movs	r0, r4
 13859 003e FFF7FEFF 		bl	_ZNSt5arrayIhLj255EEixEj
 13860 0042 0300     		movs	r3, r0
 13861 0044 1A78     		ldrb	r2, [r3]
 13862 0046 3B68     		ldr	r3, [r7]
 13863 0048 1A70     		strb	r2, [r3]
 13864 004a 02E0     		b	.L655
 13865              	.L654:
 113:mculib3/src/net_buffer.h ****         v = 0;
 13866              		.loc 22 113 0
 13867 004c 3B68     		ldr	r3, [r7]
 13868 004e 0022     		movs	r2, #0
 13869 0050 1A70     		strb	r2, [r3]
 13870              	.L655:
 114:mculib3/src/net_buffer.h ****     return *this;
 13871              		.loc 22 114 0
 13872 0052 7B68     		ldr	r3, [r7, #4]
 115:mculib3/src/net_buffer.h **** }
 13873              		.loc 22 115 0
 13874 0054 1800     		movs	r0, r3
 13875 0056 BD46     		mov	sp, r7
 13876 0058 03B0     		add	sp, sp, #12
 13877              		@ sp needed
 13878 005a 90BD     		pop	{r4, r7, pc}
 13879              		.cfi_endproc
 13880              	.LFE4235:
 13882              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv,"ax",%progbits
 13883              		.align	1
 13884              		.syntax unified
 13885              		.code	16
ARM GAS  /tmp/cc03sYHg.s 			page 341


 13886              		.thumb_func
 13887              		.fpu softvfp
 13889              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv:
 13890              	.LFB4236:
 318:mculib3/src/modbus_slave.h **** 
 319:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 320:mculib3/src/modbus_slave.h **** bool Modbus_slave<InRegs_t, OutRegs_t>::check_value()
 13891              		.loc 24 320 0
 13892              		.cfi_startproc
 13893              		@ args = 0, pretend = 0, frame = 16
 13894              		@ frame_needed = 1, uses_anonymous_args = 0
 13895 0000 80B5     		push	{r7, lr}
 13896              	.LCFI691:
 13897              		.cfi_def_cfa_offset 8
 13898              		.cfi_offset 7, -8
 13899              		.cfi_offset 14, -4
 13900 0002 84B0     		sub	sp, sp, #16
 13901              	.LCFI692:
 13902              		.cfi_def_cfa_offset 24
 13903 0004 00AF     		add	r7, sp, #0
 13904              	.LCFI693:
 13905              		.cfi_def_cfa_register 7
 13906 0006 7860     		str	r0, [r7, #4]
 13907              	.LBB30:
 321:mculib3/src/modbus_slave.h **** {
 322:mculib3/src/modbus_slave.h ****     for (uint16_t i = 0; i < qty_reg; i++) {
 13908              		.loc 24 322 0
 13909 0008 0E23     		movs	r3, #14
 13910 000a FB18     		adds	r3, r7, r3
 13911 000c 0022     		movs	r2, #0
 13912 000e 1A80     		strh	r2, [r3]
 13913              	.L668:
 13914              		.loc 24 322 0 is_stmt 0 discriminator 1
 13915 0010 7B68     		ldr	r3, [r7, #4]
 13916 0012 5B8D     		ldrh	r3, [r3, #42]
 13917 0014 0E22     		movs	r2, #14
 13918 0016 BA18     		adds	r2, r7, r2
 13919 0018 1288     		ldrh	r2, [r2]
 13920 001a 9A42     		cmp	r2, r3
 13921 001c 00D3     		bcc	.LCB10997
 13922 001e B8E0     		b	.L658	@long jump
 13923              	.LCB10997:
 323:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 13924              		.loc 24 323 0 is_stmt 1
 13925 0020 7B68     		ldr	r3, [r7, #4]
 13926 0022 1B69     		ldr	r3, [r3, #16]
 13927 0024 1A00     		movs	r2, r3
 13928 0026 7B68     		ldr	r3, [r7, #4]
 13929 0028 2E33     		adds	r3, r3, #46
 13930 002a 1900     		movs	r1, r3
 13931 002c 1000     		movs	r0, r2
 13932 002e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 324:mculib3/src/modbus_slave.h ****         if (signed_[first_reg + i]) {
 13933              		.loc 24 324 0
 13934 0032 7B68     		ldr	r3, [r7, #4]
 13935 0034 DB8C     		ldrh	r3, [r3, #38]
 13936 0036 1A00     		movs	r2, r3
ARM GAS  /tmp/cc03sYHg.s 			page 342


 13937 0038 0E23     		movs	r3, #14
 13938 003a FB18     		adds	r3, r7, r3
 13939 003c 1B88     		ldrh	r3, [r3]
 13940 003e D318     		adds	r3, r2, r3
 13941 0040 7A68     		ldr	r2, [r7, #4]
 13942 0042 7C21     		movs	r1, #124
 13943 0044 D318     		adds	r3, r2, r3
 13944 0046 5B18     		adds	r3, r3, r1
 13945 0048 1B78     		ldrb	r3, [r3]
 13946 004a 002B     		cmp	r3, #0
 13947 004c 4FD0     		beq	.L659
 325:mculib3/src/modbus_slave.h ****             if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_
 13948              		.loc 24 325 0
 13949 004e 7B68     		ldr	r3, [r7, #4]
 13950 0050 DB8D     		ldrh	r3, [r3, #46]
 13951 0052 1AB2     		sxth	r2, r3
 13952 0054 7B68     		ldr	r3, [r7, #4]
 13953 0056 DB8C     		ldrh	r3, [r3, #38]
 13954 0058 1900     		movs	r1, r3
 13955 005a 0E23     		movs	r3, #14
 13956 005c FB18     		adds	r3, r7, r3
 13957 005e 1B88     		ldrh	r3, [r3]
 13958 0060 C918     		adds	r1, r1, r3
 13959 0062 7B68     		ldr	r3, [r7, #4]
 13960 0064 3431     		adds	r1, r1, #52
 13961 0066 4900     		lsls	r1, r1, #1
 13962 0068 CB5A     		ldrh	r3, [r1, r3]
 13963 006a 1BB2     		sxth	r3, r3
 13964 006c 9A42     		cmp	r2, r3
 13965 006e 0CDA     		bge	.L660
 13966              		.loc 24 325 0 is_stmt 0 discriminator 1
 13967 0070 7B68     		ldr	r3, [r7, #4]
 13968 0072 DB8C     		ldrh	r3, [r3, #38]
 13969 0074 1A00     		movs	r2, r3
 13970 0076 0E23     		movs	r3, #14
 13971 0078 FB18     		adds	r3, r7, r3
 13972 007a 1B88     		ldrh	r3, [r3]
 13973 007c D218     		adds	r2, r2, r3
 13974 007e 7B68     		ldr	r3, [r7, #4]
 13975 0080 3432     		adds	r2, r2, #52
 13976 0082 5200     		lsls	r2, r2, #1
 13977 0084 D35A     		ldrh	r3, [r2, r3]
 13978 0086 002B     		cmp	r3, #0
 13979 0088 21D1     		bne	.L661
 13980              	.L660:
 326:mculib3/src/modbus_slave.h ****                  (int16_t(data) > int16_t(arInRegsMax[first_reg + i]) and int16_t(arInRegsMax[first
 13981              		.loc 24 326 0 is_stmt 1 discriminator 3
 13982 008a 7B68     		ldr	r3, [r7, #4]
 13983 008c DB8D     		ldrh	r3, [r3, #46]
 13984 008e 1AB2     		sxth	r2, r3
 13985 0090 7B68     		ldr	r3, [r7, #4]
 13986 0092 DB8C     		ldrh	r3, [r3, #38]
 13987 0094 1900     		movs	r1, r3
 13988 0096 0E23     		movs	r3, #14
 13989 0098 FB18     		adds	r3, r7, r3
 13990 009a 1B88     		ldrh	r3, [r3]
 13991 009c CB18     		adds	r3, r1, r3
ARM GAS  /tmp/cc03sYHg.s 			page 343


 13992 009e 7968     		ldr	r1, [r7, #4]
 13993 00a0 3833     		adds	r3, r3, #56
 13994 00a2 5B00     		lsls	r3, r3, #1
 13995 00a4 CB18     		adds	r3, r1, r3
 13996 00a6 0233     		adds	r3, r3, #2
 13997 00a8 1B88     		ldrh	r3, [r3]
 13998 00aa 1BB2     		sxth	r3, r3
 325:mculib3/src/modbus_slave.h ****             if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_
 13999              		.loc 24 325 0 discriminator 3
 14000 00ac 9A42     		cmp	r2, r3
 14001 00ae 10DD     		ble	.L662
 14002              		.loc 24 326 0
 14003 00b0 7B68     		ldr	r3, [r7, #4]
 14004 00b2 DB8C     		ldrh	r3, [r3, #38]
 14005 00b4 1A00     		movs	r2, r3
 14006 00b6 0E23     		movs	r3, #14
 14007 00b8 FB18     		adds	r3, r7, r3
 14008 00ba 1B88     		ldrh	r3, [r3]
 14009 00bc D318     		adds	r3, r2, r3
 14010 00be 7A68     		ldr	r2, [r7, #4]
 14011 00c0 3833     		adds	r3, r3, #56
 14012 00c2 5B00     		lsls	r3, r3, #1
 14013 00c4 D318     		adds	r3, r2, r3
 14014 00c6 0233     		adds	r3, r3, #2
 14015 00c8 1B88     		ldrh	r3, [r3]
 14016 00ca 002B     		cmp	r3, #0
 14017 00cc 01D0     		beq	.L662
 14018              	.L661:
 327:mculib3/src/modbus_slave.h ****                 return false;
 14019              		.loc 24 327 0
 14020 00ce 0023     		movs	r3, #0
 14021 00d0 60E0     		b	.L663
 14022              	.L662:
 328:mculib3/src/modbus_slave.h ****             arInRegs[first_reg + i] = int16_t(data);
 14023              		.loc 24 328 0
 14024 00d2 7B68     		ldr	r3, [r7, #4]
 14025 00d4 DB8C     		ldrh	r3, [r3, #38]
 14026 00d6 1A00     		movs	r2, r3
 14027 00d8 0E23     		movs	r3, #14
 14028 00da FB18     		adds	r3, r7, r3
 14029 00dc 1B88     		ldrh	r3, [r3]
 14030 00de D218     		adds	r2, r2, r3
 14031 00e0 7B68     		ldr	r3, [r7, #4]
 14032 00e2 D98D     		ldrh	r1, [r3, #46]
 14033 00e4 7B68     		ldr	r3, [r7, #4]
 14034 00e6 2832     		adds	r2, r2, #40
 14035 00e8 5200     		lsls	r2, r2, #1
 14036 00ea D152     		strh	r1, [r2, r3]
 14037 00ec 4AE0     		b	.L664
 14038              	.L659:
 329:mculib3/src/modbus_slave.h ****         } else {
 330:mculib3/src/modbus_slave.h ****             if ((data < arInRegsMin[first_reg + i] and arInRegsMin[first_reg + i] != 0) or
 14039              		.loc 24 330 0
 14040 00ee 7B68     		ldr	r3, [r7, #4]
 14041 00f0 DA8D     		ldrh	r2, [r3, #46]
 14042 00f2 7B68     		ldr	r3, [r7, #4]
 14043 00f4 DB8C     		ldrh	r3, [r3, #38]
ARM GAS  /tmp/cc03sYHg.s 			page 344


 14044 00f6 1900     		movs	r1, r3
 14045 00f8 0E23     		movs	r3, #14
 14046 00fa FB18     		adds	r3, r7, r3
 14047 00fc 1B88     		ldrh	r3, [r3]
 14048 00fe C918     		adds	r1, r1, r3
 14049 0100 7B68     		ldr	r3, [r7, #4]
 14050 0102 3431     		adds	r1, r1, #52
 14051 0104 4900     		lsls	r1, r1, #1
 14052 0106 CB5A     		ldrh	r3, [r1, r3]
 14053 0108 9A42     		cmp	r2, r3
 14054 010a 0CD2     		bcs	.L665
 14055              		.loc 24 330 0 is_stmt 0 discriminator 1
 14056 010c 7B68     		ldr	r3, [r7, #4]
 14057 010e DB8C     		ldrh	r3, [r3, #38]
 14058 0110 1A00     		movs	r2, r3
 14059 0112 0E23     		movs	r3, #14
 14060 0114 FB18     		adds	r3, r7, r3
 14061 0116 1B88     		ldrh	r3, [r3]
 14062 0118 D218     		adds	r2, r2, r3
 14063 011a 7B68     		ldr	r3, [r7, #4]
 14064 011c 3432     		adds	r2, r2, #52
 14065 011e 5200     		lsls	r2, r2, #1
 14066 0120 D35A     		ldrh	r3, [r2, r3]
 14067 0122 002B     		cmp	r3, #0
 14068 0124 1FD1     		bne	.L666
 14069              	.L665:
 331:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 14070              		.loc 24 331 0 is_stmt 1 discriminator 3
 14071 0126 7B68     		ldr	r3, [r7, #4]
 14072 0128 DA8D     		ldrh	r2, [r3, #46]
 14073 012a 7B68     		ldr	r3, [r7, #4]
 14074 012c DB8C     		ldrh	r3, [r3, #38]
 14075 012e 1900     		movs	r1, r3
 14076 0130 0E23     		movs	r3, #14
 14077 0132 FB18     		adds	r3, r7, r3
 14078 0134 1B88     		ldrh	r3, [r3]
 14079 0136 CB18     		adds	r3, r1, r3
 14080 0138 7968     		ldr	r1, [r7, #4]
 14081 013a 3833     		adds	r3, r3, #56
 14082 013c 5B00     		lsls	r3, r3, #1
 14083 013e CB18     		adds	r3, r1, r3
 14084 0140 0233     		adds	r3, r3, #2
 14085 0142 1B88     		ldrh	r3, [r3]
 330:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 14086              		.loc 24 330 0 discriminator 3
 14087 0144 9A42     		cmp	r2, r3
 14088 0146 10D9     		bls	.L667
 14089              		.loc 24 331 0
 14090 0148 7B68     		ldr	r3, [r7, #4]
 14091 014a DB8C     		ldrh	r3, [r3, #38]
 14092 014c 1A00     		movs	r2, r3
 14093 014e 0E23     		movs	r3, #14
 14094 0150 FB18     		adds	r3, r7, r3
 14095 0152 1B88     		ldrh	r3, [r3]
 14096 0154 D318     		adds	r3, r2, r3
 14097 0156 7A68     		ldr	r2, [r7, #4]
 14098 0158 3833     		adds	r3, r3, #56
ARM GAS  /tmp/cc03sYHg.s 			page 345


 14099 015a 5B00     		lsls	r3, r3, #1
 14100 015c D318     		adds	r3, r2, r3
 14101 015e 0233     		adds	r3, r3, #2
 14102 0160 1B88     		ldrh	r3, [r3]
 14103 0162 002B     		cmp	r3, #0
 14104 0164 01D0     		beq	.L667
 14105              	.L666:
 332:mculib3/src/modbus_slave.h ****                 return false;
 14106              		.loc 24 332 0
 14107 0166 0023     		movs	r3, #0
 14108 0168 14E0     		b	.L663
 14109              	.L667:
 333:mculib3/src/modbus_slave.h ****             arInRegs[first_reg + i] = data;
 14110              		.loc 24 333 0
 14111 016a 7B68     		ldr	r3, [r7, #4]
 14112 016c DB8C     		ldrh	r3, [r3, #38]
 14113 016e 1A00     		movs	r2, r3
 14114 0170 0E23     		movs	r3, #14
 14115 0172 FB18     		adds	r3, r7, r3
 14116 0174 1B88     		ldrh	r3, [r3]
 14117 0176 D218     		adds	r2, r2, r3
 14118 0178 7B68     		ldr	r3, [r7, #4]
 14119 017a D98D     		ldrh	r1, [r3, #46]
 14120 017c 7B68     		ldr	r3, [r7, #4]
 14121 017e 2832     		adds	r2, r2, #40
 14122 0180 5200     		lsls	r2, r2, #1
 14123 0182 D152     		strh	r1, [r2, r3]
 14124              	.L664:
 322:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 14125              		.loc 24 322 0 discriminator 2
 14126 0184 0E21     		movs	r1, #14
 14127 0186 7B18     		adds	r3, r7, r1
 14128 0188 1A88     		ldrh	r2, [r3]
 14129 018a 7B18     		adds	r3, r7, r1
 14130 018c 0132     		adds	r2, r2, #1
 14131 018e 1A80     		strh	r2, [r3]
 14132 0190 3EE7     		b	.L668
 14133              	.L658:
 14134              	.LBE30:
 334:mculib3/src/modbus_slave.h ****         }
 335:mculib3/src/modbus_slave.h ****     }
 336:mculib3/src/modbus_slave.h **** 
 337:mculib3/src/modbus_slave.h ****     return true;
 14135              		.loc 24 337 0
 14136 0192 0123     		movs	r3, #1
 14137              	.L663:
 338:mculib3/src/modbus_slave.h **** }
 14138              		.loc 24 338 0
 14139 0194 1800     		movs	r0, r3
 14140 0196 BD46     		mov	sp, r7
 14141 0198 04B0     		add	sp, sp, #16
 14142              		@ sp needed
 14143 019a 80BD     		pop	{r7, pc}
 14144              		.cfi_endproc
 14145              	.LFE4236:
 14147              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh,"ax",%progbits
 14148              		.align	1
ARM GAS  /tmp/cc03sYHg.s 			page 346


 14149              		.syntax unified
 14150              		.code	16
 14151              		.thumb_func
 14152              		.fpu softvfp
 14154              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh:
 14155              	.LFB4237:
 235:mculib3/src/modbus_slave.h **** {
 14156              		.loc 24 235 0
 14157              		.cfi_startproc
 14158              		@ args = 0, pretend = 0, frame = 8
 14159              		@ frame_needed = 1, uses_anonymous_args = 0
 14160 0000 80B5     		push	{r7, lr}
 14161              	.LCFI694:
 14162              		.cfi_def_cfa_offset 8
 14163              		.cfi_offset 7, -8
 14164              		.cfi_offset 14, -4
 14165 0002 82B0     		sub	sp, sp, #8
 14166              	.LCFI695:
 14167              		.cfi_def_cfa_offset 16
 14168 0004 00AF     		add	r7, sp, #0
 14169              	.LCFI696:
 14170              		.cfi_def_cfa_register 7
 14171 0006 7860     		str	r0, [r7, #4]
 14172 0008 0A00     		movs	r2, r1
 14173 000a FB1C     		adds	r3, r7, #3
 14174 000c 1A70     		strb	r2, [r3]
 237:mculib3/src/modbus_slave.h **** }
 14175              		.loc 24 237 0
 14176 000e FB1C     		adds	r3, r7, #3
 14177 0010 1B78     		ldrb	r3, [r3]
 14178 0012 8022     		movs	r2, #128
 14179 0014 5242     		rsbs	r2, r2, #0
 14180 0016 1343     		orrs	r3, r2
 14181 0018 DBB2     		uxtb	r3, r3
 238:mculib3/src/modbus_slave.h **** 
 14182              		.loc 24 238 0
 14183 001a 1800     		movs	r0, r3
 14184 001c BD46     		mov	sp, r7
 14185 001e 02B0     		add	sp, sp, #8
 14186              		@ sp needed
 14187 0020 80BD     		pop	{r7, pc}
 14188              		.cfi_endproc
 14189              	.LFE4237:
 14191              		.section	.text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_,"axG",%progbits,_ZNSt11_Tup
 14192              		.align	1
 14193              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
 14194              		.syntax unified
 14195              		.code	16
 14196              		.thumb_func
 14197              		.fpu softvfp
 14199              	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:
 14200              	.LFB4287:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 14201              		.loc 20 210 0
 14202              		.cfi_startproc
 14203              		@ args = 4, pretend = 0, frame = 16
 14204              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc03sYHg.s 			page 347


 14205 0000 80B5     		push	{r7, lr}
 14206              	.LCFI697:
 14207              		.cfi_def_cfa_offset 8
 14208              		.cfi_offset 7, -8
 14209              		.cfi_offset 14, -4
 14210 0002 84B0     		sub	sp, sp, #16
 14211              	.LCFI698:
 14212              		.cfi_def_cfa_offset 24
 14213 0004 00AF     		add	r7, sp, #0
 14214              	.LCFI699:
 14215              		.cfi_def_cfa_register 7
 14216 0006 F860     		str	r0, [r7, #12]
 14217 0008 B960     		str	r1, [r7, #8]
 14218 000a 7A60     		str	r2, [r7, #4]
 14219 000c 3B60     		str	r3, [r7]
 14220              	.LBB31:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14221              		.loc 20 211 0
 14222 000e F868     		ldr	r0, [r7, #12]
 14223 0010 BB69     		ldr	r3, [r7, #24]
 14224 0012 3A68     		ldr	r2, [r7]
 14225 0014 7968     		ldr	r1, [r7, #4]
 14226 0016 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_
 14227 001a FB68     		ldr	r3, [r7, #12]
 14228 001c 0C33     		adds	r3, r3, #12
 14229 001e BA68     		ldr	r2, [r7, #8]
 14230 0020 1100     		movs	r1, r2
 14231 0022 1800     		movs	r0, r3
 14232 0024 FFF7FEFF 		bl	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 14233              	.LBE31:
 14234 0028 FB68     		ldr	r3, [r7, #12]
 14235 002a 1800     		movs	r0, r3
 14236 002c BD46     		mov	sp, r7
 14237 002e 04B0     		add	sp, sp, #16
 14238              		@ sp needed
 14239 0030 80BD     		pop	{r7, pc}
 14240              		.cfi_endproc
 14241              	.LFE4287:
 14243              		.weak	_ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_
 14244              		.thumb_set _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_,_ZNSt11_Tuple_implILj0EJR3PinS1
 14245              		.section	.text._ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj,"axG",%progbits,_ZNSt14__array_trai
 14246              		.align	1
 14247              		.weak	_ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj
 14248              		.syntax unified
 14249              		.code	16
 14250              		.thumb_func
 14251              		.fpu softvfp
 14253              	_ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj:
 14254              	.LFB4289:
  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array ****       { return const_cast<_Tp&>(__t[__n]); }
 14255              		.loc 27 55 0
 14256              		.cfi_startproc
 14257              		@ args = 0, pretend = 0, frame = 8
 14258              		@ frame_needed = 1, uses_anonymous_args = 0
 14259 0000 80B5     		push	{r7, lr}
 14260              	.LCFI700:
 14261              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc03sYHg.s 			page 348


 14262              		.cfi_offset 7, -8
 14263              		.cfi_offset 14, -4
 14264 0002 82B0     		sub	sp, sp, #8
 14265              	.LCFI701:
 14266              		.cfi_def_cfa_offset 16
 14267 0004 00AF     		add	r7, sp, #0
 14268              	.LCFI702:
 14269              		.cfi_def_cfa_register 7
 14270 0006 7860     		str	r0, [r7, #4]
 14271 0008 3960     		str	r1, [r7]
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/array **** 
 14272              		.loc 27 56 0
 14273 000a 7A68     		ldr	r2, [r7, #4]
 14274 000c 3B68     		ldr	r3, [r7]
 14275 000e D318     		adds	r3, r2, r3
 14276 0010 1800     		movs	r0, r3
 14277 0012 BD46     		mov	sp, r7
 14278 0014 02B0     		add	sp, sp, #8
 14279              		@ sp needed
 14280 0016 80BD     		pop	{r7, pc}
 14281              		.cfi_endproc
 14282              	.LFE4289:
 14284              		.section	.text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_,"axG",%progbits,_ZNSt11_Tuple_im
 14285              		.align	1
 14286              		.weak	_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_
 14287              		.syntax unified
 14288              		.code	16
 14289              		.thumb_func
 14290              		.fpu softvfp
 14292              	_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:
 14293              	.LFB4291:
 216:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Inherited(std::forward<_UTail>(__tail)...),
 14294              		.loc 20 216 0
 14295              		.cfi_startproc
 14296              		@ args = 0, pretend = 0, frame = 16
 14297              		@ frame_needed = 1, uses_anonymous_args = 0
 14298 0000 90B5     		push	{r4, r7, lr}
 14299              	.LCFI703:
 14300              		.cfi_def_cfa_offset 12
 14301              		.cfi_offset 4, -12
 14302              		.cfi_offset 7, -8
 14303              		.cfi_offset 14, -4
 14304 0002 85B0     		sub	sp, sp, #20
 14305              	.LCFI704:
 14306              		.cfi_def_cfa_offset 32
 14307 0004 00AF     		add	r7, sp, #0
 14308              	.LCFI705:
 14309              		.cfi_def_cfa_register 7
 14310 0006 F860     		str	r0, [r7, #12]
 14311 0008 B960     		str	r1, [r7, #8]
 14312 000a 7A60     		str	r2, [r7, #4]
 14313              	.LBB32:
 218:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14314              		.loc 20 218 0
 14315 000c FC68     		ldr	r4, [r7, #12]
 14316 000e 7B68     		ldr	r3, [r7, #4]
 14317 0010 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 349


 14318 0012 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 14319 0016 0300     		movs	r3, r0
 14320 0018 1900     		movs	r1, r3
 14321 001a 2000     		movs	r0, r4
 14322 001c FFF7FEFF 		bl	_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
 14323 0020 FB68     		ldr	r3, [r7, #12]
 14324 0022 5C1C     		adds	r4, r3, #1
 14325 0024 BB68     		ldr	r3, [r7, #8]
 14326 0026 1800     		movs	r0, r3
 14327 0028 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 14328 002c 0300     		movs	r3, r0
 14329 002e 1900     		movs	r1, r3
 14330 0030 2000     		movs	r0, r4
 14331 0032 FFF7FEFF 		bl	_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
 14332              	.LBE32:
 14333 0036 FB68     		ldr	r3, [r7, #12]
 14334 0038 1800     		movs	r0, r3
 14335 003a BD46     		mov	sp, r7
 14336 003c 05B0     		add	sp, sp, #20
 14337              		@ sp needed
 14338 003e 90BD     		pop	{r4, r7, pc}
 14339              		.cfi_endproc
 14340              	.LFE4291:
 14342              		.weak	_ZNSt11_Tuple_implILj0EJhhEEC1IRhJS2_EvEEOT_DpOT0_
 14343              		.thumb_set _ZNSt11_Tuple_implILj0EJhhEEC1IRhJS2_EvEEOT_DpOT0_,_ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2
 14344              		.section	.text._ZN10Net_bufferILj255EE10from_bytesEhh,"axG",%progbits,_ZN10Net_bufferILj255EE10fro
 14345              		.align	1
 14346              		.weak	_ZN10Net_bufferILj255EE10from_bytesEhh
 14347              		.syntax unified
 14348              		.code	16
 14349              		.thumb_func
 14350              		.fpu softvfp
 14352              	_ZN10Net_bufferILj255EE10from_bytesEhh:
 14353              	.LFB4294:
  58:mculib3/src/net_buffer.h ****     auto from_bytes (uint8_t v1, uint8_t v2)
 14354              		.loc 22 58 0
 14355              		.cfi_startproc
 14356              		@ args = 0, pretend = 0, frame = 16
 14357              		@ frame_needed = 1, uses_anonymous_args = 0
 14358 0000 80B5     		push	{r7, lr}
 14359              	.LCFI706:
 14360              		.cfi_def_cfa_offset 8
 14361              		.cfi_offset 7, -8
 14362              		.cfi_offset 14, -4
 14363 0002 84B0     		sub	sp, sp, #16
 14364              	.LCFI707:
 14365              		.cfi_def_cfa_offset 24
 14366 0004 00AF     		add	r7, sp, #0
 14367              	.LCFI708:
 14368              		.cfi_def_cfa_register 7
 14369 0006 7860     		str	r0, [r7, #4]
 14370 0008 0800     		movs	r0, r1
 14371 000a 1100     		movs	r1, r2
 14372 000c FB1C     		adds	r3, r7, #3
 14373 000e 021C     		adds	r2, r0, #0
 14374 0010 1A70     		strb	r2, [r3]
 14375 0012 BB1C     		adds	r3, r7, #2
ARM GAS  /tmp/cc03sYHg.s 			page 350


 14376 0014 0A1C     		adds	r2, r1, #0
 14377 0016 1A70     		strb	r2, [r3]
  64:mculib3/src/net_buffer.h ****         u.d8 = {v2, v1};
 14378              		.loc 22 64 0
 14379 0018 0C21     		movs	r1, #12
 14380 001a 7B18     		adds	r3, r7, r1
 14381 001c BA1C     		adds	r2, r7, #2
 14382 001e 1278     		ldrb	r2, [r2]
 14383 0020 1A70     		strb	r2, [r3]
 14384 0022 7B18     		adds	r3, r7, r1
 14385 0024 FA1C     		adds	r2, r7, #3
 14386 0026 1278     		ldrb	r2, [r2]
 14387 0028 5A70     		strb	r2, [r3, #1]
  65:mculib3/src/net_buffer.h ****         return u.d16;
 14388              		.loc 22 65 0
 14389 002a 7B18     		adds	r3, r7, r1
 14390 002c 1B88     		ldrh	r3, [r3]
  66:mculib3/src/net_buffer.h ****     }
 14391              		.loc 22 66 0
 14392 002e 1800     		movs	r0, r3
 14393 0030 BD46     		mov	sp, r7
 14394 0032 04B0     		add	sp, sp, #16
 14395              		@ sp needed
 14396 0034 80BD     		pop	{r7, pc}
 14397              		.cfi_endproc
 14398              	.LFE4294:
 14400              		.section	.text._ZN10Net_bufferILj255EErsERt,"axG",%progbits,_ZN10Net_bufferILj255EErsERt,comdat
 14401              		.align	1
 14402              		.weak	_ZN10Net_bufferILj255EErsERt
 14403              		.syntax unified
 14404              		.code	16
 14405              		.thumb_func
 14406              		.fpu softvfp
 14408              	_ZN10Net_bufferILj255EErsERt:
 14409              	.LFB4293:
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 14410              		.loc 22 118 0
 14411              		.cfi_startproc
 14412              		@ args = 0, pretend = 0, frame = 16
 14413              		@ frame_needed = 1, uses_anonymous_args = 0
 14414 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 14415              	.LCFI709:
 14416              		.cfi_def_cfa_offset 20
 14417              		.cfi_offset 4, -20
 14418              		.cfi_offset 5, -16
 14419              		.cfi_offset 6, -12
 14420              		.cfi_offset 7, -8
 14421              		.cfi_offset 14, -4
 14422 0002 85B0     		sub	sp, sp, #20
 14423              	.LCFI710:
 14424              		.cfi_def_cfa_offset 40
 14425 0004 00AF     		add	r7, sp, #0
 14426              	.LCFI711:
 14427              		.cfi_def_cfa_register 7
 14428 0006 7860     		str	r0, [r7, #4]
 14429 0008 3960     		str	r1, [r7]
 14430              	.LBB33:
ARM GAS  /tmp/cc03sYHg.s 			page 351


 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 14431              		.loc 22 120 0
 14432 000a 7A68     		ldr	r2, [r7, #4]
 14433 000c 8223     		movs	r3, #130
 14434 000e 5B00     		lsls	r3, r3, #1
 14435 0010 D258     		ldr	r2, [r2, r3]
 14436 0012 7968     		ldr	r1, [r7, #4]
 14437 0014 8023     		movs	r3, #128
 14438 0016 5B00     		lsls	r3, r3, #1
 14439 0018 CB58     		ldr	r3, [r1, r3]
 14440 001a 0133     		adds	r3, r3, #1
 14441 001c 9A42     		cmp	r2, r3
 14442 001e 1CD9     		bls	.L680
 14443              	.LBB34:
 121:mculib3/src/net_buffer.h ****         auto _1 = pop_front();
 14444              		.loc 22 121 0
 14445 0020 0F25     		movs	r5, #15
 14446 0022 7C19     		adds	r4, r7, r5
 14447 0024 7B68     		ldr	r3, [r7, #4]
 14448 0026 1800     		movs	r0, r3
 14449 0028 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 14450 002c 0300     		movs	r3, r0
 14451 002e 2370     		strb	r3, [r4]
 122:mculib3/src/net_buffer.h ****         auto _2 = pop_front();
 14452              		.loc 22 122 0
 14453 0030 0E26     		movs	r6, #14
 14454 0032 BC19     		adds	r4, r7, r6
 14455 0034 7B68     		ldr	r3, [r7, #4]
 14456 0036 1800     		movs	r0, r3
 14457 0038 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 14458 003c 0300     		movs	r3, r0
 14459 003e 2370     		strb	r3, [r4]
 123:mculib3/src/net_buffer.h ****         v = from_bytes (_1, _2);
 14460              		.loc 22 123 0
 14461 0040 BB19     		adds	r3, r7, r6
 14462 0042 1A78     		ldrb	r2, [r3]
 14463 0044 7B19     		adds	r3, r7, r5
 14464 0046 1978     		ldrb	r1, [r3]
 14465 0048 7B68     		ldr	r3, [r7, #4]
 14466 004a 1800     		movs	r0, r3
 14467 004c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE10from_bytesEhh
 14468 0050 0300     		movs	r3, r0
 14469 0052 1A00     		movs	r2, r3
 14470 0054 3B68     		ldr	r3, [r7]
 14471 0056 1A80     		strh	r2, [r3]
 14472              	.LBE34:
 14473 0058 02E0     		b	.L681
 14474              	.L680:
 125:mculib3/src/net_buffer.h ****         v = 0;
 14475              		.loc 22 125 0
 14476 005a 3B68     		ldr	r3, [r7]
 14477 005c 0022     		movs	r2, #0
 14478 005e 1A80     		strh	r2, [r3]
 14479              	.L681:
 14480              	.LBE33:
 128:mculib3/src/net_buffer.h ****     return *this;
 14481              		.loc 22 128 0
ARM GAS  /tmp/cc03sYHg.s 			page 352


 14482 0060 7B68     		ldr	r3, [r7, #4]
 129:mculib3/src/net_buffer.h **** }
 14483              		.loc 22 129 0
 14484 0062 1800     		movs	r0, r3
 14485 0064 BD46     		mov	sp, r7
 14486 0066 05B0     		add	sp, sp, #20
 14487              		@ sp needed
 14488 0068 F0BD     		pop	{r4, r5, r6, r7, pc}
 14489              		.cfi_endproc
 14490              	.LFE4293:
 14492              		.section	.text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_,"axG",%progbits,_ZNSt11_Tuple_imp
 14493              		.align	1
 14494              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_
 14495              		.syntax unified
 14496              		.code	16
 14497              		.thumb_func
 14498              		.fpu softvfp
 14500              	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_:
 14501              	.LFB4342:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 14502              		.loc 20 210 0
 14503              		.cfi_startproc
 14504              		@ args = 0, pretend = 0, frame = 16
 14505              		@ frame_needed = 1, uses_anonymous_args = 0
 14506 0000 80B5     		push	{r7, lr}
 14507              	.LCFI712:
 14508              		.cfi_def_cfa_offset 8
 14509              		.cfi_offset 7, -8
 14510              		.cfi_offset 14, -4
 14511 0002 84B0     		sub	sp, sp, #16
 14512              	.LCFI713:
 14513              		.cfi_def_cfa_offset 24
 14514 0004 00AF     		add	r7, sp, #0
 14515              	.LCFI714:
 14516              		.cfi_def_cfa_register 7
 14517 0006 F860     		str	r0, [r7, #12]
 14518 0008 B960     		str	r1, [r7, #8]
 14519 000a 7A60     		str	r2, [r7, #4]
 14520 000c 3B60     		str	r3, [r7]
 14521              	.LBB35:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14522              		.loc 20 211 0
 14523 000e FB68     		ldr	r3, [r7, #12]
 14524 0010 3A68     		ldr	r2, [r7]
 14525 0012 7968     		ldr	r1, [r7, #4]
 14526 0014 1800     		movs	r0, r3
 14527 0016 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_
 14528 001a FB68     		ldr	r3, [r7, #12]
 14529 001c 0833     		adds	r3, r3, #8
 14530 001e BA68     		ldr	r2, [r7, #8]
 14531 0020 1100     		movs	r1, r2
 14532 0022 1800     		movs	r0, r3
 14533 0024 FFF7FEFF 		bl	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 14534              	.LBE35:
 14535 0028 FB68     		ldr	r3, [r7, #12]
 14536 002a 1800     		movs	r0, r3
 14537 002c BD46     		mov	sp, r7
ARM GAS  /tmp/cc03sYHg.s 			page 353


 14538 002e 04B0     		add	sp, sp, #16
 14539              		@ sp needed
 14540 0030 80BD     		pop	{r7, pc}
 14541              		.cfi_endproc
 14542              	.LFE4342:
 14544              		.weak	_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC1ES1_S1_S1_
 14545              		.thumb_set _ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC1ES1_S1_S1_,_ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE
 14546              		.section	.text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj0ER3PinL
 14547              		.align	1
 14548              		.weak	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 14549              		.syntax unified
 14550              		.code	16
 14551              		.thumb_func
 14552              		.fpu softvfp
 14554              	_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:
 14555              	.LFB4345:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 14556              		.loc 20 125 0
 14557              		.cfi_startproc
 14558              		@ args = 0, pretend = 0, frame = 8
 14559              		@ frame_needed = 1, uses_anonymous_args = 0
 14560 0000 80B5     		push	{r7, lr}
 14561              	.LCFI715:
 14562              		.cfi_def_cfa_offset 8
 14563              		.cfi_offset 7, -8
 14564              		.cfi_offset 14, -4
 14565 0002 82B0     		sub	sp, sp, #8
 14566              	.LCFI716:
 14567              		.cfi_def_cfa_offset 16
 14568 0004 00AF     		add	r7, sp, #0
 14569              	.LCFI717:
 14570              		.cfi_def_cfa_register 7
 14571 0006 7860     		str	r0, [r7, #4]
 14572 0008 3960     		str	r1, [r7]
 14573              	.LBB36:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14574              		.loc 20 126 0
 14575 000a 7B68     		ldr	r3, [r7, #4]
 14576 000c 3A68     		ldr	r2, [r7]
 14577 000e 1A60     		str	r2, [r3]
 14578              	.LBE36:
 14579 0010 7B68     		ldr	r3, [r7, #4]
 14580 0012 1800     		movs	r0, r3
 14581 0014 BD46     		mov	sp, r7
 14582 0016 02B0     		add	sp, sp, #8
 14583              		@ sp needed
 14584 0018 80BD     		pop	{r7, pc}
 14585              		.cfi_endproc
 14586              	.LFE4345:
 14588              		.weak	_ZNSt10_Head_baseILj0ER3PinLb0EEC1ES1_
 14589              		.thumb_set _ZNSt10_Head_baseILj0ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
 14590              		.section	.text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_,"axG",%progbits,_ZNSt11_Tuple_implILj1EJhEEC5
 14591              		.align	1
 14592              		.weak	_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
 14593              		.syntax unified
 14594              		.code	16
 14595              		.thumb_func
ARM GAS  /tmp/cc03sYHg.s 			page 354


 14596              		.fpu softvfp
 14598              	_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:
 14599              	.LFB4348:
 365:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Base(std::forward<_UHead>(__head)) { }
 14600              		.loc 20 365 0
 14601              		.cfi_startproc
 14602              		@ args = 0, pretend = 0, frame = 8
 14603              		@ frame_needed = 1, uses_anonymous_args = 0
 14604 0000 90B5     		push	{r4, r7, lr}
 14605              	.LCFI718:
 14606              		.cfi_def_cfa_offset 12
 14607              		.cfi_offset 4, -12
 14608              		.cfi_offset 7, -8
 14609              		.cfi_offset 14, -4
 14610 0002 83B0     		sub	sp, sp, #12
 14611              	.LCFI719:
 14612              		.cfi_def_cfa_offset 24
 14613 0004 00AF     		add	r7, sp, #0
 14614              	.LCFI720:
 14615              		.cfi_def_cfa_register 7
 14616 0006 7860     		str	r0, [r7, #4]
 14617 0008 3960     		str	r1, [r7]
 14618              	.LBB37:
 366:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14619              		.loc 20 366 0
 14620 000a 7C68     		ldr	r4, [r7, #4]
 14621 000c 3B68     		ldr	r3, [r7]
 14622 000e 1800     		movs	r0, r3
 14623 0010 FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 14624 0014 0300     		movs	r3, r0
 14625 0016 1900     		movs	r1, r3
 14626 0018 2000     		movs	r0, r4
 14627 001a FFF7FEFF 		bl	_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
 14628              	.LBE37:
 14629 001e 7B68     		ldr	r3, [r7, #4]
 14630 0020 1800     		movs	r0, r3
 14631 0022 BD46     		mov	sp, r7
 14632 0024 03B0     		add	sp, sp, #12
 14633              		@ sp needed
 14634 0026 90BD     		pop	{r4, r7, pc}
 14635              		.cfi_endproc
 14636              	.LFE4348:
 14638              		.weak	_ZNSt11_Tuple_implILj1EJhEEC1IRhEEOT_
 14639              		.thumb_set _ZNSt11_Tuple_implILj1EJhEEC1IRhEEOT_,_ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
 14640              		.section	.text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_,"axG",%progbits,_ZNSt10_Head_baseILj0EhLb0EE
 14641              		.align	1
 14642              		.weak	_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
 14643              		.syntax unified
 14644              		.code	16
 14645              		.thumb_func
 14646              		.fpu softvfp
 14648              	_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:
 14649              	.LFB4351:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 14650              		.loc 20 132 0
 14651              		.cfi_startproc
 14652              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc03sYHg.s 			page 355


 14653              		@ frame_needed = 1, uses_anonymous_args = 0
 14654 0000 80B5     		push	{r7, lr}
 14655              	.LCFI721:
 14656              		.cfi_def_cfa_offset 8
 14657              		.cfi_offset 7, -8
 14658              		.cfi_offset 14, -4
 14659 0002 82B0     		sub	sp, sp, #8
 14660              	.LCFI722:
 14661              		.cfi_def_cfa_offset 16
 14662 0004 00AF     		add	r7, sp, #0
 14663              	.LCFI723:
 14664              		.cfi_def_cfa_register 7
 14665 0006 7860     		str	r0, [r7, #4]
 14666 0008 3960     		str	r1, [r7]
 14667              	.LBB38:
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14668              		.loc 20 133 0
 14669 000a 3B68     		ldr	r3, [r7]
 14670 000c 1800     		movs	r0, r3
 14671 000e FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 14672 0012 0300     		movs	r3, r0
 14673 0014 1A78     		ldrb	r2, [r3]
 14674 0016 7B68     		ldr	r3, [r7, #4]
 14675 0018 1A70     		strb	r2, [r3]
 14676              	.LBE38:
 14677 001a 7B68     		ldr	r3, [r7, #4]
 14678 001c 1800     		movs	r0, r3
 14679 001e BD46     		mov	sp, r7
 14680 0020 02B0     		add	sp, sp, #8
 14681              		@ sp needed
 14682 0022 80BD     		pop	{r7, pc}
 14683              		.cfi_endproc
 14684              	.LFE4351:
 14686              		.weak	_ZNSt10_Head_baseILj0EhLb0EEC1IRhEEOT_
 14687              		.thumb_set _ZNSt10_Head_baseILj0EhLb0EEC1IRhEEOT_,_ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
 14688              		.section	.text._ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_,"axG",%progbits,_ZNSt11_Tuple_implILj2E
 14689              		.align	1
 14690              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_
 14691              		.syntax unified
 14692              		.code	16
 14693              		.thumb_func
 14694              		.fpu softvfp
 14696              	_ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_:
 14697              	.LFB4379:
 210:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Inherited(__tail...), _Base(__head) { }
 14698              		.loc 20 210 0
 14699              		.cfi_startproc
 14700              		@ args = 0, pretend = 0, frame = 16
 14701              		@ frame_needed = 1, uses_anonymous_args = 0
 14702 0000 80B5     		push	{r7, lr}
 14703              	.LCFI724:
 14704              		.cfi_def_cfa_offset 8
 14705              		.cfi_offset 7, -8
 14706              		.cfi_offset 14, -4
 14707 0002 84B0     		sub	sp, sp, #16
 14708              	.LCFI725:
 14709              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/cc03sYHg.s 			page 356


 14710 0004 00AF     		add	r7, sp, #0
 14711              	.LCFI726:
 14712              		.cfi_def_cfa_register 7
 14713 0006 F860     		str	r0, [r7, #12]
 14714 0008 B960     		str	r1, [r7, #8]
 14715 000a 7A60     		str	r2, [r7, #4]
 14716              	.LBB39:
 211:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14717              		.loc 20 211 0
 14718 000c FB68     		ldr	r3, [r7, #12]
 14719 000e 7A68     		ldr	r2, [r7, #4]
 14720 0010 1100     		movs	r1, r2
 14721 0012 1800     		movs	r0, r3
 14722 0014 FFF7FEFF 		bl	_ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_
 14723 0018 FB68     		ldr	r3, [r7, #12]
 14724 001a 0433     		adds	r3, r3, #4
 14725 001c BA68     		ldr	r2, [r7, #8]
 14726 001e 1100     		movs	r1, r2
 14727 0020 1800     		movs	r0, r3
 14728 0022 FFF7FEFF 		bl	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 14729              	.LBE39:
 14730 0026 FB68     		ldr	r3, [r7, #12]
 14731 0028 1800     		movs	r0, r3
 14732 002a BD46     		mov	sp, r7
 14733 002c 04B0     		add	sp, sp, #16
 14734              		@ sp needed
 14735 002e 80BD     		pop	{r7, pc}
 14736              		.cfi_endproc
 14737              	.LFE4379:
 14739              		.weak	_ZNSt11_Tuple_implILj2EJR3PinS1_EEC1ES1_S1_
 14740              		.thumb_set _ZNSt11_Tuple_implILj2EJR3PinS1_EEC1ES1_S1_,_ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_
 14741              		.section	.text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj1ER3PinL
 14742              		.align	1
 14743              		.weak	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 14744              		.syntax unified
 14745              		.code	16
 14746              		.thumb_func
 14747              		.fpu softvfp
 14749              	_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:
 14750              	.LFB4382:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 14751              		.loc 20 125 0
 14752              		.cfi_startproc
 14753              		@ args = 0, pretend = 0, frame = 8
 14754              		@ frame_needed = 1, uses_anonymous_args = 0
 14755 0000 80B5     		push	{r7, lr}
 14756              	.LCFI727:
 14757              		.cfi_def_cfa_offset 8
 14758              		.cfi_offset 7, -8
 14759              		.cfi_offset 14, -4
 14760 0002 82B0     		sub	sp, sp, #8
 14761              	.LCFI728:
 14762              		.cfi_def_cfa_offset 16
 14763 0004 00AF     		add	r7, sp, #0
 14764              	.LCFI729:
 14765              		.cfi_def_cfa_register 7
 14766 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 357


 14767 0008 3960     		str	r1, [r7]
 14768              	.LBB40:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14769              		.loc 20 126 0
 14770 000a 7B68     		ldr	r3, [r7, #4]
 14771 000c 3A68     		ldr	r2, [r7]
 14772 000e 1A60     		str	r2, [r3]
 14773              	.LBE40:
 14774 0010 7B68     		ldr	r3, [r7, #4]
 14775 0012 1800     		movs	r0, r3
 14776 0014 BD46     		mov	sp, r7
 14777 0016 02B0     		add	sp, sp, #8
 14778              		@ sp needed
 14779 0018 80BD     		pop	{r7, pc}
 14780              		.cfi_endproc
 14781              	.LFE4382:
 14783              		.weak	_ZNSt10_Head_baseILj1ER3PinLb0EEC1ES1_
 14784              		.thumb_set _ZNSt10_Head_baseILj1ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
 14785              		.section	.text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_,"axG",%progbits,_ZNSt10_Head_baseILj1EhLb0EE
 14786              		.align	1
 14787              		.weak	_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
 14788              		.syntax unified
 14789              		.code	16
 14790              		.thumb_func
 14791              		.fpu softvfp
 14793              	_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:
 14794              	.LFB4385:
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 14795              		.loc 20 132 0
 14796              		.cfi_startproc
 14797              		@ args = 0, pretend = 0, frame = 8
 14798              		@ frame_needed = 1, uses_anonymous_args = 0
 14799 0000 80B5     		push	{r7, lr}
 14800              	.LCFI730:
 14801              		.cfi_def_cfa_offset 8
 14802              		.cfi_offset 7, -8
 14803              		.cfi_offset 14, -4
 14804 0002 82B0     		sub	sp, sp, #8
 14805              	.LCFI731:
 14806              		.cfi_def_cfa_offset 16
 14807 0004 00AF     		add	r7, sp, #0
 14808              	.LCFI732:
 14809              		.cfi_def_cfa_register 7
 14810 0006 7860     		str	r0, [r7, #4]
 14811 0008 3960     		str	r1, [r7]
 14812              	.LBB41:
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14813              		.loc 20 133 0
 14814 000a 3B68     		ldr	r3, [r7]
 14815 000c 1800     		movs	r0, r3
 14816 000e FFF7FEFF 		bl	_ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
 14817 0012 0300     		movs	r3, r0
 14818 0014 1A78     		ldrb	r2, [r3]
 14819 0016 7B68     		ldr	r3, [r7, #4]
 14820 0018 1A70     		strb	r2, [r3]
 14821              	.LBE41:
 14822 001a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 358


 14823 001c 1800     		movs	r0, r3
 14824 001e BD46     		mov	sp, r7
 14825 0020 02B0     		add	sp, sp, #8
 14826              		@ sp needed
 14827 0022 80BD     		pop	{r7, pc}
 14828              		.cfi_endproc
 14829              	.LFE4385:
 14831              		.weak	_ZNSt10_Head_baseILj1EhLb0EEC1IRhEEOT_
 14832              		.thumb_set _ZNSt10_Head_baseILj1EhLb0EEC1IRhEEOT_,_ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
 14833              		.section	.text._ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_,"axG",%progbits,_ZNSt11_Tuple_implILj3EJR3Pin
 14834              		.align	1
 14835              		.weak	_ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_
 14836              		.syntax unified
 14837              		.code	16
 14838              		.thumb_func
 14839              		.fpu softvfp
 14841              	_ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_:
 14842              	.LFB4402:
 360:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Base(__head) { }
 14843              		.loc 20 360 0
 14844              		.cfi_startproc
 14845              		@ args = 0, pretend = 0, frame = 8
 14846              		@ frame_needed = 1, uses_anonymous_args = 0
 14847 0000 80B5     		push	{r7, lr}
 14848              	.LCFI733:
 14849              		.cfi_def_cfa_offset 8
 14850              		.cfi_offset 7, -8
 14851              		.cfi_offset 14, -4
 14852 0002 82B0     		sub	sp, sp, #8
 14853              	.LCFI734:
 14854              		.cfi_def_cfa_offset 16
 14855 0004 00AF     		add	r7, sp, #0
 14856              	.LCFI735:
 14857              		.cfi_def_cfa_register 7
 14858 0006 7860     		str	r0, [r7, #4]
 14859 0008 3960     		str	r1, [r7]
 14860              	.LBB42:
 361:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14861              		.loc 20 361 0
 14862 000a 7B68     		ldr	r3, [r7, #4]
 14863 000c 3A68     		ldr	r2, [r7]
 14864 000e 1100     		movs	r1, r2
 14865 0010 1800     		movs	r0, r3
 14866 0012 FFF7FEFF 		bl	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 14867              	.LBE42:
 14868 0016 7B68     		ldr	r3, [r7, #4]
 14869 0018 1800     		movs	r0, r3
 14870 001a BD46     		mov	sp, r7
 14871 001c 02B0     		add	sp, sp, #8
 14872              		@ sp needed
 14873 001e 80BD     		pop	{r7, pc}
 14874              		.cfi_endproc
 14875              	.LFE4402:
 14877              		.weak	_ZNSt11_Tuple_implILj3EJR3PinEEC1ES1_
 14878              		.thumb_set _ZNSt11_Tuple_implILj3EJR3PinEEC1ES1_,_ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_
 14879              		.section	.text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj2ER3PinL
 14880              		.align	1
ARM GAS  /tmp/cc03sYHg.s 			page 359


 14881              		.weak	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 14882              		.syntax unified
 14883              		.code	16
 14884              		.thumb_func
 14885              		.fpu softvfp
 14887              	_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:
 14888              	.LFB4405:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 14889              		.loc 20 125 0
 14890              		.cfi_startproc
 14891              		@ args = 0, pretend = 0, frame = 8
 14892              		@ frame_needed = 1, uses_anonymous_args = 0
 14893 0000 80B5     		push	{r7, lr}
 14894              	.LCFI736:
 14895              		.cfi_def_cfa_offset 8
 14896              		.cfi_offset 7, -8
 14897              		.cfi_offset 14, -4
 14898 0002 82B0     		sub	sp, sp, #8
 14899              	.LCFI737:
 14900              		.cfi_def_cfa_offset 16
 14901 0004 00AF     		add	r7, sp, #0
 14902              	.LCFI738:
 14903              		.cfi_def_cfa_register 7
 14904 0006 7860     		str	r0, [r7, #4]
 14905 0008 3960     		str	r1, [r7]
 14906              	.LBB43:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14907              		.loc 20 126 0
 14908 000a 7B68     		ldr	r3, [r7, #4]
 14909 000c 3A68     		ldr	r2, [r7]
 14910 000e 1A60     		str	r2, [r3]
 14911              	.LBE43:
 14912 0010 7B68     		ldr	r3, [r7, #4]
 14913 0012 1800     		movs	r0, r3
 14914 0014 BD46     		mov	sp, r7
 14915 0016 02B0     		add	sp, sp, #8
 14916              		@ sp needed
 14917 0018 80BD     		pop	{r7, pc}
 14918              		.cfi_endproc
 14919              	.LFE4405:
 14921              		.weak	_ZNSt10_Head_baseILj2ER3PinLb0EEC1ES1_
 14922              		.thumb_set _ZNSt10_Head_baseILj2ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
 14923              		.section	.text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_,"axG",%progbits,_ZNSt10_Head_baseILj3ER3PinL
 14924              		.align	1
 14925              		.weak	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 14926              		.syntax unified
 14927              		.code	16
 14928              		.thumb_func
 14929              		.fpu softvfp
 14931              	_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:
 14932              	.LFB4411:
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 14933              		.loc 20 125 0
 14934              		.cfi_startproc
 14935              		@ args = 0, pretend = 0, frame = 8
 14936              		@ frame_needed = 1, uses_anonymous_args = 0
 14937 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/cc03sYHg.s 			page 360


 14938              	.LCFI739:
 14939              		.cfi_def_cfa_offset 8
 14940              		.cfi_offset 7, -8
 14941              		.cfi_offset 14, -4
 14942 0002 82B0     		sub	sp, sp, #8
 14943              	.LCFI740:
 14944              		.cfi_def_cfa_offset 16
 14945 0004 00AF     		add	r7, sp, #0
 14946              	.LCFI741:
 14947              		.cfi_def_cfa_register 7
 14948 0006 7860     		str	r0, [r7, #4]
 14949 0008 3960     		str	r1, [r7]
 14950              	.LBB44:
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 14951              		.loc 20 126 0
 14952 000a 7B68     		ldr	r3, [r7, #4]
 14953 000c 3A68     		ldr	r2, [r7]
 14954 000e 1A60     		str	r2, [r3]
 14955              	.LBE44:
 14956 0010 7B68     		ldr	r3, [r7, #4]
 14957 0012 1800     		movs	r0, r3
 14958 0014 BD46     		mov	sp, r7
 14959 0016 02B0     		add	sp, sp, #8
 14960              		@ sp needed
 14961 0018 80BD     		pop	{r7, pc}
 14962              		.cfi_endproc
 14963              	.LFE4411:
 14965              		.weak	_ZNSt10_Head_baseILj3ER3PinLb0EEC1ES1_
 14966              		.thumb_set _ZNSt10_Head_baseILj3ER3PinLb0EEC1ES1_,_ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
 14967              		.section	.rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE,"a",%progbits
 14968              		.align	2
 14971              	_ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:
 14972 0000 00000000 		.word	0
 14973 0004 00000000 		.word	0
 14974 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
 14975              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE,"a",%progbit
 14976              		.align	2
 14979              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:
 14980 0000 00000000 		.word	0
 14981 0004 00000000 		.word	0
 14982 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
 14983              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE,"a",%progbi
 14984              		.align	2
 14987              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:
 14988 0000 00000000 		.word	0
 14989 0004 00000000 		.word	0
 14990 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
 14991              		.weak	_ZTV12Interrupting
 14992              		.section	.rodata._ZTV12Interrupting,"aG",%progbits,_ZTV12Interrupting,comdat
 14993              		.align	2
 14996              	_ZTV12Interrupting:
 14997 0000 00000000 		.word	0
 14998 0004 00000000 		.word	0
 14999 0008 00000000 		.word	__cxa_pure_virtual
 15000              		.global	_ZTV5Timer
 15001              		.section	.rodata._ZTV5Timer,"a",%progbits
 15002              		.align	2
ARM GAS  /tmp/cc03sYHg.s 			page 361


 15005              	_ZTV5Timer:
 15006 0000 00000000 		.word	0
 15007 0004 00000000 		.word	0
 15008 0008 00000000 		.word	_ZN5Timer6notifyEv
 15009              		.weak	_ZTV14TickSubscriber
 15010              		.section	.rodata._ZTV14TickSubscriber,"aG",%progbits,_ZTV14TickSubscriber,comdat
 15011              		.align	2
 15014              	_ZTV14TickSubscriber:
 15015 0000 00000000 		.word	0
 15016 0004 00000000 		.word	0
 15017 0008 00000000 		.word	__cxa_pure_virtual
 15018              		.weak	_ZTV10Subscriber
 15019              		.section	.rodata._ZTV10Subscriber,"aG",%progbits,_ZTV10Subscriber,comdat
 15020              		.align	2
 15023              	_ZTV10Subscriber:
 15024 0000 00000000 		.word	0
 15025 0004 00000000 		.word	0
 15026 0008 00000000 		.word	__cxa_pure_virtual
 15027              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 15028              		.align	1
 15029              		.syntax unified
 15030              		.code	16
 15031              		.thumb_func
 15032              		.fpu softvfp
 15034              	_Z41__static_initialization_and_destruction_0ii:
 15035              	.LFB4417:
 140:src/main.cpp  **** }...
 15036              		.loc 19 140 0
 15037              		.cfi_startproc
 15038              		@ args = 0, pretend = 0, frame = 8
 15039              		@ frame_needed = 1, uses_anonymous_args = 0
 15040 0000 80B5     		push	{r7, lr}
 15041              	.LCFI742:
 15042              		.cfi_def_cfa_offset 8
 15043              		.cfi_offset 7, -8
 15044              		.cfi_offset 14, -4
 15045 0002 82B0     		sub	sp, sp, #8
 15046              	.LCFI743:
 15047              		.cfi_def_cfa_offset 16
 15048 0004 00AF     		add	r7, sp, #0
 15049              	.LCFI744:
 15050              		.cfi_def_cfa_register 7
 15051 0006 7860     		str	r0, [r7, #4]
 15052 0008 3960     		str	r1, [r7]
 15053              		.loc 19 140 0
 15054 000a 7B68     		ldr	r3, [r7, #4]
 15055 000c 012B     		cmp	r3, #1
 15056 000e 25D1     		bne	.L705
 15057              		.loc 19 140 0 is_stmt 0 discriminator 1
 15058 0010 3B68     		ldr	r3, [r7]
 15059 0012 144A     		ldr	r2, .L706
 15060 0014 9342     		cmp	r3, r2
 15061 0016 21D1     		bne	.L705
  22:mculib3/src/timers.h **** 
 15062              		.loc 10 22 0 is_stmt 1
 15063 0018 134B     		ldr	r3, .L706+4
 15064 001a 1800     		movs	r0, r3
ARM GAS  /tmp/cc03sYHg.s 			page 362


 15065 001c FFF7FEFF 		bl	_ZN11TickUpdaterC1Ev
  54:mculib3/src/interrupt.h **** #if defined(STM32F1)
 15066              		.loc 17 54 0
 15067 0020 124B     		ldr	r3, .L706+8
 15068 0022 1B21     		movs	r1, #27
 15069 0024 1800     		movs	r0, r3
 15070 0026 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  60:mculib3/src/interrupt.h **** #if defined(STM32F0)
 15071              		.loc 17 60 0
 15072 002a 114B     		ldr	r3, .L706+12
 15073 002c 0921     		movs	r1, #9
 15074 002e 1800     		movs	r0, r3
 15075 0030 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  62:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel3 {DMA1_Channel2_3_IRQn};
 15076              		.loc 17 62 0
 15077 0034 0F4B     		ldr	r3, .L706+16
 15078 0036 0A21     		movs	r1, #10
 15079 0038 1800     		movs	r0, r3
 15080 003a FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  63:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel4 {DMA1_Channel4_5_IRQn};
 15081              		.loc 17 63 0
 15082 003e 0E4B     		ldr	r3, .L706+20
 15083 0040 0A21     		movs	r1, #10
 15084 0042 1800     		movs	r0, r3
 15085 0044 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  64:mculib3/src/interrupt.h **** Interrupt interrupt_DMA1_channel5 {DMA1_Channel4_5_IRQn};
 15086              		.loc 17 64 0
 15087 0048 0C4B     		ldr	r3, .L706+24
 15088 004a 0B21     		movs	r1, #11
 15089 004c 1800     		movs	r0, r3
 15090 004e FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
  65:mculib3/src/interrupt.h **** #elif defined(STM32F1)
 15091              		.loc 17 65 0
 15092 0052 0B4B     		ldr	r3, .L706+28
 15093 0054 0B21     		movs	r1, #11
 15094 0056 1800     		movs	r0, r3
 15095 0058 FFF7FEFF 		bl	_ZN9InterruptC1E9IRQn_Type
 15096              	.L705:
 15097              		.loc 19 140 0
 15098 005c C046     		nop
 15099 005e BD46     		mov	sp, r7
 15100 0060 02B0     		add	sp, sp, #8
 15101              		@ sp needed
 15102 0062 80BD     		pop	{r7, pc}
 15103              	.L707:
 15104              		.align	2
 15105              	.L706:
 15106 0064 FFFF0000 		.word	65535
 15107 0068 00000000 		.word	tickUpdater
 15108 006c 00000000 		.word	interrupt_usart1
 15109 0070 00000000 		.word	interrupt_DMA1_channel1
 15110 0074 00000000 		.word	interrupt_DMA1_channel2
 15111 0078 00000000 		.word	interrupt_DMA1_channel3
 15112 007c 00000000 		.word	interrupt_DMA1_channel4
 15113 0080 00000000 		.word	interrupt_DMA1_channel5
 15114              		.cfi_endproc
 15115              	.LFE4417:
ARM GAS  /tmp/cc03sYHg.s 			page 363


 15117              		.section	.rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1E
 15118              		.align	2
 15121              	_ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEE
 15122 0000 06000000 		.word	6
 15123              		.section	.rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1E
 15124              		.align	2
 15127              	_ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEE
 15128 0000 01000000 		.word	1
 15129 0004 01000000 		.word	1
 15130 0008 02000000 		.word	2
 15131 000c 03000000 		.word	3
 15132 0010 05000000 		.word	5
 15133 0014 08000000 		.word	8
 15134              		.section	.rodata._ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE,"a",%progbits
 15135              		.align	2
 15138              	_ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE:
 15139 0000 01000000 		.word	1
 15140 0004 01000000 		.word	1
 15141 0008 02000000 		.word	2
 15142 000c 03000000 		.word	3
 15143 0010 05000000 		.word	5
 15144 0014 08000000 		.word	8
 15145              		.section	.rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE,"a",%progbits
 15146              		.align	1
 15149              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE:
 15150 0000 0500     		.short	5
 15151              		.section	.rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE,"a",%progbits
 15152              		.align	1
 15155              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE:
 15156 0000 0700     		.short	7
 15157              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv,"ax",%progbits
 15158              		.align	1
 15159              		.syntax unified
 15160              		.code	16
 15161              		.thumb_func
 15162              		.fpu softvfp
 15164              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:
 15165              	.LFB4418:
  61:mculib3/src/modbus_slave.h ****     {
 15166              		.loc 24 61 0
 15167              		.cfi_startproc
 15168              		@ args = 0, pretend = 0, frame = 8
 15169              		@ frame_needed = 1, uses_anonymous_args = 0
 15170 0000 80B5     		push	{r7, lr}
 15171              	.LCFI745:
 15172              		.cfi_def_cfa_offset 8
 15173              		.cfi_offset 7, -8
 15174              		.cfi_offset 14, -4
 15175 0002 82B0     		sub	sp, sp, #8
 15176              	.LCFI746:
 15177              		.cfi_def_cfa_offset 16
 15178 0004 00AF     		add	r7, sp, #0
 15179              	.LCFI747:
 15180              		.cfi_def_cfa_register 7
 15181 0006 7860     		str	r0, [r7, #4]
  63:mculib3/src/modbus_slave.h ****     }
 15182              		.loc 24 63 0
ARM GAS  /tmp/cc03sYHg.s 			page 364


 15183 0008 7B68     		ldr	r3, [r7, #4]
 15184 000a DB69     		ldr	r3, [r3, #28]
 15185 000c 5A1C     		adds	r2, r3, #1
 15186 000e 7B68     		ldr	r3, [r7, #4]
 15187 0010 DA61     		str	r2, [r3, #28]
  64:mculib3/src/modbus_slave.h **** 
 15188              		.loc 24 64 0
 15189 0012 C046     		nop
 15190 0014 BD46     		mov	sp, r7
 15191 0016 02B0     		add	sp, sp, #8
 15192              		@ sp needed
 15193 0018 80BD     		pop	{r7, pc}
 15194              		.cfi_endproc
 15195              	.LFE4418:
 15197              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv,"ax",
 15198              		.align	1
 15199              		.syntax unified
 15200              		.code	16
 15201              		.thumb_func
 15202              		.fpu softvfp
 15204              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:
 15205              	.LFB4419:
  83:mculib3/src/modbus_slave.h ****     } dma_ {*this};
 15206              		.loc 24 83 0
 15207              		.cfi_startproc
 15208              		@ args = 0, pretend = 0, frame = 8
 15209              		@ frame_needed = 1, uses_anonymous_args = 0
 15210 0000 80B5     		push	{r7, lr}
 15211              	.LCFI748:
 15212              		.cfi_def_cfa_offset 8
 15213              		.cfi_offset 7, -8
 15214              		.cfi_offset 14, -4
 15215 0002 82B0     		sub	sp, sp, #8
 15216              	.LCFI749:
 15217              		.cfi_def_cfa_offset 16
 15218 0004 00AF     		add	r7, sp, #0
 15219              	.LCFI750:
 15220              		.cfi_def_cfa_register 7
 15221 0006 7860     		str	r0, [r7, #4]
  83:mculib3/src/modbus_slave.h ****     } dma_ {*this};
 15222              		.loc 24 83 0
 15223 0008 7B68     		ldr	r3, [r7, #4]
 15224 000a 9B68     		ldr	r3, [r3, #8]
 15225 000c 1800     		movs	r0, r3
 15226 000e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv
 15227 0012 C046     		nop
 15228 0014 BD46     		mov	sp, r7
 15229 0016 02B0     		add	sp, sp, #8
 15230              		@ sp needed
 15231 0018 80BD     		pop	{r7, pc}
 15232              		.cfi_endproc
 15233              	.LFE4419:
 15235              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv,"ax"
 15236              		.align	1
 15237              		.syntax unified
 15238              		.code	16
 15239              		.thumb_func
ARM GAS  /tmp/cc03sYHg.s 			page 365


 15240              		.fpu softvfp
 15242              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:
 15243              	.LFB4420:
  74:mculib3/src/modbus_slave.h ****     } uart_ {*this};
 15244              		.loc 24 74 0
 15245              		.cfi_startproc
 15246              		@ args = 0, pretend = 0, frame = 8
 15247              		@ frame_needed = 1, uses_anonymous_args = 0
 15248 0000 80B5     		push	{r7, lr}
 15249              	.LCFI751:
 15250              		.cfi_def_cfa_offset 8
 15251              		.cfi_offset 7, -8
 15252              		.cfi_offset 14, -4
 15253 0002 82B0     		sub	sp, sp, #8
 15254              	.LCFI752:
 15255              		.cfi_def_cfa_offset 16
 15256 0004 00AF     		add	r7, sp, #0
 15257              	.LCFI753:
 15258              		.cfi_def_cfa_register 7
 15259 0006 7860     		str	r0, [r7, #4]
  74:mculib3/src/modbus_slave.h ****     } uart_ {*this};
 15260              		.loc 24 74 0
 15261 0008 7B68     		ldr	r3, [r7, #4]
 15262 000a 9B68     		ldr	r3, [r3, #8]
 15263 000c 1800     		movs	r0, r3
 15264 000e FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv
 15265 0012 C046     		nop
 15266 0014 BD46     		mov	sp, r7
 15267 0016 02B0     		add	sp, sp, #8
 15268              		@ sp needed
 15269 0018 80BD     		pop	{r7, pc}
 15270              		.cfi_endproc
 15271              	.LFE4420:
 15273              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv,"ax",%progbits
 15274              		.align	1
 15275              		.syntax unified
 15276              		.code	16
 15277              		.thumb_func
 15278              		.fpu softvfp
 15280              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv:
 15281              	.LFB4421:
  55:mculib3/src/modbus_slave.h ****     {
 15282              		.loc 24 55 0
 15283              		.cfi_startproc
 15284              		@ args = 0, pretend = 0, frame = 8
 15285              		@ frame_needed = 1, uses_anonymous_args = 0
 15286 0000 80B5     		push	{r7, lr}
 15287              	.LCFI754:
 15288              		.cfi_def_cfa_offset 8
 15289              		.cfi_offset 7, -8
 15290              		.cfi_offset 14, -4
 15291 0002 82B0     		sub	sp, sp, #8
 15292              	.LCFI755:
 15293              		.cfi_def_cfa_offset 16
 15294 0004 00AF     		add	r7, sp, #0
 15295              	.LCFI756:
 15296              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc03sYHg.s 			page 366


 15297 0006 7860     		str	r0, [r7, #4]
  57:mculib3/src/modbus_slave.h ****             uart.receive();
 15298              		.loc 24 57 0
 15299 0008 7B68     		ldr	r3, [r7, #4]
 15300 000a 1B69     		ldr	r3, [r3, #16]
 15301 000c 1800     		movs	r0, r3
 15302 000e FFF7FEFF 		bl	_ZN10UART_sizedILj255EE14is_tx_completeEv
 15303 0012 031E     		subs	r3, r0, #0
 15304 0014 04D0     		beq	.L713
  58:mculib3/src/modbus_slave.h ****     }
 15305              		.loc 24 58 0
 15306 0016 7B68     		ldr	r3, [r7, #4]
 15307 0018 1B69     		ldr	r3, [r3, #16]
 15308 001a 1800     		movs	r0, r3
 15309 001c FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 15310              	.L713:
  59:mculib3/src/modbus_slave.h **** 
 15311              		.loc 24 59 0
 15312 0020 C046     		nop
 15313 0022 BD46     		mov	sp, r7
 15314 0024 02B0     		add	sp, sp, #8
 15315              		@ sp needed
 15316 0026 80BD     		pop	{r7, pc}
 15317              		.cfi_endproc
 15318              	.LFE4421:
 15320              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv,"ax",%progbits
 15321              		.align	1
 15322              		.syntax unified
 15323              		.code	16
 15324              		.thumb_func
 15325              		.fpu softvfp
 15327              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv:
 15328              	.LFB4422:
  50:mculib3/src/modbus_slave.h ****     {
 15329              		.loc 24 50 0
 15330              		.cfi_startproc
 15331              		@ args = 0, pretend = 0, frame = 8
 15332              		@ frame_needed = 1, uses_anonymous_args = 0
 15333 0000 80B5     		push	{r7, lr}
 15334              	.LCFI757:
 15335              		.cfi_def_cfa_offset 8
 15336              		.cfi_offset 7, -8
 15337              		.cfi_offset 14, -4
 15338 0002 82B0     		sub	sp, sp, #8
 15339              	.LCFI758:
 15340              		.cfi_def_cfa_offset 16
 15341 0004 00AF     		add	r7, sp, #0
 15342              	.LCFI759:
 15343              		.cfi_def_cfa_register 7
 15344 0006 7860     		str	r0, [r7, #4]
  52:mculib3/src/modbus_slave.h ****             tick_subscribe();
 15345              		.loc 24 52 0
 15346 0008 7B68     		ldr	r3, [r7, #4]
 15347 000a 1B69     		ldr	r3, [r3, #16]
 15348 000c 1800     		movs	r0, r3
 15349 000e FFF7FEFF 		bl	_ZN10UART_sizedILj255EE10is_rx_IDLEEv
 15350 0012 031E     		subs	r3, r0, #0
ARM GAS  /tmp/cc03sYHg.s 			page 367


 15351 0014 03D0     		beq	.L716
  53:mculib3/src/modbus_slave.h ****     }
 15352              		.loc 24 53 0
 15353 0016 7B68     		ldr	r3, [r7, #4]
 15354 0018 1800     		movs	r0, r3
 15355 001a FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 15356              	.L716:
  54:mculib3/src/modbus_slave.h ****     void dmaInterrupt()
 15357              		.loc 24 54 0
 15358 001e C046     		nop
 15359 0020 BD46     		mov	sp, r7
 15360 0022 02B0     		add	sp, sp, #8
 15361              		@ sp needed
 15362 0024 80BD     		pop	{r7, pc}
 15363              		.cfi_endproc
 15364              	.LFE4422:
 15366              		.section	.text._ZN10UART_sizedILj255EE14is_tx_completeEv,"axG",%progbits,_ZN10UART_sizedILj255EE14
 15367              		.align	1
 15368              		.weak	_ZN10UART_sizedILj255EE14is_tx_completeEv
 15369              		.syntax unified
 15370              		.code	16
 15371              		.thumb_func
 15372              		.fpu softvfp
 15374              	_ZN10UART_sizedILj255EE14is_tx_completeEv:
 15375              	.LFB4423:
 168:mculib3/src/uart.h **** 
 169:mculib3/src/uart.h **** template <size_t buffer_size>
 170:mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_rx_IDLE()
 171:mculib3/src/uart.h **** {
 172:mculib3/src/uart.h ****    auto res = usart.is_IDLE_interrupt();
 173:mculib3/src/uart.h ****    if (res)
 174:mculib3/src/uart.h ****       buffer.set_size(buffer_size - RXstream.qty_transactions_left());
 175:mculib3/src/uart.h ****    return res and buffer.size();
 176:mculib3/src/uart.h **** }
 177:mculib3/src/uart.h **** 
 178:mculib3/src/uart.h **** template <size_t buffer_size>
 179:mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_tx_complete()
 15376              		.loc 23 179 0
 15377              		.cfi_startproc
 15378              		@ args = 0, pretend = 0, frame = 8
 15379              		@ frame_needed = 1, uses_anonymous_args = 0
 15380 0000 80B5     		push	{r7, lr}
 15381              	.LCFI760:
 15382              		.cfi_def_cfa_offset 8
 15383              		.cfi_offset 7, -8
 15384              		.cfi_offset 14, -4
 15385 0002 82B0     		sub	sp, sp, #8
 15386              	.LCFI761:
 15387              		.cfi_def_cfa_offset 16
 15388 0004 00AF     		add	r7, sp, #0
 15389              	.LCFI762:
 15390              		.cfi_def_cfa_register 7
 15391 0006 7860     		str	r0, [r7, #4]
 180:mculib3/src/uart.h **** {
 181:mculib3/src/uart.h ****    return dma.is_transfer_complete_interrupt(TX_channel);
 15392              		.loc 23 181 0
 15393 0008 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/cc03sYHg.s 			page 368


 15394 000a 8A23     		movs	r3, #138
 15395 000c 5B00     		lsls	r3, r3, #1
 15396 000e D058     		ldr	r0, [r2, r3]
 15397 0010 7A68     		ldr	r2, [r7, #4]
 15398 0012 9423     		movs	r3, #148
 15399 0014 5B00     		lsls	r3, r3, #1
 15400 0016 D358     		ldr	r3, [r2, r3]
 15401 0018 1900     		movs	r1, r3
 15402 001a FFF7FEFF 		bl	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 15403 001e 0300     		movs	r3, r0
 182:mculib3/src/uart.h **** }
 15404              		.loc 23 182 0
 15405 0020 1800     		movs	r0, r3
 15406 0022 BD46     		mov	sp, r7
 15407 0024 02B0     		add	sp, sp, #8
 15408              		@ sp needed
 15409 0026 80BD     		pop	{r7, pc}
 15410              		.cfi_endproc
 15411              	.LFE4423:
 15413              		.section	.text._ZN10UART_sizedILj255EE10is_rx_IDLEEv,"axG",%progbits,_ZN10UART_sizedILj255EE10is_r
 15414              		.align	1
 15415              		.weak	_ZN10UART_sizedILj255EE10is_rx_IDLEEv
 15416              		.syntax unified
 15417              		.code	16
 15418              		.thumb_func
 15419              		.fpu softvfp
 15421              	_ZN10UART_sizedILj255EE10is_rx_IDLEEv:
 15422              	.LFB4424:
 170:mculib3/src/uart.h **** {
 15423              		.loc 23 170 0
 15424              		.cfi_startproc
 15425              		@ args = 0, pretend = 0, frame = 16
 15426              		@ frame_needed = 1, uses_anonymous_args = 0
 15427 0000 B0B5     		push	{r4, r5, r7, lr}
 15428              	.LCFI763:
 15429              		.cfi_def_cfa_offset 16
 15430              		.cfi_offset 4, -16
 15431              		.cfi_offset 5, -12
 15432              		.cfi_offset 7, -8
 15433              		.cfi_offset 14, -4
 15434 0002 84B0     		sub	sp, sp, #16
 15435              	.LCFI764:
 15436              		.cfi_def_cfa_offset 32
 15437 0004 00AF     		add	r7, sp, #0
 15438              	.LCFI765:
 15439              		.cfi_def_cfa_register 7
 15440 0006 7860     		str	r0, [r7, #4]
 172:mculib3/src/uart.h ****    if (res)
 15441              		.loc 23 172 0
 15442 0008 7A68     		ldr	r2, [r7, #4]
 15443 000a 8C23     		movs	r3, #140
 15444 000c 5B00     		lsls	r3, r3, #1
 15445 000e D358     		ldr	r3, [r2, r3]
 15446 0010 0F25     		movs	r5, #15
 15447 0012 7C19     		adds	r4, r7, r5
 15448 0014 1800     		movs	r0, r3
 15449 0016 FFF7FEFF 		bl	_ZN3mcu5USART17is_IDLE_interruptEv
ARM GAS  /tmp/cc03sYHg.s 			page 369


 15450 001a 0300     		movs	r3, r0
 15451 001c 2370     		strb	r3, [r4]
 173:mculib3/src/uart.h ****       buffer.set_size(buffer_size - RXstream.qty_transactions_left());
 15452              		.loc 23 173 0
 15453 001e 7B19     		adds	r3, r7, r5
 15454 0020 1B78     		ldrb	r3, [r3]
 15455 0022 002B     		cmp	r3, #0
 15456 0024 0FD0     		beq	.L720
 174:mculib3/src/uart.h ****    return res and buffer.size();
 15457              		.loc 23 174 0
 15458 0026 7C68     		ldr	r4, [r7, #4]
 15459 0028 7A68     		ldr	r2, [r7, #4]
 15460 002a 9023     		movs	r3, #144
 15461 002c 5B00     		lsls	r3, r3, #1
 15462 002e D358     		ldr	r3, [r2, r3]
 15463 0030 1800     		movs	r0, r3
 15464 0032 FFF7FEFF 		bl	_ZN3mcu10DMA_stream21qty_transactions_leftEv
 15465 0036 0300     		movs	r3, r0
 15466 0038 1A00     		movs	r2, r3
 15467 003a FF23     		movs	r3, #255
 15468 003c 9B1A     		subs	r3, r3, r2
 15469 003e 1900     		movs	r1, r3
 15470 0040 2000     		movs	r0, r4
 15471 0042 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE8set_sizeEj
 15472              	.L720:
 175:mculib3/src/uart.h **** }
 15473              		.loc 23 175 0
 15474 0046 0F23     		movs	r3, #15
 15475 0048 FB18     		adds	r3, r7, r3
 15476 004a 1B78     		ldrb	r3, [r3]
 15477 004c 002B     		cmp	r3, #0
 15478 004e 07D0     		beq	.L721
 175:mculib3/src/uart.h **** }
 15479              		.loc 23 175 0 is_stmt 0 discriminator 1
 15480 0050 7B68     		ldr	r3, [r7, #4]
 15481 0052 1800     		movs	r0, r3
 15482 0054 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE4sizeEv
 15483 0058 031E     		subs	r3, r0, #0
 15484 005a 01D0     		beq	.L721
 175:mculib3/src/uart.h **** }
 15485              		.loc 23 175 0 discriminator 3
 15486 005c 0123     		movs	r3, #1
 15487 005e 00E0     		b	.L722
 15488              	.L721:
 175:mculib3/src/uart.h **** }
 15489              		.loc 23 175 0 discriminator 4
 15490 0060 0023     		movs	r3, #0
 15491              	.L722:
 176:mculib3/src/uart.h **** 
 15492              		.loc 23 176 0 is_stmt 1 discriminator 6
 15493 0062 1800     		movs	r0, r3
 15494 0064 BD46     		mov	sp, r7
 15495 0066 04B0     		add	sp, sp, #16
 15496              		@ sp needed
 15497 0068 B0BD     		pop	{r4, r5, r7, pc}
 15498              		.cfi_endproc
 15499              	.LFE4424:
ARM GAS  /tmp/cc03sYHg.s 			page 370


 15501              		.section	.text._ZN10Net_bufferILj255EE8set_sizeEj,"axG",%progbits,_ZN10Net_bufferILj255EE8set_size
 15502              		.align	1
 15503              		.weak	_ZN10Net_bufferILj255EE8set_sizeEj
 15504              		.syntax unified
 15505              		.code	16
 15506              		.thumb_func
 15507              		.fpu softvfp
 15509              	_ZN10Net_bufferILj255EE8set_sizeEj:
 15510              	.LFB4425:
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 15511              		.loc 22 25 0
 15512              		.cfi_startproc
 15513              		@ args = 0, pretend = 0, frame = 16
 15514              		@ frame_needed = 1, uses_anonymous_args = 0
 15515 0000 80B5     		push	{r7, lr}
 15516              	.LCFI766:
 15517              		.cfi_def_cfa_offset 8
 15518              		.cfi_offset 7, -8
 15519              		.cfi_offset 14, -4
 15520 0002 84B0     		sub	sp, sp, #16
 15521              	.LCFI767:
 15522              		.cfi_def_cfa_offset 24
 15523 0004 00AF     		add	r7, sp, #0
 15524              	.LCFI768:
 15525              		.cfi_def_cfa_register 7
 15526 0006 7860     		str	r0, [r7, #4]
 15527 0008 3960     		str	r1, [r7]
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 15528              		.loc 22 25 0
 15529 000a 7A68     		ldr	r2, [r7, #4]
 15530 000c 8023     		movs	r3, #128
 15531 000e 5B00     		lsls	r3, r3, #1
 15532 0010 0021     		movs	r1, #0
 15533 0012 D150     		str	r1, [r2, r3]
 15534 0014 FF23     		movs	r3, #255
 15535 0016 FB60     		str	r3, [r7, #12]
 15536 0018 0C23     		movs	r3, #12
 15537 001a FA18     		adds	r2, r7, r3
 15538 001c 3B00     		movs	r3, r7
 15539 001e 1100     		movs	r1, r2
 15540 0020 1800     		movs	r0, r3
 15541 0022 FFF7FEFF 		bl	_ZSt3minIjERKT_S2_S2_
 15542 0026 0300     		movs	r3, r0
 15543 0028 1968     		ldr	r1, [r3]
 15544 002a 7A68     		ldr	r2, [r7, #4]
 15545 002c 8223     		movs	r3, #130
 15546 002e 5B00     		lsls	r3, r3, #1
 15547 0030 D150     		str	r1, [r2, r3]
 15548 0032 C046     		nop
 15549 0034 BD46     		mov	sp, r7
 15550 0036 04B0     		add	sp, sp, #16
 15551              		@ sp needed
 15552 0038 80BD     		pop	{r7, pc}
 15553              		.cfi_endproc
 15554              	.LFE4425:
 15556              		.section	.text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv,"ax",%progbits
 15557              		.align	1
ARM GAS  /tmp/cc03sYHg.s 			page 371


 15558              		.syntax unified
 15559              		.code	16
 15560              		.thumb_func
 15561              		.fpu softvfp
 15563              	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:
 15564              	.LFB4426:
 15565              		.loc 19 140 0
 15566              		.cfi_startproc
 15567              		@ args = 0, pretend = 0, frame = 0
 15568              		@ frame_needed = 1, uses_anonymous_args = 0
 15569 0000 80B5     		push	{r7, lr}
 15570              	.LCFI769:
 15571              		.cfi_def_cfa_offset 8
 15572              		.cfi_offset 7, -8
 15573              		.cfi_offset 14, -4
 15574 0002 00AF     		add	r7, sp, #0
 15575              	.LCFI770:
 15576              		.cfi_def_cfa_register 7
 15577              		.loc 19 140 0
 15578 0004 034B     		ldr	r3, .L726
 15579 0006 1900     		movs	r1, r3
 15580 0008 0120     		movs	r0, #1
 15581 000a FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 15582 000e BD46     		mov	sp, r7
 15583              		@ sp needed
 15584 0010 80BD     		pop	{r7, pc}
 15585              	.L727:
 15586 0012 C046     		.align	2
 15587              	.L726:
 15588 0014 FFFF0000 		.word	65535
 15589              		.cfi_endproc
 15590              	.LFE4426:
 15592              		.section	.init_array,"aw",%init_array
 15593              		.align	2
 15594 0000 00000000 		.word	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv(target1)
 15595              		.text
 15596              	.Letext0:
 15597              		.file 29 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15598              		.file 30 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15599              		.file 31 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15600              		.file 32 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15601              		.file 33 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15602              		.file 34 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15603              		.file 35 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15604              		.file 36 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15605              		.file 37 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15606              		.file 38 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15607              		.file 39 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15608              		.file 40 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15609              		.file 41 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15610              		.file 42 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15611              		.file 43 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15612              		.file 44 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15613              		.file 45 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15614              		.file 46 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15615              		.file 47 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15616              		.file 48 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
ARM GAS  /tmp/cc03sYHg.s 			page 372


 15617              		.file 49 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15618              		.file 50 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15619              		.file 51 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15620              		.file 52 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15621              		.file 53 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15622              		.file 54 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15623              		.file 55 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15624              		.file 56 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15625              		.file 57 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 15626              		.file 58 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 15627              		.file 59 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_d
 15628              		.file 60 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdin
 15629              		.file 61 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h"
 15630              		.file 62 "mculib3/STM32F0_files/stm32f030x6.h"
 15631              		.file 63 "<built-in>"
 15632              		.file 64 "mculib3/src/bits/bits_rcc_f0.h"
 15633              		.file 65 "mculib3/src/bits/bits_flash_f0.h"
 15634              		.file 66 "mculib3/src/bits/bits_systick_f0_f4.h"
 15635              		.file 67 "mculib3/src/bits/bits_usart_f0.h"
 15636              		.file 68 "mculib3/src/bits/bits_gpio_f0_f4_f7.h"
 15637              		.file 69 "mculib3/src/bits/bits_dma_f0.h"
 15638              		.file 70 "mculib3/src/bits/bits_dma_stream_f0_f1.h"
 15639              		.file 71 "mculib3/src/pins.h"
 15640              		.file 72 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h
 15641              		.file 73 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types
 15642              		.file 74 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.
 15643              		.file 75 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 15644              		.file 76 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wchar.h"
 15645              		.file 77 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/locale.h"
 15646              		.file 78 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/ctype.h"
 15647              		.file 79 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdlib.h"
 15648              		.file 80 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h"
 15649              		.file 81 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/errno.
 15650              		.file 82 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wctype.h"
 15651              		.file 83 "mculib3/src/meta.h"
 15652              		.file 84 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
 15653              		.file 85 "mculib3/src/modbus_common.h"
ARM GAS  /tmp/cc03sYHg.s 			page 373


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/cc03sYHg.s:16     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/cc03sYHg.s:22     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/cc03sYHg.s:63     .text.NVIC_EnableIRQ:0000000000000028 $d
     /tmp/cc03sYHg.s:68     .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE:0000000000000000 $t
     /tmp/cc03sYHg.s:75     .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR12AHBprescalerE
     /tmp/cc03sYHg.s:122    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:0000000000000000 $t
     /tmp/cc03sYHg.s:129    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE
     /tmp/cc03sYHg.s:174    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR12APBprescalerE:0000000000000034 $d
     /tmp/cc03sYHg.s:179    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE:0000000000000000 $t
     /tmp/cc03sYHg.s:186    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR11SystemClockE
     /tmp/cc03sYHg.s:231    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:0000000000000000 $t
     /tmp/cc03sYHg.s:238    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE
     /tmp/cc03sYHg.s:283    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR9PLLsourceE:0000000000000034 $d
     /tmp/cc03sYHg.s:288    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:0000000000000000 $t
     /tmp/cc03sYHg.s:295    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:0000000000000000 _ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE
     /tmp/cc03sYHg.s:340    .text._ZN3mcu3RCC3setENS_8RCC_bits4CFGR13PLLmultiplierE:0000000000000034 $d
     /tmp/cc03sYHg.s:345    .text._ZN3mcu3RCC6on_HSEEv:0000000000000000 $t
     /tmp/cc03sYHg.s:352    .text._ZN3mcu3RCC6on_HSEEv:0000000000000000 _ZN3mcu3RCC6on_HSEEv
     /tmp/cc03sYHg.s:387    .text._ZN3mcu3RCC14wait_HSE_readyEv:0000000000000000 $t
     /tmp/cc03sYHg.s:394    .text._ZN3mcu3RCC14wait_HSE_readyEv:0000000000000000 _ZN3mcu3RCC14wait_HSE_readyEv
     /tmp/cc03sYHg.s:437    .text._ZN3mcu3RCC6on_PLLEv:0000000000000000 $t
     /tmp/cc03sYHg.s:444    .text._ZN3mcu3RCC6on_PLLEv:0000000000000000 _ZN3mcu3RCC6on_PLLEv
     /tmp/cc03sYHg.s:479    .text._ZN3mcu3RCC14wait_PLL_readyEv:0000000000000000 $t
     /tmp/cc03sYHg.s:486    .text._ZN3mcu3RCC14wait_PLL_readyEv:0000000000000000 _ZN3mcu3RCC14wait_PLL_readyEv
     /tmp/cc03sYHg.s:529    .text._ZN3mcu3RCC13get_APB_clockEv:0000000000000000 $t
     /tmp/cc03sYHg.s:536    .text._ZN3mcu3RCC13get_APB_clockEv:0000000000000000 _ZN3mcu3RCC13get_APB_clockEv
     /tmp/cc03sYHg.s:618    .text._ZN3mcu3RCC13get_APB_clockEv:0000000000000058 $d
     /tmp/cc03sYHg.s:627    .text._ZN3mcu3RCC5clockENS_6PeriphE:0000000000000000 $t
     /tmp/cc03sYHg.s:634    .text._ZN3mcu3RCC5clockENS_6PeriphE:0000000000000000 _ZN3mcu3RCC5clockENS_6PeriphE
     /tmp/cc03sYHg.s:667    .text._ZN3mcu5FLASH7is_lockEv:0000000000000000 $t
     /tmp/cc03sYHg.s:674    .text._ZN3mcu5FLASH7is_lockEv:0000000000000000 _ZN3mcu5FLASH7is_lockEv
     /tmp/cc03sYHg.s:708    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/cc03sYHg.s:715    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 _ZN3mcu5FLASH6unlockEv
     /tmp/cc03sYHg.s:765    .text._ZN3mcu5FLASH6unlockEv:0000000000000034 $d
     /tmp/cc03sYHg.s:771    .text._ZnwjPv:0000000000000000 $t
     /tmp/cc03sYHg.s:778    .text._ZnwjPv:0000000000000000 _ZnwjPv
     /tmp/cc03sYHg.s:809    .text._ZL20__gthread_key_deletei:0000000000000000 $t
     /tmp/cc03sYHg.s:815    .text._ZL20__gthread_key_deletei:0000000000000000 _ZL20__gthread_key_deletei
     /tmp/cc03sYHg.s:846    .text._ZSt3minIjERKT_S2_S2_:0000000000000000 $t
     /tmp/cc03sYHg.s:853    .text._ZSt3minIjERKT_S2_S2_:0000000000000000 _ZSt3minIjERKT_S2_S2_
     /tmp/cc03sYHg.s:897    .text._ZN9Publisher9subscribeER10Subscriber:0000000000000000 $t
     /tmp/cc03sYHg.s:904    .text._ZN9Publisher9subscribeER10Subscriber:0000000000000000 _ZN9Publisher9subscribeER10Subscriber
     /tmp/cc03sYHg.s:7560   .text._ZN4ListI10SubscriberE9push_backERS0_:0000000000000000 _ZN4ListI10SubscriberE9push_backERS0_
     /tmp/cc03sYHg.s:939    .text._ZN9Publisher11unsubscribeER10Subscriber:0000000000000000 $t
     /tmp/cc03sYHg.s:946    .text._ZN9Publisher11unsubscribeER10Subscriber:0000000000000000 _ZN9Publisher11unsubscribeER10Subscriber
     /tmp/cc03sYHg.s:7626   .text._ZN4ListI10SubscriberE6removeERS0_:0000000000000000 _ZN4ListI10SubscriberE6removeERS0_
     /tmp/cc03sYHg.s:980    .text._ZN9Publisher6notifyEv:0000000000000000 $t
     /tmp/cc03sYHg.s:987    .text._ZN9Publisher6notifyEv:0000000000000000 _ZN9Publisher6notifyEv
     /tmp/cc03sYHg.s:7755   .text._ZN4ListI10SubscriberE5beginEv:0000000000000000 _ZN4ListI10SubscriberE5beginEv
     /tmp/cc03sYHg.s:7842   .text._ZN4ListI10SubscriberE3endEv:0000000000000000 _ZN4ListI10SubscriberE3endEv
     /tmp/cc03sYHg.s:7885   .text._ZNK4ListI10SubscriberE8IteratorneERKS2_:0000000000000000 _ZNK4ListI10SubscriberE8IteratorneERKS2_
     /tmp/cc03sYHg.s:7973   .text._ZNK4ListI10SubscriberE8IteratordeEv:0000000000000000 _ZNK4ListI10SubscriberE8IteratordeEv
     /tmp/cc03sYHg.s:7930   .text._ZN4ListI10SubscriberE8IteratorppEv:0000000000000000 _ZN4ListI10SubscriberE8IteratorppEv
     /tmp/cc03sYHg.s:1063   .text._ZN3mcu7SysTick4loadEm:0000000000000000 $t
     /tmp/cc03sYHg.s:1070   .text._ZN3mcu7SysTick4loadEm:0000000000000000 _ZN3mcu7SysTick4loadEm
ARM GAS  /tmp/cc03sYHg.s 			page 374


     /tmp/cc03sYHg.s:1103   .text._ZN3mcu7SysTick5clearEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1110   .text._ZN3mcu7SysTick5clearEv:0000000000000000 _ZN3mcu7SysTick5clearEv
     /tmp/cc03sYHg.s:1141   .text._ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE:0000000000000000 $t
     /tmp/cc03sYHg.s:1148   .text._ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE:0000000000000000 _ZN3mcu7SysTick9setSourceENS_12SysTick_bits4CTRL5ClockE
     /tmp/cc03sYHg.s:1193   .text._ZN3mcu7SysTick15enableInterruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1200   .text._ZN3mcu7SysTick15enableInterruptEv:0000000000000000 _ZN3mcu7SysTick15enableInterruptEv
     /tmp/cc03sYHg.s:1233   .text._ZN3mcu7SysTick6enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1240   .text._ZN3mcu7SysTick6enableEv:0000000000000000 _ZN3mcu7SysTick6enableEv
     /tmp/cc03sYHg.s:1273   .text._ZN4ListI10SubscriberEC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:1280   .text._ZN4ListI10SubscriberEC2Ev:0000000000000000 _ZN4ListI10SubscriberEC2Ev
     /tmp/cc03sYHg.s:1280   .text._ZN4ListI10SubscriberEC2Ev:0000000000000000 _ZN4ListI10SubscriberEC1Ev
     /tmp/cc03sYHg.s:1320   .text._ZN9PublisherC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:1327   .text._ZN9PublisherC2Ev:0000000000000000 _ZN9PublisherC2Ev
     /tmp/cc03sYHg.s:1327   .text._ZN9PublisherC2Ev:0000000000000000 _ZN9PublisherC1Ev
     /tmp/cc03sYHg.s:1363   .text._ZN11TickUpdaterC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:1370   .text._ZN11TickUpdaterC2Ev:0000000000000000 _ZN11TickUpdaterC2Ev
     /tmp/cc03sYHg.s:8011   .text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv
     /tmp/cc03sYHg.s:8046   .text._ZN3mcu7SysTick13initInterruptILt1EEEvv:0000000000000000 _ZN3mcu7SysTick13initInterruptILt1EEEvv
     /tmp/cc03sYHg.s:1370   .text._ZN11TickUpdaterC2Ev:0000000000000000 _ZN11TickUpdaterC1Ev
     /tmp/cc03sYHg.s:1415   .bss.tickUpdater:0000000000000000 tickUpdater
     /tmp/cc03sYHg.s:1412   .bss.tickUpdater:0000000000000000 $d
     /tmp/cc03sYHg.s:1418   .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc03sYHg.s:1425   .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc03sYHg.s:1451   .text.SysTick_Handler:0000000000000014 $d
     /tmp/cc03sYHg.s:1456   .text._ZN8ListableI10SubscriberEC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:1463   .text._ZN8ListableI10SubscriberEC2Ev:0000000000000000 _ZN8ListableI10SubscriberEC2Ev
     /tmp/cc03sYHg.s:1463   .text._ZN8ListableI10SubscriberEC2Ev:0000000000000000 _ZN8ListableI10SubscriberEC1Ev
     /tmp/cc03sYHg.s:1502   .text._ZN10SubscriberC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:1509   .text._ZN10SubscriberC2Ev:0000000000000000 _ZN10SubscriberC2Ev
     /tmp/cc03sYHg.s:1546   .text._ZN10SubscriberC2Ev:0000000000000024 $d
     /tmp/cc03sYHg.s:15023  .rodata._ZTV10Subscriber:0000000000000000 _ZTV10Subscriber
     /tmp/cc03sYHg.s:1509   .text._ZN10SubscriberC2Ev:0000000000000000 _ZN10SubscriberC1Ev
     /tmp/cc03sYHg.s:1553   .text._ZN14TickSubscriberC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:1560   .text._ZN14TickSubscriberC2Ev:0000000000000000 _ZN14TickSubscriberC2Ev
     /tmp/cc03sYHg.s:1599   .text._ZN14TickSubscriberC2Ev:0000000000000028 $d
     /tmp/cc03sYHg.s:15014  .rodata._ZTV14TickSubscriber:0000000000000000 _ZTV14TickSubscriber
     /tmp/cc03sYHg.s:1560   .text._ZN14TickSubscriberC2Ev:0000000000000000 _ZN14TickSubscriberC1Ev
     /tmp/cc03sYHg.s:1606   .text._ZN5Timer6notifyEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1613   .text._ZN5Timer6notifyEv:0000000000000000 _ZN5Timer6notifyEv
     /tmp/cc03sYHg.s:1647   .text._ZN5Timer5startEm:0000000000000000 $t
     /tmp/cc03sYHg.s:1654   .text._ZN5Timer5startEm:0000000000000000 _ZN5Timer5startEm
     /tmp/cc03sYHg.s:2129   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 _ZN14TickSubscriber14tick_subscribeEv
     /tmp/cc03sYHg.s:1691   .text._ZN5Timer5eventEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1698   .text._ZN5Timer5eventEv:0000000000000000 _ZN5Timer5eventEv
     /tmp/cc03sYHg.s:1748   .text._ZN5Timer4stopEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1755   .text._ZN5Timer4stopEv:0000000000000000 _ZN5Timer4stopEv
     /tmp/cc03sYHg.s:2074   .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 _ZN14TickSubscriber16tick_unsubscribeEv
     /tmp/cc03sYHg.s:1791   .text._ZN5Timer4doneEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1798   .text._ZN5Timer4doneEv:0000000000000000 _ZN5Timer4doneEv
     /tmp/cc03sYHg.s:1834   .text._ZN5Timer5pauseEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1841   .text._ZN5Timer5pauseEv:0000000000000000 _ZN5Timer5pauseEv
     /tmp/cc03sYHg.s:1872   .text._ZN5Timer5startEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1879   .text._ZN5Timer5startEv:0000000000000000 _ZN5Timer5startEv
     /tmp/cc03sYHg.s:1910   .text._ZN5Timer7isCountEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1917   .text._ZN5Timer7isCountEv:0000000000000000 _ZN5Timer7isCountEv
     /tmp/cc03sYHg.s:1947   .text._ZN5Timer10timePassedEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1954   .text._ZN5Timer10timePassedEv:0000000000000000 _ZN5Timer10timePassedEv
ARM GAS  /tmp/cc03sYHg.s 			page 375


     /tmp/cc03sYHg.s:1984   .text._ZN5Timer8timeLeftEv:0000000000000000 $t
     /tmp/cc03sYHg.s:1991   .text._ZN5Timer8timeLeftEv:0000000000000000 _ZN5Timer8timeLeftEv
     /tmp/cc03sYHg.s:2024   .text._ZN5Timer9isGreaterEm:0000000000000000 $t
     /tmp/cc03sYHg.s:2031   .text._ZN5Timer9isGreaterEm:0000000000000000 _ZN5Timer9isGreaterEm
     /tmp/cc03sYHg.s:2067   .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:2117   .text._ZN14TickSubscriber16tick_unsubscribeEv:000000000000002c $d
     /tmp/cc03sYHg.s:2122   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:2175   .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000030 $d
     /tmp/cc03sYHg.s:2180   .rodata._ZL13crc_low_table:0000000000000000 $d
     /tmp/cc03sYHg.s:2183   .rodata._ZL13crc_low_table:0000000000000000 _ZL13crc_low_table
     /tmp/cc03sYHg.s:2441   .rodata._ZL14crc_high_table:0000000000000000 $d
     /tmp/cc03sYHg.s:2444   .rodata._ZL14crc_high_table:0000000000000000 _ZL14crc_high_table
     /tmp/cc03sYHg.s:2702   .text._ZN3mcu4GPIO3setEj:0000000000000000 $t
     /tmp/cc03sYHg.s:2709   .text._ZN3mcu4GPIO3setEj:0000000000000000 _ZN3mcu4GPIO3setEj
     /tmp/cc03sYHg.s:2746   .text._ZN3mcu4GPIO5clearEj:0000000000000000 $t
     /tmp/cc03sYHg.s:2753   .text._ZN3mcu4GPIO5clearEj:0000000000000000 _ZN3mcu4GPIO5clearEj
     /tmp/cc03sYHg.s:2790   .text._ZN3mcu4GPIO6is_setEj:0000000000000000 $t
     /tmp/cc03sYHg.s:2797   .text._ZN3mcu4GPIO6is_setEj:0000000000000000 _ZN3mcu4GPIO6is_setEj
     /tmp/cc03sYHg.s:2836   .rodata._ZN12_GLOBAL__N_1L12fibo_exampleE:0000000000000000 $d
     /tmp/cc03sYHg.s:2839   .rodata._ZN12_GLOBAL__N_1L12fibo_exampleE:0000000000000000 _ZN12_GLOBAL__N_1L12fibo_exampleE
     /tmp/cc03sYHg.s:2847   .text._ZN3PinC2ERN3mcu4GPIOEi:0000000000000000 $t
     /tmp/cc03sYHg.s:2854   .text._ZN3PinC2ERN3mcu4GPIOEi:0000000000000000 _ZN3PinC2ERN3mcu4GPIOEi
     /tmp/cc03sYHg.s:2854   .text._ZN3PinC2ERN3mcu4GPIOEi:0000000000000000 _ZN3PinC1ERN3mcu4GPIOEi
     /tmp/cc03sYHg.s:2896   .text._ZN3Pin3setEv:0000000000000000 $t
     /tmp/cc03sYHg.s:2903   .text._ZN3Pin3setEv:0000000000000000 _ZN3Pin3setEv
     /tmp/cc03sYHg.s:2938   .text._ZN3Pin5clearEv:0000000000000000 $t
     /tmp/cc03sYHg.s:2945   .text._ZN3Pin5clearEv:0000000000000000 _ZN3Pin5clearEv
     /tmp/cc03sYHg.s:2980   .text._ZN3Pin6is_setEv:0000000000000000 $t
     /tmp/cc03sYHg.s:2987   .text._ZN3Pin6is_setEv:0000000000000000 _ZN3Pin6is_setEv
     /tmp/cc03sYHg.s:3023   .text._ZN3PinaSEb:0000000000000000 $t
     /tmp/cc03sYHg.s:3030   .text._ZN3PinaSEb:0000000000000000 _ZN3PinaSEb
     /tmp/cc03sYHg.s:3079   .text._ZN3PincvbEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3086   .text._ZN3PincvbEv:0000000000000000 _ZN3PincvbEv
     /tmp/cc03sYHg.s:3118   .text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:0000000000000000 $t
     /tmp/cc03sYHg.s:3125   .text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:0000000000000000 _ZN3mcu5USART3setENS_10USART_bits3CR16ParityE
     /tmp/cc03sYHg.s:3171   .text._ZN3mcu5USART3setENS_10USART_bits3CR16ParityE:0000000000000034 $d
     /tmp/cc03sYHg.s:3176   .text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:0000000000000000 $t
     /tmp/cc03sYHg.s:3183   .text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:0000000000000000 _ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE
     /tmp/cc03sYHg.s:3228   .text._ZN3mcu5USART3setENS_10USART_bits3CR18DataBitsE:0000000000000034 $d
     /tmp/cc03sYHg.s:3233   .text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:0000000000000000 $t
     /tmp/cc03sYHg.s:3240   .text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:0000000000000000 _ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE
     /tmp/cc03sYHg.s:3285   .text._ZN3mcu5USART3setENS_10USART_bits3CR28StopBitsE:0000000000000034 $d
     /tmp/cc03sYHg.s:3290   .text._ZN3mcu5USART6enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3297   .text._ZN3mcu5USART6enableEv:0000000000000000 _ZN3mcu5USART6enableEv
     /tmp/cc03sYHg.s:3331   .text._ZN3mcu5USART9rx_enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3338   .text._ZN3mcu5USART9rx_enableEv:0000000000000000 _ZN3mcu5USART9rx_enableEv
     /tmp/cc03sYHg.s:3372   .text._ZN3mcu5USART9tx_enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3379   .text._ZN3mcu5USART9tx_enableEv:0000000000000000 _ZN3mcu5USART9tx_enableEv
     /tmp/cc03sYHg.s:3413   .text._ZN3mcu5USART13DMA_tx_enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3420   .text._ZN3mcu5USART13DMA_tx_enableEv:0000000000000000 _ZN3mcu5USART13DMA_tx_enableEv
     /tmp/cc03sYHg.s:3454   .text._ZN3mcu5USART13DMA_rx_enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3461   .text._ZN3mcu5USART13DMA_rx_enableEv:0000000000000000 _ZN3mcu5USART13DMA_rx_enableEv
     /tmp/cc03sYHg.s:3495   .text._ZN3mcu5USART13parity_enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3502   .text._ZN3mcu5USART13parity_enableEv:0000000000000000 _ZN3mcu5USART13parity_enableEv
     /tmp/cc03sYHg.s:3537   .text._ZN3mcu5USART14parity_disableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3544   .text._ZN3mcu5USART14parity_disableEv:0000000000000000 _ZN3mcu5USART14parity_disableEv
     /tmp/cc03sYHg.s:3577   .text._ZN3mcu5USART14parity_disableEv:000000000000001c $d
ARM GAS  /tmp/cc03sYHg.s 			page 376


     /tmp/cc03sYHg.s:3582   .text._ZN3mcu5USART13parity_enableEb:0000000000000000 $t
     /tmp/cc03sYHg.s:3589   .text._ZN3mcu5USART13parity_enableEb:0000000000000000 _ZN3mcu5USART13parity_enableEb
     /tmp/cc03sYHg.s:3637   .text._ZN3mcu5USART21enable_IDLE_interruptEb:0000000000000000 $t
     /tmp/cc03sYHg.s:3644   .text._ZN3mcu5USART21enable_IDLE_interruptEb:0000000000000000 _ZN3mcu5USART21enable_IDLE_interruptEb
     /tmp/cc03sYHg.s:3687   .text._ZN3mcu5USART17is_IDLE_interruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3694   .text._ZN3mcu5USART17is_IDLE_interruptEv:0000000000000000 _ZN3mcu5USART17is_IDLE_interruptEv
     /tmp/cc03sYHg.s:3727   .text._ZN3mcu5USART21clear_interrupt_flagsEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3734   .text._ZN3mcu5USART21clear_interrupt_flagsEv:0000000000000000 _ZN3mcu5USART21clear_interrupt_flagsEv
     /tmp/cc03sYHg.s:3770   .text._ZN3mcu5USART16receive_data_adrEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3777   .text._ZN3mcu5USART16receive_data_adrEv:0000000000000000 _ZN3mcu5USART16receive_data_adrEv
     /tmp/cc03sYHg.s:3807   .text._ZN3mcu5USART17transmit_data_adrEv:0000000000000000 $t
     /tmp/cc03sYHg.s:3814   .text._ZN3mcu5USART17transmit_data_adrEv:0000000000000000 _ZN3mcu5USART17transmit_data_adrEv
     /tmp/cc03sYHg.s:3845   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $t
     /tmp/cc03sYHg.s:3852   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 _ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
     /tmp/cc03sYHg.s:8111   .text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv
     /tmp/cc03sYHg.s:3896   .rodata._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $d
     /tmp/cc03sYHg.s:4023   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:00000000000000f4 $d
     /tmp/cc03sYHg.s:4028   .text._ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_:0000000000000000 $t
     /tmp/cc03sYHg.s:4035   .text._ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_:0000000000000000 _ZN3mcu7registrIVNS_8DMA_bits4IFCREEERVDaRT_
     /tmp/cc03sYHg.s:4066   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 $t
     /tmp/cc03sYHg.s:4073   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
     /tmp/cc03sYHg.s:4119   .text._ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_:0000000000000000 $t
     /tmp/cc03sYHg.s:4126   .text._ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_:0000000000000000 _ZN3mcu7registrIVNS_8DMA_bits3ISREEERVDaRT_
     /tmp/cc03sYHg.s:4156   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 $t
     /tmp/cc03sYHg.s:4163   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
     /tmp/cc03sYHg.s:4210   .text._ZN3mcu10DMA_stream6enableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4217   .text._ZN3mcu10DMA_stream6enableEv:0000000000000000 _ZN3mcu10DMA_stream6enableEv
     /tmp/cc03sYHg.s:4268   .text._ZN3mcu10DMA_stream7disableEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4275   .text._ZN3mcu10DMA_stream7disableEv:0000000000000000 _ZN3mcu10DMA_stream7disableEv
     /tmp/cc03sYHg.s:4309   .text._ZN3mcu10DMA_stream10inc_memoryEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4316   .text._ZN3mcu10DMA_stream10inc_memoryEv:0000000000000000 _ZN3mcu10DMA_stream10inc_memoryEv
     /tmp/cc03sYHg.s:4350   .text._ZN3mcu10DMA_stream13circular_modeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4357   .text._ZN3mcu10DMA_stream13circular_modeEv:0000000000000000 _ZN3mcu10DMA_stream13circular_modeEv
     /tmp/cc03sYHg.s:4391   .text._ZN3mcu10DMA_stream14set_memory_adrEm:0000000000000000 $t
     /tmp/cc03sYHg.s:4398   .text._ZN3mcu10DMA_stream14set_memory_adrEm:0000000000000000 _ZN3mcu10DMA_stream14set_memory_adrEm
     /tmp/cc03sYHg.s:4431   .text._ZN3mcu10DMA_stream14set_periph_adrEm:0000000000000000 $t
     /tmp/cc03sYHg.s:4438   .text._ZN3mcu10DMA_stream14set_periph_adrEm:0000000000000000 _ZN3mcu10DMA_stream14set_periph_adrEm
     /tmp/cc03sYHg.s:4471   .text._ZN3mcu10DMA_stream20set_qty_transactionsEt:0000000000000000 $t
     /tmp/cc03sYHg.s:4478   .text._ZN3mcu10DMA_stream20set_qty_transactionsEt:0000000000000000 _ZN3mcu10DMA_stream20set_qty_transactionsEt
     /tmp/cc03sYHg.s:4514   .text._ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE:0000000000000000 $t
     /tmp/cc03sYHg.s:4521   .text._ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE:0000000000000000 _ZN3mcu10DMA_stream3setENS_8DMA_bits3CCR9DirectionE
     /tmp/cc03sYHg.s:4567   .text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:0000000000000000 $t
     /tmp/cc03sYHg.s:4574   .text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:0000000000000000 _ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE
     /tmp/cc03sYHg.s:4619   .text._ZN3mcu10DMA_stream11size_memoryENS_8DMA_bits3CCR8DataSizeE:0000000000000034 $d
     /tmp/cc03sYHg.s:4624   .text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:0000000000000000 $t
     /tmp/cc03sYHg.s:4631   .text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:0000000000000000 _ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE
     /tmp/cc03sYHg.s:4676   .text._ZN3mcu10DMA_stream11size_periphENS_8DMA_bits3CCR8DataSizeE:0000000000000034 $d
     /tmp/cc03sYHg.s:4681   .text._ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4688   .text._ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv:0000000000000000 _ZN3mcu10DMA_stream34enable_transfer_complete_interruptEv
     /tmp/cc03sYHg.s:4722   .text._ZN3mcu10DMA_stream21qty_transactions_leftEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4729   .text._ZN3mcu10DMA_stream21qty_transactions_leftEv:0000000000000000 _ZN3mcu10DMA_stream21qty_transactions_leftEv
     /tmp/cc03sYHg.s:4760   .data._ZL16NVIC_EnableIRQ_t:0000000000000000 $d
     /tmp/cc03sYHg.s:4763   .data._ZL16NVIC_EnableIRQ_t:0000000000000000 _ZL16NVIC_EnableIRQ_t
     /tmp/cc03sYHg.s:4766   .text._ZN9InterruptC2E9IRQn_Type:0000000000000000 $t
     /tmp/cc03sYHg.s:4773   .text._ZN9InterruptC2E9IRQn_Type:0000000000000000 _ZN9InterruptC2E9IRQn_Type
     /tmp/cc03sYHg.s:4773   .text._ZN9InterruptC2E9IRQn_Type:0000000000000000 _ZN9InterruptC1E9IRQn_Type
     /tmp/cc03sYHg.s:4817   .text._ZN9Interrupt6enableEv:0000000000000000 $t
ARM GAS  /tmp/cc03sYHg.s 			page 377


     /tmp/cc03sYHg.s:4824   .text._ZN9Interrupt6enableEv:0000000000000000 _ZN9Interrupt6enableEv
     /tmp/cc03sYHg.s:4859   .text._ZN9Interrupt6enableEv:0000000000000020 $d
     /tmp/cc03sYHg.s:4864   .text._ZN9Interrupt9subscribeEP12Interrupting:0000000000000000 $t
     /tmp/cc03sYHg.s:4871   .text._ZN9Interrupt9subscribeEP12Interrupting:0000000000000000 _ZN9Interrupt9subscribeEP12Interrupting
     /tmp/cc03sYHg.s:4933   .text._ZN9Interrupt9interruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:4940   .text._ZN9Interrupt9interruptEv:0000000000000000 _ZN9Interrupt9interruptEv
     /tmp/cc03sYHg.s:4996   .bss.interrupt_usart1:0000000000000000 interrupt_usart1
     /tmp/cc03sYHg.s:4993   .bss.interrupt_usart1:0000000000000000 $d
     /tmp/cc03sYHg.s:5003   .bss.interrupt_DMA1_channel1:0000000000000000 interrupt_DMA1_channel1
     /tmp/cc03sYHg.s:5000   .bss.interrupt_DMA1_channel1:0000000000000000 $d
     /tmp/cc03sYHg.s:5010   .bss.interrupt_DMA1_channel2:0000000000000000 interrupt_DMA1_channel2
     /tmp/cc03sYHg.s:5007   .bss.interrupt_DMA1_channel2:0000000000000000 $d
     /tmp/cc03sYHg.s:5017   .bss.interrupt_DMA1_channel3:0000000000000000 interrupt_DMA1_channel3
     /tmp/cc03sYHg.s:5014   .bss.interrupt_DMA1_channel3:0000000000000000 $d
     /tmp/cc03sYHg.s:5024   .bss.interrupt_DMA1_channel4:0000000000000000 interrupt_DMA1_channel4
     /tmp/cc03sYHg.s:5021   .bss.interrupt_DMA1_channel4:0000000000000000 $d
     /tmp/cc03sYHg.s:5031   .bss.interrupt_DMA1_channel5:0000000000000000 interrupt_DMA1_channel5
     /tmp/cc03sYHg.s:5028   .bss.interrupt_DMA1_channel5:0000000000000000 $d
     /tmp/cc03sYHg.s:5034   .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5041   .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/cc03sYHg.s:8146   .text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv
     /tmp/cc03sYHg.s:5072   .text.DMA1_Channel1_IRQHandler:0000000000000020 $d
     /tmp/cc03sYHg.s:5077   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5084   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/cc03sYHg.s:5124   .text.DMA1_Channel2_3_IRQHandler:0000000000000038 $d
     /tmp/cc03sYHg.s:5130   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5137   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 DMA1_Channel4_5_IRQHandler
     /tmp/cc03sYHg.s:5158   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5165   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
     /tmp/cc03sYHg.s:5186   .text.TIM1_CC_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5193   .text.TIM1_CC_IRQHandler:0000000000000000 TIM1_CC_IRQHandler
     /tmp/cc03sYHg.s:5214   .text.TIM3_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5221   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
     /tmp/cc03sYHg.s:5242   .text.TIM14_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5249   .text.TIM14_IRQHandler:0000000000000000 TIM14_IRQHandler
     /tmp/cc03sYHg.s:5270   .text.TIM16_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5277   .text.TIM16_IRQHandler:0000000000000000 TIM16_IRQHandler
     /tmp/cc03sYHg.s:5298   .text.TIM17_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5305   .text.TIM17_IRQHandler:0000000000000000 TIM17_IRQHandler
     /tmp/cc03sYHg.s:5326   .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/cc03sYHg.s:5333   .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/cc03sYHg.s:8185   .text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv
     /tmp/cc03sYHg.s:5363   .text.USART1_IRQHandler:0000000000000020 $d
     /tmp/cc03sYHg.s:5368   .text.init_clock:0000000000000000 $t
     /tmp/cc03sYHg.s:5375   .text.init_clock:0000000000000000 init_clock
     /tmp/cc03sYHg.s:8220   .text._Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy48EEEvE4typeEv:0000000000000000 _Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy48EEEvE4typeEv
     /tmp/cc03sYHg.s:5400   .text._ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:5407   .text._ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj0EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/cc03sYHg.s:5447   .text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/cc03sYHg.s:5440   .text._ZSt12__get_helperILj0ER3PinJS1_S1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/cc03sYHg.s:5486   .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_
     /tmp/cc03sYHg.s:5479   .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:5526   .text._ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_
     /tmp/cc03sYHg.s:5519   .text._ZNSt10_Head_baseILj0ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:5556   .text._ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:5563   .text._ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj0EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/cc03sYHg.s:5606   .text._ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE:0000000000000000 _ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE
ARM GAS  /tmp/cc03sYHg.s 			page 378


     /tmp/cc03sYHg.s:5599   .text._ZSt7forwardIR3PinEOT_RNSt16remove_referenceIS2_E4typeE:0000000000000000 $t
     /tmp/cc03sYHg.s:5636   .text._ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:5643   .text._ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj1EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/cc03sYHg.s:5682   .text._ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/cc03sYHg.s:5675   .text._ZSt12__get_helperILj1ER3PinJS1_S1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/cc03sYHg.s:5721   .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_
     /tmp/cc03sYHg.s:5714   .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:5761   .text._ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_
     /tmp/cc03sYHg.s:5754   .text._ZNSt10_Head_baseILj1ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:5791   .text._ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:5798   .text._ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj1EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/cc03sYHg.s:5834   .text._ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:5841   .text._ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj2EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/cc03sYHg.s:5880   .text._ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/cc03sYHg.s:5873   .text._ZSt12__get_helperILj2ER3PinJS1_EERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/cc03sYHg.s:5919   .text._ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_
     /tmp/cc03sYHg.s:5912   .text._ZNSt11_Tuple_implILj2EJR3PinS1_EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:5959   .text._ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_
     /tmp/cc03sYHg.s:5952   .text._ZNSt10_Head_baseILj2ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:5989   .text._ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:5996   .text._ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj2EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/cc03sYHg.s:6032   .text._ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:6039   .text._ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_:0000000000000000 _ZSt3getILj3EJR3PinS1_S1_S1_EERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS6_
     /tmp/cc03sYHg.s:6078   .text._ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 _ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE
     /tmp/cc03sYHg.s:6071   .text._ZSt12__get_helperILj3ER3PinJEERT0_RSt11_Tuple_implIXT_EJS2_DpT1_EE:0000000000000000 $t
     /tmp/cc03sYHg.s:6117   .text._ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_
     /tmp/cc03sYHg.s:6110   .text._ZNSt11_Tuple_implILj3EJR3PinEE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:6156   .text._ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_
     /tmp/cc03sYHg.s:6149   .text._ZNSt10_Head_baseILj3ER3PinLb0EE7_M_headERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:6186   .text._ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 $t
     /tmp/cc03sYHg.s:6193   .text._ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_:0000000000000000 _ZSt3getILj3EJR3PinS1_S1_S1_EEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS6_
     /tmp/cc03sYHg.s:6233   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/cc03sYHg.s:6230   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:6240   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/cc03sYHg.s:6237   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:6243   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:6250   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav
     /tmp/cc03sYHg.s:9058   .text._ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv
     /tmp/cc03sYHg.s:9090   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv
     /tmp/cc03sYHg.s:9132   .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv
     /tmp/cc03sYHg.s:6301   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:6311   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/cc03sYHg.s:6308   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:6318   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/cc03sYHg.s:6315   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:6321   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:6328   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav
     /tmp/cc03sYHg.s:9177   .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv
     /tmp/cc03sYHg.s:6379   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:6389   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:6386   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:6396   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:6393   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:6399   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:6406   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav
     /tmp/cc03sYHg.s:9222   .text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv
     /tmp/cc03sYHg.s:9257   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv
ARM GAS  /tmp/cc03sYHg.s 			page 379


     /tmp/cc03sYHg.s:9299   .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv
     /tmp/cc03sYHg.s:6457   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:6467   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 _ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart
     /tmp/cc03sYHg.s:6464   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 $d
     /tmp/cc03sYHg.s:6470   .text._ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv:0000000000000000 $t
     /tmp/cc03sYHg.s:6477   .text._ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv:0000000000000000 _ZN3mcu10DMA_stream7channelILNS_6PeriphE6ELS2_9EEENS_3DMA7ChannelEv
     /tmp/cc03sYHg.s:6506   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 _ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart
     /tmp/cc03sYHg.s:6503   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 $d
     /tmp/cc03sYHg.s:6509   .text._Z13get_interruptILN3mcu6PeriphE6EERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:6516   .text._Z13get_interruptILN3mcu6PeriphE6EERDav:0000000000000000 _Z13get_interruptILN3mcu6PeriphE6EERDav
     /tmp/cc03sYHg.s:6540   .text._Z13get_interruptILN3mcu6PeriphE6EERDav:000000000000000c $d
     /tmp/cc03sYHg.s:6545   .text._ZN10Net_bufferILj255EE4baseEv:0000000000000000 $t
     /tmp/cc03sYHg.s:6552   .text._ZN10Net_bufferILj255EE4baseEv:0000000000000000 _ZN10Net_bufferILj255EE4baseEv
     /tmp/cc03sYHg.s:6582   .text._ZN10Net_bufferILj255EE5beginEv:0000000000000000 $t
     /tmp/cc03sYHg.s:6589   .text._ZN10Net_bufferILj255EE5beginEv:0000000000000000 _ZN10Net_bufferILj255EE5beginEv
     /tmp/cc03sYHg.s:9634   .text._ZNSt5arrayIhLj255EE5beginEv:0000000000000000 _ZNSt5arrayIhLj255EE5beginEv
     /tmp/cc03sYHg.s:6629   .text._Z13get_interruptILN3mcu6PeriphE9EERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:6636   .text._Z13get_interruptILN3mcu6PeriphE9EERDav:0000000000000000 _Z13get_interruptILN3mcu6PeriphE9EERDav
     /tmp/cc03sYHg.s:6660   .text._Z13get_interruptILN3mcu6PeriphE9EERDav:000000000000000c $d
     /tmp/cc03sYHg.s:6665   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:6672   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav:0000000000000000 _ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav
     /tmp/cc03sYHg.s:9028   .text._ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv:0000000000000000 _ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv
     /tmp/cc03sYHg.s:9339   .text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv
     /tmp/cc03sYHg.s:9374   .text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:0000000000000000 _ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv
     /tmp/cc03sYHg.s:9459   .text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE:0000000000000000 _ZN10UART_sizedILj255EEC1ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE
     /tmp/cc03sYHg.s:9551   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv
     /tmp/cc03sYHg.s:9593   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv:0000000000000000 _ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv
     /tmp/cc03sYHg.s:6910   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav:00000000000001b0 $d
     /tmp/cc03sYHg.s:6916   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/cc03sYHg.s:6919   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/cc03sYHg.s:6922   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/cc03sYHg.s:6925   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/cc03sYHg.s:6928   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE:0000000000000000 $t
     /tmp/cc03sYHg.s:6934   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE
     /tmp/cc03sYHg.s:9673   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC1EhR10UART_sizedILj255EER9InterruptS7_
     /tmp/cc03sYHg.s:9810   .text._ZN10UART_sizedILj255EE4initERKNS0_8SettingsE:0000000000000000 _ZN10UART_sizedILj255EE4initERKNS0_8SettingsE
     /tmp/cc03sYHg.s:9910   .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 _ZN10UART_sizedILj255EE7receiveEv
     /tmp/cc03sYHg.s:7065   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsE:00000000000000b4 $d
     /tmp/cc03sYHg.s:7073   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 _ZZZ4mainENKUltE_clEtE7unblock
     /tmp/cc03sYHg.s:7074   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 $d
     /tmp/cc03sYHg.s:7076   .text._ZZ4mainENKUltE_clEt:0000000000000000 $t
     /tmp/cc03sYHg.s:7082   .text._ZZ4mainENKUltE_clEt:0000000000000000 _ZZ4mainENKUltE_clEt
     /tmp/cc03sYHg.s:7117   .rodata._ZZ4mainENKUltE_clEt:0000000000000000 $d
     /tmp/cc03sYHg.s:7291   .text._ZZ4mainENKUltE_clEt:000000000000011c $d
     /tmp/cc03sYHg.s:7297   .text.main:0000000000000000 $t
     /tmp/cc03sYHg.s:7304   .text.main:0000000000000000 main
     /tmp/cc03sYHg.s:8606   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/cc03sYHg.s:8973   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv
     /tmp/cc03sYHg.s:10033  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_
     /tmp/cc03sYHg.s:7553   .text._ZN4ListI10SubscriberE9push_backERS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:7619   .text._ZN4ListI10SubscriberE6removeERS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:7748   .text._ZN4ListI10SubscriberE5beginEv:0000000000000000 $t
     /tmp/cc03sYHg.s:10258  .text._ZN4ListI10SubscriberE8IteratorC2EPS0_:0000000000000000 _ZN4ListI10SubscriberE8IteratorC1EPS0_
     /tmp/cc03sYHg.s:7792   .text._ZN4ListI10SubscriberE8IteratorC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:7799   .text._ZN4ListI10SubscriberE8IteratorC2Ev:0000000000000000 _ZN4ListI10SubscriberE8IteratorC2Ev
     /tmp/cc03sYHg.s:7799   .text._ZN4ListI10SubscriberE8IteratorC2Ev:0000000000000000 _ZN4ListI10SubscriberE8IteratorC1Ev
     /tmp/cc03sYHg.s:7835   .text._ZN4ListI10SubscriberE3endEv:0000000000000000 $t
ARM GAS  /tmp/cc03sYHg.s 			page 380


     /tmp/cc03sYHg.s:7878   .text._ZNK4ListI10SubscriberE8IteratorneERKS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:7923   .text._ZN4ListI10SubscriberE8IteratorppEv:0000000000000000 $t
     /tmp/cc03sYHg.s:7966   .text._ZNK4ListI10SubscriberE8IteratordeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8004   .text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8034   .text._ZN3mcu14make_referenceILNS_6PeriphE13EEENSt9enable_ifIXeqT_LS1_13EERNS_7SysTickEE4typeEv:000000000000000c $d
     /tmp/cc03sYHg.s:8039   .text._ZN3mcu7SysTick13initInterruptILt1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:8099   .text._ZN3mcu7SysTick13initInterruptILt1EEEvv:0000000000000044 $d
     /tmp/cc03sYHg.s:8104   .text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8134   .text._ZN3mcu14make_referenceILNS_6PeriphE0EEENSt9enable_ifIXeqT_LS1_0EERNS_3RCCEE4typeEv:000000000000000c $d
     /tmp/cc03sYHg.s:8139   .text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8173   .text._ZN3mcu14make_referenceILNS_6PeriphE7EEENSt9enable_ifIXeqT_LS1_7EERNS_3DMAEE4typeEv:0000000000000018 $d
     /tmp/cc03sYHg.s:8178   .text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8208   .text._ZN3mcu14make_referenceILNS_6PeriphE6EEENSt9enable_ifIXeqT_LS1_6EERNS_5USARTEE4typeEv:000000000000000c $d
     /tmp/cc03sYHg.s:8213   .text._Z10init_clockILj8000000ELj48000000EENSt9enable_ifIXaaeqT_clL_Zli4_MHzyELy8EEeqT0_clL_Zli4_MHzyELy48EEEvE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8291   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8288   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8298   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8295   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8301   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8308   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav
     /tmp/cc03sYHg.s:10302  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv
     /tmp/cc03sYHg.s:8359   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8369   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8366   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8376   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8373   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8379   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8386   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav
     /tmp/cc03sYHg.s:10342  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv
     /tmp/cc03sYHg.s:8437   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8447   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8444   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8454   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8451   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8457   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8464   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav
     /tmp/cc03sYHg.s:10382  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv
     /tmp/cc03sYHg.s:8515   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8525   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8522   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8532   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/cc03sYHg.s:8529   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8535   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8542   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav
     /tmp/cc03sYHg.s:10422  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv
     /tmp/cc03sYHg.s:8593   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8599   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:10462  .text._ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_:0000000000000000 _ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_
     /tmp/cc03sYHg.s:8606   .text._Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE1EJNS0_4Pin_ILNS0_6PeriphE2ELi0EEENS2_ILS3_1ELi7EEENS2_ILS3_1ELi6EEENS2_ILS3_1ELi5EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSE_EE6__typeEE6__typeEE4typeEv
     /tmp/cc03sYHg.s:8658   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8655   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8665   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8662   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8668   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8675   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav
     /tmp/cc03sYHg.s:10509  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv
     /tmp/cc03sYHg.s:8726   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
ARM GAS  /tmp/cc03sYHg.s 			page 381


     /tmp/cc03sYHg.s:8736   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8733   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8743   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8740   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8746   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8753   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav
     /tmp/cc03sYHg.s:10549  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv
     /tmp/cc03sYHg.s:8804   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8814   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8811   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8821   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8818   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8824   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8831   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav
     /tmp/cc03sYHg.s:10589  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv
     /tmp/cc03sYHg.s:8882   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8892   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8889   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8899   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/cc03sYHg.s:8896   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/cc03sYHg.s:8902   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:0000000000000000 $t
     /tmp/cc03sYHg.s:8909   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:0000000000000000 _ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav
     /tmp/cc03sYHg.s:10629  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv:0000000000000000 _ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv
     /tmp/cc03sYHg.s:8960   .text._ZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDav:0000000000000044 $d
     /tmp/cc03sYHg.s:8966   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:8973   .text._Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXsZT0_ENSt18_Build_index_tupleIXsZT0_EE6__typeEE6__typeEE4typeEv:0000000000000000 _Z9make_pinsILN3mcu7PinModeE0EJNS0_4Pin_ILNS0_6PeriphE1ELi9EEENS2_ILS3_1ELi8EEENS2_ILS3_2ELi15EEENS2_ILS3_2ELi14EEEEEN4meta19tuple_generate_implIR3PinNSt22_Make_integer_sequenceIjXstDpT0_ENSt18_Build_index_tupleIXstSE_EE6__typeEE6__typeEE4typeEv
     /tmp/cc03sYHg.s:9021   .text._ZN3mcu5USART17pin_static_assertILNS_6PeriphE6ENS_4Pin_ILS2_1ELi2EEENS3_ILS2_1ELi3EEEEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:9051   .text._ZN3mcu14make_referenceILNS_6PeriphE1EEENSt9enable_ifIXeqT_LS1_1EERNS_4GPIOEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:9083   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:9125   .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi2EEELNS_7PinModeE4EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:10669  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10723  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 _ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE
     /tmp/cc03sYHg.s:9170   .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi3EEELNS_7PinModeE4EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:10781  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10835  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 _ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE
     /tmp/cc03sYHg.s:9215   .text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:9245   .text._ZN3mcu14make_referenceILNS_6PeriphE2EEENSt9enable_ifIXeqT_LS1_2EERNS_4GPIOEE4typeEv:000000000000000c $d
     /tmp/cc03sYHg.s:9250   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE2EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:9292   .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi1EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:10893  .text._ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:9332   .text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:9362   .text._ZN3mcu14make_referenceILNS_6PeriphE9EEENSt9enable_ifIXeqT_LS1_9EERNS_10DMA_streamEE4typeEv:000000000000000c $d
     /tmp/cc03sYHg.s:9367   .text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:9397   .text._ZN3mcu14make_referenceILNS_6PeriphE10EEENSt9enable_ifIXeqT_LS1_10EERNS_10DMA_streamEE4typeEv:000000000000000c $d
     /tmp/cc03sYHg.s:9402   .text._ZN10Net_bufferILj255EEC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:9409   .text._ZN10Net_bufferILj255EEC2Ev:0000000000000000 _ZN10Net_bufferILj255EEC2Ev
     /tmp/cc03sYHg.s:9409   .text._ZN10Net_bufferILj255EEC2Ev:0000000000000000 _ZN10Net_bufferILj255EEC1Ev
     /tmp/cc03sYHg.s:9452   .text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE:0000000000000000 $t
     /tmp/cc03sYHg.s:9459   .text._ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE:0000000000000000 _ZN10UART_sizedILj255EEC2ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE
     /tmp/cc03sYHg.s:9544   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE6EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:9586   .text._ZN3mcu3RCC12clock_enableILNS_6PeriphE7EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:9627   .text._ZNSt5arrayIhLj255EE5beginEv:0000000000000000 $t
     /tmp/cc03sYHg.s:10947  .text._ZNSt5arrayIhLj255EE4dataEv:0000000000000000 _ZNSt5arrayIhLj255EE4dataEv
     /tmp/cc03sYHg.s:9667   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:0000000000000000 $t
     /tmp/cc03sYHg.s:9673   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_
     /tmp/cc03sYHg.s:11035  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC1ERS2_
     /tmp/cc03sYHg.s:11095  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC1ERS2_
ARM GAS  /tmp/cc03sYHg.s 			page 382


     /tmp/cc03sYHg.s:9797   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEC2EhR10UART_sizedILj255EER9InterruptS7_:00000000000000dc $d
     /tmp/cc03sYHg.s:14971  .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 _ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE
     /tmp/cc03sYHg.s:9803   .text._ZN10UART_sizedILj255EE4initERKNS0_8SettingsE:0000000000000000 $t
     /tmp/cc03sYHg.s:9903   .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 $t
     /tmp/cc03sYHg.s:11156  .text._ZN10Net_bufferILj255EE5clearEv:0000000000000000 _ZN10Net_bufferILj255EE5clearEv
     /tmp/cc03sYHg.s:9983   .text._ZN10Net_bufferILj255EE4sizeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:9990   .text._ZN10Net_bufferILj255EE4sizeEv:0000000000000000 _ZN10Net_bufferILj255EE4sizeEv
     /tmp/cc03sYHg.s:10027  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsEclIZ4mainEUltE_EEvT_:0000000000000000 $t
     /tmp/cc03sYHg.s:11201  .text._ZN10UART_sizedILj255EE12is_receivingEv:0000000000000000 _ZN10UART_sizedILj255EE12is_receivingEv
     /tmp/cc03sYHg.s:11255  .text._ZN10Net_bufferILj255EE5frontEv:0000000000000000 _ZN10Net_bufferILj255EE5frontEv
     /tmp/cc03sYHg.s:11880  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv
     /tmp/cc03sYHg.s:11985  .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 _ZN10Net_bufferILj255EE9pop_frontEv
     /tmp/cc03sYHg.s:12055  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev
     /tmp/cc03sYHg.s:12214  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_
     /tmp/cc03sYHg.s:12427  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
     /tmp/cc03sYHg.s:10251  .text._ZN4ListI10SubscriberE8IteratorC2EPS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:10258  .text._ZN4ListI10SubscriberE8IteratorC2EPS0_:0000000000000000 _ZN4ListI10SubscriberE8IteratorC2EPS0_
     /tmp/cc03sYHg.s:10295  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi0EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:12606  .text._ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10335  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi7EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:12659  .text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10375  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi6EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:12717  .text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10415  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi5EEELNS_7PinModeE1EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:12775  .text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10455  .text._ZSt3tieIJ3PinS0_S0_S0_EESt5tupleIJDpRT_EES4_:0000000000000000 $t
     /tmp/cc03sYHg.s:12833  .text._ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_EEC1IvLb1EEES1_S1_S1_S1_
     /tmp/cc03sYHg.s:10502  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi9EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:12885  .text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10542  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE1ELi8EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:12943  .text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10582  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi15EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:13001  .text._ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10622  .text._ZN3mcu4GPIO4initINS_4Pin_ILNS_6PeriphE2ELi14EEELNS_7PinModeE0EEEvv:0000000000000000 $t
     /tmp/cc03sYHg.s:13053  .text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 _ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE
     /tmp/cc03sYHg.s:10662  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:10716  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 $t
     /tmp/cc03sYHg.s:10769  .text._ZN3mcu4GPIO3setILj2EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000034 $d
     /tmp/cc03sYHg.s:10774  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:10828  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000000 $t
     /tmp/cc03sYHg.s:10881  .text._ZN3mcu4GPIO3setILj3EEERS0_NS_9GPIO_bits3AFR2AFE:0000000000000034 $d
     /tmp/cc03sYHg.s:10886  .text._ZN3mcu4GPIO3setILj1EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:10940  .text._ZNSt5arrayIhLj255EE4dataEv:0000000000000000 $t
     /tmp/cc03sYHg.s:13111  .text._ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh:0000000000000000 _ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh
     /tmp/cc03sYHg.s:10979  .text._ZN12InterruptingC2Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:10986  .text._ZN12InterruptingC2Ev:0000000000000000 _ZN12InterruptingC2Ev
     /tmp/cc03sYHg.s:11022  .text._ZN12InterruptingC2Ev:0000000000000020 $d
     /tmp/cc03sYHg.s:14996  .rodata._ZTV12Interrupting:0000000000000000 _ZTV12Interrupting
     /tmp/cc03sYHg.s:10986  .text._ZN12InterruptingC2Ev:0000000000000000 _ZN12InterruptingC1Ev
     /tmp/cc03sYHg.s:11029  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:11035  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_
     /tmp/cc03sYHg.s:11083  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptC2ERS2_:0000000000000038 $d
     /tmp/cc03sYHg.s:14987  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE
     /tmp/cc03sYHg.s:11089  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000000 $t
     /tmp/cc03sYHg.s:11095  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_
     /tmp/cc03sYHg.s:11143  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptC2ERS2_:0000000000000038 $d
     /tmp/cc03sYHg.s:14979  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE
ARM GAS  /tmp/cc03sYHg.s 			page 383


     /tmp/cc03sYHg.s:11149  .text._ZN10Net_bufferILj255EE5clearEv:0000000000000000 $t
     /tmp/cc03sYHg.s:11194  .text._ZN10UART_sizedILj255EE12is_receivingEv:0000000000000000 $t
     /tmp/cc03sYHg.s:11248  .text._ZN10Net_bufferILj255EE5frontEv:0000000000000000 $t
     /tmp/cc03sYHg.s:13147  .text._ZNSt5arrayIhLj255EEixEj:0000000000000000 _ZNSt5arrayIhLj255EEixEj
     /tmp/cc03sYHg.s:11293  .text._ZN10Net_bufferILj255EE3endEv:0000000000000000 $t
     /tmp/cc03sYHg.s:11300  .text._ZN10Net_bufferILj255EE3endEv:0000000000000000 _ZN10Net_bufferILj255EE3endEv
     /tmp/cc03sYHg.s:11340  .text._Z5CRC16IPhEDaT_S1_:0000000000000000 $t
     /tmp/cc03sYHg.s:11347  .text._Z5CRC16IPhEDaT_S1_:0000000000000000 _Z5CRC16IPhEDaT_S1_
     /tmp/cc03sYHg.s:13297  .text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:0000000000000000 _ZNSt5tupleIJhhEEC1IRhS2_Lb1EEEOT_OT0_
     /tmp/cc03sYHg.s:11439  .text._Z5CRC16IPhEDaT_S1_:0000000000000078 $d
     /tmp/cc03sYHg.s:11445  .text._ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 $t
     /tmp/cc03sYHg.s:11452  .text._ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 _ZSt3getILj0EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
     /tmp/cc03sYHg.s:11491  .text._ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 _ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
     /tmp/cc03sYHg.s:11484  .text._ZSt12__get_helperILj0EhJhEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 $t
     /tmp/cc03sYHg.s:11530  .text._ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_
     /tmp/cc03sYHg.s:11523  .text._ZNSt11_Tuple_implILj0EJhhEE7_M_headERS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:11570  .text._ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_
     /tmp/cc03sYHg.s:11563  .text._ZNSt10_Head_baseILj0EhLb0EE7_M_headERS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:11599  .text._ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 $t
     /tmp/cc03sYHg.s:11606  .text._ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 _ZSt3getILj0EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
     /tmp/cc03sYHg.s:11649  .text._ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 _ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE
     /tmp/cc03sYHg.s:11642  .text._ZSt7forwardIOhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 $t
     /tmp/cc03sYHg.s:11678  .text._ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 $t
     /tmp/cc03sYHg.s:11685  .text._ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_:0000000000000000 _ZSt3getILj1EJhhEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS4_
     /tmp/cc03sYHg.s:11724  .text._ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 _ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE
     /tmp/cc03sYHg.s:11717  .text._ZSt12__get_helperILj1EhJEERT0_RSt11_Tuple_implIXT_EJS0_DpT1_EE:0000000000000000 $t
     /tmp/cc03sYHg.s:11763  .text._ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_:0000000000000000 _ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_
     /tmp/cc03sYHg.s:11756  .text._ZNSt11_Tuple_implILj1EJhEE7_M_headERS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:11802  .text._ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_
     /tmp/cc03sYHg.s:11795  .text._ZNSt10_Head_baseILj1EhLb0EE7_M_headERS0_:0000000000000000 $t
     /tmp/cc03sYHg.s:11831  .text._ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 $t
     /tmp/cc03sYHg.s:11838  .text._ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_:0000000000000000 _ZSt3getILj1EJhhEEONSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeEOS4_
     /tmp/cc03sYHg.s:11874  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_CRCEv:0000000000000000 $t
     /tmp/cc03sYHg.s:13189  .text._ZN10Net_bufferILj255EE8pop_backEv:0000000000000000 _ZN10Net_bufferILj255EE8pop_backEv
     /tmp/cc03sYHg.s:11978  .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 $t
     /tmp/cc03sYHg.s:12049  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_03Ev:0000000000000000 $t
     /tmp/cc03sYHg.s:13353  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt
     /tmp/cc03sYHg.s:13442  .text._ZN10Net_bufferILj255EElsEh:0000000000000000 _ZN10Net_bufferILj255EElsEh
     /tmp/cc03sYHg.s:13652  .text._ZN10Net_bufferILj255EElsEt:0000000000000000 _ZN10Net_bufferILj255EElsEt
     /tmp/cc03sYHg.s:13724  .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 _ZN10UART_sizedILj255EE8transmitEv
     /tmp/cc03sYHg.s:12208  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9answer_16IZ4mainEUltE_EEvT_:0000000000000000 $t
     /tmp/cc03sYHg.s:13812  .text._ZN10Net_bufferILj255EErsERh:0000000000000000 _ZN10Net_bufferILj255EErsERh
     /tmp/cc03sYHg.s:13889  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv
     /tmp/cc03sYHg.s:12421  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 $t
     /tmp/cc03sYHg.s:14154  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh
     /tmp/cc03sYHg.s:12599  .text._ZN3mcu4GPIO3setILj0EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:12652  .text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:12705  .text._ZN3mcu4GPIO3setILj7EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/cc03sYHg.s:12710  .text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:12763  .text._ZN3mcu4GPIO3setILj6EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/cc03sYHg.s:12768  .text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:12821  .text._ZN3mcu4GPIO3setILj5EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/cc03sYHg.s:12826  .text._ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_:0000000000000000 $t
     /tmp/cc03sYHg.s:12833  .text._ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_EEC2IvLb1EEES1_S1_S1_S1_
     /tmp/cc03sYHg.s:14199  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_
     /tmp/cc03sYHg.s:12878  .text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:12931  .text._ZN3mcu4GPIO3setILj9EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
ARM GAS  /tmp/cc03sYHg.s 			page 384


     /tmp/cc03sYHg.s:12936  .text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:12989  .text._ZN3mcu4GPIO3setILj8EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/cc03sYHg.s:12994  .text._ZN3mcu4GPIO3setILj15EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:13046  .text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000000 $t
     /tmp/cc03sYHg.s:13099  .text._ZN3mcu4GPIO3setILj14EEERS0_NS_9GPIO_bits5MODER4ModeE:0000000000000034 $d
     /tmp/cc03sYHg.s:13104  .text._ZNSt14__array_traitsIhLj255EE6_S_ptrERA255_Kh:0000000000000000 $t
     /tmp/cc03sYHg.s:13140  .text._ZNSt5arrayIhLj255EEixEj:0000000000000000 $t
     /tmp/cc03sYHg.s:14253  .text._ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj:0000000000000000 _ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj
     /tmp/cc03sYHg.s:13182  .text._ZN10Net_bufferILj255EE8pop_backEv:0000000000000000 $t
     /tmp/cc03sYHg.s:13254  .text._ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 $t
     /tmp/cc03sYHg.s:13261  .text._ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE:0000000000000000 _ZSt7forwardIRhEOT_RNSt16remove_referenceIS1_E4typeE
     /tmp/cc03sYHg.s:13290  .text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:0000000000000000 $t
     /tmp/cc03sYHg.s:13297  .text._ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_:0000000000000000 _ZNSt5tupleIJhhEEC2IRhS2_Lb1EEEOT_OT0_
     /tmp/cc03sYHg.s:14292  .text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_
     /tmp/cc03sYHg.s:13347  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9check_regEt:0000000000000000 $t
     /tmp/cc03sYHg.s:14408  .text._ZN10Net_bufferILj255EErsERt:0000000000000000 _ZN10Net_bufferILj255EErsERt
     /tmp/cc03sYHg.s:13435  .text._ZN10Net_bufferILj255EElsEh:0000000000000000 $t
     /tmp/cc03sYHg.s:13503  .text._ZNSt5arrayIhLj2EEixEj:0000000000000000 $t
     /tmp/cc03sYHg.s:13510  .text._ZNSt5arrayIhLj2EEixEj:0000000000000000 _ZNSt5arrayIhLj2EEixEj
     /tmp/cc03sYHg.s:13552  .text._ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj:0000000000000000 _ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj
     /tmp/cc03sYHg.s:13545  .text._ZNSt14__array_traitsIhLj2EE6_S_refERA2_Khj:0000000000000000 $t
     /tmp/cc03sYHg.s:13584  .text._ZN10Net_bufferILj255EE8to_bytesEt:0000000000000000 $t
     /tmp/cc03sYHg.s:13591  .text._ZN10Net_bufferILj255EE8to_bytesEt:0000000000000000 _ZN10Net_bufferILj255EE8to_bytesEt
     /tmp/cc03sYHg.s:13645  .text._ZN10Net_bufferILj255EElsEt:0000000000000000 $t
     /tmp/cc03sYHg.s:13717  .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 $t
     /tmp/cc03sYHg.s:13805  .text._ZN10Net_bufferILj255EErsERh:0000000000000000 $t
     /tmp/cc03sYHg.s:13883  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE11check_valueEv:0000000000000000 $t
     /tmp/cc03sYHg.s:14148  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12set_high_bitEh:0000000000000000 $t
     /tmp/cc03sYHg.s:14192  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14500  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_
     /tmp/cc03sYHg.s:14554  .text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_
     /tmp/cc03sYHg.s:14199  .text._ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC2ES1_S1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC1ES1_S1_S1_S1_
     /tmp/cc03sYHg.s:14246  .text._ZNSt14__array_traitsIhLj255EE6_S_refERA255_Khj:0000000000000000 $t
     /tmp/cc03sYHg.s:14285  .text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:0000000000000000 $t
     /tmp/cc03sYHg.s:14598  .text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:0000000000000000 _ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_
     /tmp/cc03sYHg.s:14648  .text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_
     /tmp/cc03sYHg.s:14292  .text._ZNSt11_Tuple_implILj0EJhhEEC2IRhJS2_EvEEOT_DpOT0_:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEEC1IRhJS2_EvEEOT_DpOT0_
     /tmp/cc03sYHg.s:14345  .text._ZN10Net_bufferILj255EE10from_bytesEhh:0000000000000000 $t
     /tmp/cc03sYHg.s:14352  .text._ZN10Net_bufferILj255EE10from_bytesEhh:0000000000000000 _ZN10Net_bufferILj255EE10from_bytesEhh
     /tmp/cc03sYHg.s:14401  .text._ZN10Net_bufferILj255EErsERt:0000000000000000 $t
     /tmp/cc03sYHg.s:14493  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14696  .text._ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_
     /tmp/cc03sYHg.s:14749  .text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_
     /tmp/cc03sYHg.s:14500  .text._ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC2ES1_S1_S1_:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC1ES1_S1_S1_
     /tmp/cc03sYHg.s:14547  .text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14554  .text._ZNSt10_Head_baseILj0ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EEC1ES1_
     /tmp/cc03sYHg.s:14591  .text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:0000000000000000 $t
     /tmp/cc03sYHg.s:14793  .text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_
     /tmp/cc03sYHg.s:14598  .text._ZNSt11_Tuple_implILj1EJhEEC2IRhEEOT_:0000000000000000 _ZNSt11_Tuple_implILj1EJhEEC1IRhEEOT_
     /tmp/cc03sYHg.s:14641  .text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:0000000000000000 $t
     /tmp/cc03sYHg.s:14648  .text._ZNSt10_Head_baseILj0EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EEC1IRhEEOT_
     /tmp/cc03sYHg.s:14689  .text._ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14841  .text._ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_
     /tmp/cc03sYHg.s:14887  .text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_
     /tmp/cc03sYHg.s:14696  .text._ZNSt11_Tuple_implILj2EJR3PinS1_EEC2ES1_S1_:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_EEC1ES1_S1_
     /tmp/cc03sYHg.s:14742  .text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14749  .text._ZNSt10_Head_baseILj1ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EEC1ES1_
ARM GAS  /tmp/cc03sYHg.s 			page 385


     /tmp/cc03sYHg.s:14786  .text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:0000000000000000 $t
     /tmp/cc03sYHg.s:14793  .text._ZNSt10_Head_baseILj1EhLb0EEC2IRhEEOT_:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EEC1IRhEEOT_
     /tmp/cc03sYHg.s:14834  .text._ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14931  .text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_
     /tmp/cc03sYHg.s:14841  .text._ZNSt11_Tuple_implILj3EJR3PinEEC2ES1_:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinEEC1ES1_
     /tmp/cc03sYHg.s:14880  .text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14887  .text._ZNSt10_Head_baseILj2ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EEC1ES1_
     /tmp/cc03sYHg.s:14924  .text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:0000000000000000 $t
     /tmp/cc03sYHg.s:14931  .text._ZNSt10_Head_baseILj3ER3PinLb0EEC2ES1_:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EEC1ES1_
     /tmp/cc03sYHg.s:14968  .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 $d
     /tmp/cc03sYHg.s:15164  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
     /tmp/cc03sYHg.s:14976  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 $d
     /tmp/cc03sYHg.s:15204  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
     /tmp/cc03sYHg.s:14984  .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 $d
     /tmp/cc03sYHg.s:15242  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
     /tmp/cc03sYHg.s:14993  .rodata._ZTV12Interrupting:0000000000000000 $d
     /tmp/cc03sYHg.s:15005  .rodata._ZTV5Timer:0000000000000000 _ZTV5Timer
     /tmp/cc03sYHg.s:15002  .rodata._ZTV5Timer:0000000000000000 $d
     /tmp/cc03sYHg.s:15011  .rodata._ZTV14TickSubscriber:0000000000000000 $d
     /tmp/cc03sYHg.s:15020  .rodata._ZTV10Subscriber:0000000000000000 $d
     /tmp/cc03sYHg.s:15028  .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/cc03sYHg.s:15034  .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/cc03sYHg.s:15106  .text._Z41__static_initialization_and_destruction_0ii:0000000000000064 $d
     /tmp/cc03sYHg.s:15118  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE4sizeE:0000000000000000 $d
     /tmp/cc03sYHg.s:15121  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE4sizeE:0000000000000000 _ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE4sizeE
     /tmp/cc03sYHg.s:15124  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE5tableE:0000000000000000 $d
     /tmp/cc03sYHg.s:15127  .rodata._ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE5tableE:0000000000000000 _ZN4meta13generate_implIL_ZN12_GLOBAL__N_14fiboEjESt16integer_sequenceIjJLj0ELj1ELj2ELj3ELj4ELj5EEEE5tableE
     /tmp/cc03sYHg.s:15135  .rodata._ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE:0000000000000000 $d
     /tmp/cc03sYHg.s:15138  .rodata._ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE:0000000000000000 _ZN4metaL8generateIL_ZN12_GLOBAL__N_14fiboEjELj6EEE
     /tmp/cc03sYHg.s:15146  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE:0000000000000000 $d
     /tmp/cc03sYHg.s:15149  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE8InRegQtyE
     /tmp/cc03sYHg.s:15152  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE:0000000000000000 $d
     /tmp/cc03sYHg.s:15155  .rodata._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE9OutRegQtyE
     /tmp/cc03sYHg.s:15158  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15198  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15280  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv
     /tmp/cc03sYHg.s:15236  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15327  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv
     /tmp/cc03sYHg.s:15274  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12dmaInterruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15374  .text._ZN10UART_sizedILj255EE14is_tx_completeEv:0000000000000000 _ZN10UART_sizedILj255EE14is_tx_completeEv
     /tmp/cc03sYHg.s:15321  .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13uartInterruptEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15421  .text._ZN10UART_sizedILj255EE10is_rx_IDLEEv:0000000000000000 _ZN10UART_sizedILj255EE10is_rx_IDLEEv
     /tmp/cc03sYHg.s:15367  .text._ZN10UART_sizedILj255EE14is_tx_completeEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15414  .text._ZN10UART_sizedILj255EE10is_rx_IDLEEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15509  .text._ZN10Net_bufferILj255EE8set_sizeEj:0000000000000000 _ZN10Net_bufferILj255EE8set_sizeEj
     /tmp/cc03sYHg.s:15502  .text._ZN10Net_bufferILj255EE8set_sizeEj:0000000000000000 $t
     /tmp/cc03sYHg.s:15557  .text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/cc03sYHg.s:15563  .text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 _GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv
     /tmp/cc03sYHg.s:15588  .text._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000014 $d
     /tmp/cc03sYHg.s:15593  .init_array:0000000000000000 $d
                           .group:0000000000000000 _ZN4ListI10SubscriberEC5Ev
                           .group:0000000000000000 _ZN9PublisherC5Ev
                           .group:0000000000000000 _ZN11TickUpdaterC5Ev
                           .group:0000000000000000 _ZN8ListableI10SubscriberEC5Ev
                           .group:0000000000000000 _ZN10SubscriberC5Ev
                           .group:0000000000000000 _ZN14TickSubscriberC5Ev
                           .group:0000000000000000 _ZN3PinC5ERN3mcu4GPIOEi
ARM GAS  /tmp/cc03sYHg.s 			page 386


                           .group:0000000000000000 _ZN9InterruptC5E9IRQn_Type
                           .group:0000000000000000 _ZN4ListI10SubscriberE8IteratorC5Ev
                           .group:0000000000000000 _ZN10Net_bufferILj255EEC5Ev
                           .group:0000000000000000 _ZN10UART_sizedILj255EEC5ER3PinS2_S2_RN3mcu5USARTERNS3_3DMAERNS3_10DMA_streamES9_NS3_6PeriphENS6_7ChannelE
                           .group:0000000000000000 _ZN4ListI10SubscriberE8IteratorC5EPS0_
                           .group:0000000000000000 _ZN12InterruptingC5Ev
                           .group:0000000000000000 _ZNSt5tupleIJR3PinS1_S1_S1_EEC5IvLb1EEES1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt5tupleIJhhEEC5IRhS2_Lb1EEEOT_OT0_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj0EJR3PinS1_S1_S1_EEC5ES1_S1_S1_S1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj0EJhhEEC5IRhJS2_EvEEOT_DpOT0_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj1EJR3PinS1_S1_EEC5ES1_S1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj0ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj1EJhEEC5IRhEEOT_
                           .group:0000000000000000 _ZNSt10_Head_baseILj0EhLb0EEC5IRhEEOT_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj2EJR3PinS1_EEC5ES1_S1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj1ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj1EhLb0EEC5IRhEEOT_
                           .group:0000000000000000 _ZNSt11_Tuple_implILj3EJR3PinEEC5ES1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj2ER3PinLb0EEC5ES1_
                           .group:0000000000000000 _ZNSt10_Head_baseILj3ER3PinLb0EEC5ES1_

UNDEFINED SYMBOLS
__aeabi_uidiv
memset
__cxa_pure_virtual
