.TH "RCC_ClkInitTypeDef" 3 "Version 1.0.0" "Radar" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_ClkInitTypeDef \- RCC System, AHB and APB buses clock configuration structure definition\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <stm32g0xx_hal_rcc\&.h>\fP
.SS "Public Attributes"

.in +1c
.ti -1c
.RI "uint32_t \fBClockType\fP"
.br
.ti -1c
.RI "uint32_t \fBSYSCLKSource\fP"
.br
.ti -1c
.RI "uint32_t \fBAHBCLKDivider\fP"
.br
.ti -1c
.RI "uint32_t \fBAPB1CLKDivider\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
RCC System, AHB and APB buses clock configuration structure definition\&. 
.SH "Member Data Documentation"
.PP 
.SS "uint32_t RCC_ClkInitTypeDef::AHBCLKDivider"
The AHB clock (HCLK) divider\&. This clock is derived from the system clock (SYSCLK)\&. This parameter can be a value of \fBAHB Clock Source\fP 
.br
 
.SS "uint32_t RCC_ClkInitTypeDef::APB1CLKDivider"
The APB1 clock (PCLK1) divider\&. This clock is derived from the AHB clock (HCLK)\&. This parameter can be a value of \fBAPB Clock Source\fP 
.SS "uint32_t RCC_ClkInitTypeDef::ClockType"
The clock to be configured\&. This parameter can be a combination of \fBSystem Clock Type\fP 
.br
 
.SS "uint32_t RCC_ClkInitTypeDef::SYSCLKSource"
The clock source used as system clock (SYSCLK)\&. This parameter can be a value of \fBSystem Clock Source\fP 
.br
 

.SH "Author"
.PP 
Generated automatically by Doxygen for Radar from the source code\&.
