var ISO_STRATCONTROL_GLITCH_com0cmnlogiccmn_suswellisolation_en_h = [['com0/cmn_sus/cmn_diggt_to_sus_and', 'com0/cmnlogic/cmn_suswell/os_dg_isolation_en_h'], ['com0/cmn_ugt/cldiggt_to_dl_and_iso', 'com0/cmnlogic/cmn_vnnaonwell/oa_dg_isolation_en_h'], ['com0/cmn_ugt_socside_out/cl_and_iso_core_out_dig', 'com0/cmnlogic/core_out_els/o_dig_isolation_en'], ['com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ram0_no_lkf', 'com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst/o_diggt_to_ram_isolation_en'], ['com0/cmn_ramsus_uc1_ram1/cmn_diggt_to_ramsus_and_uc1_ram1', 'com0/cmnlogic/uc_unit/ramwrap/uc_ramwrap_iso_inst1/o_diggt_to_ram_isolation_en'], ['com0/cmn_ramsus_uc1_ram0/cmn_diggt_to_ramsus_and_uc1_ram0', 'com0/cmnlogic/uc_unit/uc_iso_inst/o_diggt_to_ram_isolation_en'], ['com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2_ram0', 'com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst/o_diggt_to_ram_isolation_en'], ['com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2_ram1', 'com0/cmnlogic/uc_unit_x16/ramwrap/uc_ramwrap_iso_inst1/o_diggt_to_ram_isolation_en'], ['com0/cmn_ramsus_uc2/cmn_diggt_to_ramsus_and_uc2', 'com0/cmnlogic/uc_unit_x16/uc_iso_inst/o_diggt_to_ram_isolation_en']] ;
var ISO_STRATCONTROL_GLITCH_com0cmnlogiccmn_suswellisolation_en_h_TracePath = [[1, 'com0/cmnlogic/cmn_suswell/I_AND_isolation_en_h/OUT', 'BITWISE_AND'], [2, 'com0/cmnlogic/cmn_suswell/I_BNOT_N_27/OUT', 'BITWISE_NOT'], [3, 'com0/cmnlogic/cmn_suswell/i_dfx_fscan_mode', 'input pin'], [4, 'com0/cmnlogic/cmn_vnnaonwell/o_dfx_fscan_mode_prot', 'output pin'], [5, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/o_dfx_fscan_mode_prot', 'output pin'], [6, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/o', 'output pin'], [7, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/clkout', 'output pin'], [8, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo2/clkout', 'output pin'], [9, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo2/ctech_lib_clk_inv_dcszo1/clkout', 'INVERTER'], [10, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo1/clkout', 'output pin'], [11, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo1/ctech_lib_clk_nand_dcszo1/clkout', 'NAND'], [12, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_BNOT_dfx_bi_mode_b/OUT', 'BITWISE_NOT'], [13, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_OR_dfx_bi_mode/OUT', 'BITWISE_OR'], [14, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_AND_N_13/OUT', 'BITWISE_AND'], [15, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_BNOT_N_12/OUT', 'BITWISE_NOT'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/o_enable_scan_isolation', 'output pin'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/o_enable_scan_isolation', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[28]', 'output pin'], [19, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[28]', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_com0cmnlogiccmn_vnnaonwelloa_sus_isolation_en_h_post_scan = [['com0/cmn_ramsus_uc1_ram0/cmn_vccdsus_to_ramsus_or_iso_uc1_ram0', 'com0/cmnlogic/cmn_vnnaonwell/oa_sus_isolation_en_h_post_scan']] ;
var ISO_STRATCONTROL_GLITCH_com0cmnlogiccmn_vnnaonwelloa_sus_isolation_en_h_post_scan_TracePath = [[1, 'com0/cmnlogic/cmn_vnnaonwell/oa_sus_isolation_en_h_post_scan', 'output pin'], [2, 'com0/cmnlogic/cmn_vnnaonwell/I_AND_oa_sus_isolation_en_h_post_scan/OUT', 'BITWISE_AND'], [3, 'com0/cmnlogic/cmn_vnnaonwell/I_BNOT_N_114/OUT', 'BITWISE_NOT'], [4, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/o_dfx_fscan_mode_prot', 'output pin'], [5, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/o', 'output pin'], [6, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/clkout', 'output pin'], [7, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo2/clkout', 'output pin'], [8, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo2/ctech_lib_clk_inv_dcszo1/clkout', 'INVERTER'], [9, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo1/clkout', 'output pin'], [10, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/dfx_fscan_mode_bi_prot/ctech_lib_clk_and_inst/ctech_lib_clk_and_dcszo1/ctech_lib_clk_nand_dcszo1/clkout', 'NAND'], [11, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_BNOT_dfx_bi_mode_b/OUT', 'BITWISE_NOT'], [12, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_OR_dfx_bi_mode/OUT', 'BITWISE_OR'], [13, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_AND_N_13/OUT', 'BITWISE_AND'], [14, 'com0/cmnlogic/cmn_vnnaonwell/bi_scan_disable/I_BNOT_N_12/OUT', 'BITWISE_NOT'], [15, 'com0/cmnlogic/i_cmn_dfx_ug/o_enable_scan_isolation', 'output pin'], [16, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/o_enable_scan_isolation', 'output pin'], [17, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout[28]', 'output pin'], [18, 'com0/cmnlogic/i_cmn_dfx_ug/cmn_dfxmaster_sus/tap_sus_cfg_datareg/pdataout/Q[28]', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_0pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_0/dl_ugt/and_iso_susgt_dig_out', 'lane_0/core_output_els/o_sus_isolation_en_h'], ['lane_0/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_0pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_0pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_0/dl_ugt/and_iso_diggt_dig_out', 'lane_0/core_output_els/o_vccdg_isolation_en_h'], ['lane_0/dl_sus/dl_dig_to_sus_and_iso', 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_0/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_0pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_1pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_1/dl_ugt/and_iso_susgt_dig_out', 'lane_1/core_output_els/o_sus_isolation_en_h'], ['lane_1/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_1pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_1pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_1/dl_ugt/and_iso_diggt_dig_out', 'lane_1/core_output_els/o_vccdg_isolation_en_h'], ['lane_1/dl_sus/dl_dig_to_sus_and_iso', 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_1/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_1pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_10pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_10/dl_ugt/and_iso_susgt_dig_out', 'lane_10/core_output_els/o_sus_isolation_en_h'], ['lane_10/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_10pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_10pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_10/dl_ugt/and_iso_diggt_dig_out', 'lane_10/core_output_els/o_vccdg_isolation_en_h'], ['lane_10/dl_sus/dl_dig_to_sus_and_iso', 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_10/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_10pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_11pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_11/dl_ugt/and_iso_susgt_dig_out', 'lane_11/core_output_els/o_sus_isolation_en_h'], ['lane_11/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_11pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_11pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_11/dl_ugt/and_iso_diggt_dig_out', 'lane_11/core_output_els/o_vccdg_isolation_en_h'], ['lane_11/dl_sus/dl_dig_to_sus_and_iso', 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_11/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_11pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_12pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_12/dl_ugt/and_iso_susgt_dig_out', 'lane_12/core_output_els/o_sus_isolation_en_h'], ['lane_12/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_12pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_12pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_12/dl_ugt/and_iso_diggt_dig_out', 'lane_12/core_output_els/o_vccdg_isolation_en_h'], ['lane_12/dl_sus/dl_dig_to_sus_and_iso', 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_12/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_12pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_13pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_13/dl_ugt/and_iso_susgt_dig_out', 'lane_13/core_output_els/o_sus_isolation_en_h'], ['lane_13/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_13pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_13pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_13/dl_ugt/and_iso_diggt_dig_out', 'lane_13/core_output_els/o_vccdg_isolation_en_h'], ['lane_13/dl_sus/dl_dig_to_sus_and_iso', 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_13/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_13pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_14pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_14/dl_ugt/and_iso_susgt_dig_out', 'lane_14/core_output_els/o_sus_isolation_en_h'], ['lane_14/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_14pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_14pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_14/dl_ugt/and_iso_diggt_dig_out', 'lane_14/core_output_els/o_vccdg_isolation_en_h'], ['lane_14/dl_sus/dl_dig_to_sus_and_iso', 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_14/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_14pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_15pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_15/dl_ugt/and_iso_susgt_dig_out', 'lane_15/core_output_els/o_sus_isolation_en_h'], ['lane_15/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_15pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_15pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_15/dl_ugt/and_iso_diggt_dig_out', 'lane_15/core_output_els/o_vccdg_isolation_en_h'], ['lane_15/dl_sus/dl_dig_to_sus_and_iso', 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_15/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_15pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_2pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_2/dl_ugt/and_iso_susgt_dig_out', 'lane_2/core_output_els/o_sus_isolation_en_h'], ['lane_2/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_2pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_2pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_2/dl_ugt/and_iso_diggt_dig_out', 'lane_2/core_output_els/o_vccdg_isolation_en_h'], ['lane_2/dl_sus/dl_dig_to_sus_and_iso', 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_2/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_2pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_3pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_3/dl_ugt/and_iso_susgt_dig_out', 'lane_3/core_output_els/o_sus_isolation_en_h'], ['lane_3/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_3pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_3pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_3/dl_ugt/and_iso_diggt_dig_out', 'lane_3/core_output_els/o_vccdg_isolation_en_h'], ['lane_3/dl_sus/dl_dig_to_sus_and_iso', 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_3/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_3pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_4pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_4/dl_ugt/and_iso_susgt_dig_out', 'lane_4/core_output_els/o_sus_isolation_en_h'], ['lane_4/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_4pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_4pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_4/dl_ugt/and_iso_diggt_dig_out', 'lane_4/core_output_els/o_vccdg_isolation_en_h'], ['lane_4/dl_sus/dl_dig_to_sus_and_iso', 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_4/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_4pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_5pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_5/dl_ugt/and_iso_susgt_dig_out', 'lane_5/core_output_els/o_sus_isolation_en_h'], ['lane_5/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_5pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_5pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_5/dl_ugt/and_iso_diggt_dig_out', 'lane_5/core_output_els/o_vccdg_isolation_en_h'], ['lane_5/dl_sus/dl_dig_to_sus_and_iso', 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_5/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_5pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_6pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_6/dl_ugt/and_iso_susgt_dig_out', 'lane_6/core_output_els/o_sus_isolation_en_h'], ['lane_6/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_6pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_6pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_6/dl_ugt/and_iso_diggt_dig_out', 'lane_6/core_output_els/o_vccdg_isolation_en_h'], ['lane_6/dl_sus/dl_dig_to_sus_and_iso', 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_6/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_6pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_7pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_7/dl_ugt/and_iso_susgt_dig_out', 'lane_7/core_output_els/o_sus_isolation_en_h'], ['lane_7/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_7pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_7pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_7/dl_ugt/and_iso_diggt_dig_out', 'lane_7/core_output_els/o_vccdg_isolation_en_h'], ['lane_7/dl_sus/dl_dig_to_sus_and_iso', 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_7/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_7pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_8pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_8/dl_ugt/and_iso_susgt_dig_out', 'lane_8/core_output_els/o_sus_isolation_en_h'], ['lane_8/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_8pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_8pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_8/dl_ugt/and_iso_diggt_dig_out', 'lane_8/core_output_els/o_vccdg_isolation_en_h'], ['lane_8/dl_sus/dl_dig_to_sus_and_iso', 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_8/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_8pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_9pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h = [['lane_9/dl_ugt/and_iso_susgt_dig_out', 'lane_9/core_output_els/o_sus_isolation_en_h'], ['lane_9/dl_ugt/dl_sus_to_ugt_and_iso', 'lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_sus_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_9pcs_acu_glueacu_top0acu_vnnaon_top0acu_aonwell_pwrctrl0oa_sus_isolation_en_h_TracePath = [[1, 'lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'output pin'], [2, 'lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/I_AND_oa_sus_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCH_lane_9pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h = [['lane_9/dl_ugt/and_iso_diggt_dig_out', 'lane_9/core_output_els/o_vccdg_isolation_en_h'], ['lane_9/dl_sus/dl_dig_to_sus_and_iso', 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/os_vccdg_isolation_en_h'], ['lane_9/dl_dig_to_ana/dl_dig_to_ana_and_iso', 'lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/oa_vccdg_isolation_en_h']] ;
var ISO_STRATCONTROL_GLITCH_lane_9pcs_acu_glueacu_top0acu_suswell_top0acu_suswell_pwrctrl0os_dig_isolation_en_h_TracePath = [[1, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'output pin'], [2, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/I_AND_os_dig_isolation_en_h/OUT', 'BITWISE_AND'], [3, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h_pre_scan/Q', 'SEQ_FF']] ;
var ISO_STRATCONTROL_GLITCHsummary = [['com0/cmnlogic/cmn_suswell/isolation_en_h', 'BITWISE_NOT', 9, 'com0/cmnlogic/cmn_suswell/isolation_en_h'], ['com0/cmnlogic/cmn_vnnaonwell/oa_sus_isolation_en_h_post_scan', 'BITWISE_AND', 1, 'com0/cmnlogic/cmn_vnnaonwell/oa_sus_isolation_en_h_post_scan'], ['lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_0/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_0/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_1/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_1/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_10/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_10/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_11/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_11/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_12/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_12/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_13/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_13/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_14/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_14/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_15/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_15/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_2/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_2/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_3/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_3/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_4/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_4/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_5/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_5/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_6/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_6/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_7/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_7/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_8/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_8/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h'], ['lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h', 'BITWISE_AND', 2, 'lane_9/pcs_acu_glue/acu_top0/acu_vnnaon_top0/acu_aonwell_pwrctrl0/oa_sus_isolation_en_h'], ['lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h', 'BITWISE_AND', 3, 'lane_9/pcs_acu_glue/acu_top0/acu_suswell_top0/acu_suswell_pwrctrl0/os_dig_isolation_en_h']] ;
