// File for initializing hm0360
0103_00
0370_00
0371_01
0372_01

// BLC control
1000_01
1003_04
1004_04
1007_01
1008_04
1009_04
100a_03

// Output format control
1014_0C

// Reserved regs
101D_00
101E_01
101F_00
1020_01
1021_00

3112_00  // PCLKO_polarity falling

0300_0b  // Core = 24MHz PCLKO = 24MHz I2C = 12MHz
0301_0A  // MIPI pre-dev (default)
0302_77  // PMU/MIPI pre-dev (default)

3024_08  // Disable context switching
3112_00  // PCLKO_polarity falling

////////////////////////////////////////////////////////////////
// Automatic Exposure config
2000_5F  // Automatic Exposure (NOTE: Auto framerate enabled)
2001_00  // AE_CTRL1

2031_20  // AE T damping factor
2032_00  // AE N damping factor
2034_64  // AE target
2035_0A  // AE min target mean
2036_23  // AE target zone
2037_03  // AE converge in threshold
2038_05  // AE converge out threshold

// (HIMAX_FRAME_LENGTH_QVGA - 4) >> 8  and then (HIMAX_FRAME_LENGTH_QVGA - 4) & 0xff
// note: HIMAX_FRAME_LENGTH_QVGA = 0x109
2029_01  // MAX_INTG_H
202a_05  // MAX_INTG_L

202b_04  // Maximum analog gain
202c_03
202d_3F
0202_01
0203_08

2080_6A
2083_01
209b_01
209e_06
2061_00  // Interrupt in level mode.
2081_F0
2082_F0

////////////////////////////////////////////////////////////////
// set frame dims
// {*0x341, *0x340} = HIMAX_FRAME_LENGTH_QVGA (=0x109)
// {*0x342, *0x343} = HIMAX_LINE_LEN_PCK_QVGA (=0x178)
0340_01
0341_09
0342_01
0343_78

0380_00  // H_SUBSAMPLE
0381_00  // V_SUBSAMPLE
0382_00  // BINNING_MODE
3030_00  // WIN_MODE
0101_00  // IMG_ORIENTATION
0104_01  // COMMAND_UPDATE

/// SYNC function config.
3010_00
3013_01
3019_00
301A_00
301B_20
301C_FF

// PREMETER config.
3026_03
3027_81
3028_01
3029_00
302A_30
302E_00
302F_00

// Magic regs.
302B_2A
302C_00
302D_03
3031_01
3051_00
305C_03
3060_00
3061_FA
3062_FF
3063_FF
3064_FF
3065_FF
3066_FF
3067_FF
3068_FF
3069_FF
306A_FF
306B_FF
306C_FF
306D_FF
306E_FF
306F_FF
3070_FF
3071_FF
3072_FF
3073_FF
3074_FF
3075_FF
3076_FF
3077_FF
3078_FF
3079_FF
307A_FF
307B_FF
307C_FF
307D_FF
307E_FF
307F_FF
3080_01
3081_01
3082_03
3083_20
3084_00
3085_20
3086_00
3087_20
3088_00
3089_04
3094_02
3095_02
3096_00
3097_02
3098_00
3099_02
309E_05
309F_02
30A0_02
30A1_00
30A2_08
30A3_00
30A4_20
30A5_04
30A6_02
30A7_02
30A8_01
30A9_00
30AA_02
30AB_34
30B0_03
30C4_10
30C5_01
30C6_BF
30C7_00
30C8_00
30CB_FF
30CC_FF
30CD_7F
30CE_7F
30D3_01
30D4_FF
30D5_00
30D6_40
30D7_00
30D8_A7
30D9_05
30DA_01
30DB_40
30DC_00
30DD_27
30DE_05
30DF_07
30E0_40
30E1_00
30E2_27
30E3_05
30E4_47
30E5_30
30E6_00
30E7_27
30E8_05
30E9_87
30EA_30
30EB_00
30EC_27
30ED_05
30EE_00
30EF_40
30F0_00
30F1_A7
30F2_05
30F3_01
30F4_40
30F5_00
30F6_27
30F7_05
30F8_07
30F9_40
30FA_00
30FB_27
30FC_05
30FD_47
30FE_30
30FF_00
3100_27
3101_05
3102_87
3103_30
3104_00
3105_27
3106_05
310B_10
3113_A0
3114_67
3115_42
3116_10
3117_0A
3118_3F
311C_10
311D_06
311E_0F
311F_0E
3120_0D
3121_0F
3122_00
3123_1D
3126_03
3128_57
312A_11
312B_41
312E_00
312F_00
3130_0C
3141_2A
3142_9F
3147_18
3149_18
314B_01
3150_50
3152_00
3156_2C
315A_0A
315B_2F
315C_E0
315F_02
3160_1F
3163_1F
3164_7F
3165_7F
317B_94
317C_00
317D_02
318C_00

// pclk polarity
3112_04

// non-gated pclk
1014_0b

0104_01
0100_06
