# ğŸš¦ Traffic Light Controller - FSM Based | Verilog

**Author:** Amaan Sami  
**Last Updated:** July 2025

---

## ğŸ“Œ Overview

This project implements a **Finite State Machine (FSM)** based **Traffic Light Controller** using **Verilog HDL**.  
It controls traffic flow at a four-way intersection:

- **Road A (Eastâ€“West)** is given higher priority  
- **Road B (Northâ€“South)** is managed using vehicle sensors `Sa` and `Sb`

### â± Timing Details

- Each **FSM state = 5 seconds** in real hardware (100 MHz clock)  
- **Total FSM states = 28**, so **one complete cycle = 140 seconds**  
- For simulation, each state = **5 microseconds** to accelerate testing

---

## âœ… Key Features

- ğŸ” **28-state FSM** for realistic traffic timing  
- ğŸ›‘ Controls **Red, Yellow, Green** for both roads  
- ğŸ¯ Intelligent control via sensor inputs `Sa` and `Sb`  
- ğŸ”§ **Parameterizable tick counter**  
- ğŸ§ª **Full-featured testbench** simulating real traffic cases  
- ğŸ“Š Generates **VCD waveform** for GTKWave

---

## âš™ï¸ Design Architecture

### ğŸ§± Block Diagram  
![Block Diagram](./Traffic_light_controller_Block_Diagram.jpg)

The system has two core components:

- **Tick Generator** â€“ Generates periodic enable pulses (5s real / 5Âµs sim)  
- **FSM Controller** â€“ 28-state machine handling signal transitions

---

## ğŸ› ï¸ Module 1: `Traffic_light_controller.v`

### ğŸ“¥ Inputs

| Signal | Direction | Description                        |
|--------|-----------|------------------------------------|
| clk    | Input     | 100 MHz system clock               |
| reset  | Input     | Active-low asynchronous reset      |
| enable | Input     | Master enable signal               |
| Sa     | Input     | Sensor on Road A (Eastâ€“West)       |
| Sb     | Input     | Sensor on Road B (Northâ€“South)     |

### ğŸ“¤ Outputs

| Signal      | Description              |
|-------------|--------------------------|
| R_a/Y_a/G_a | Lights for Road A        |
| R_b/Y_b/G_b | Lights for Road B        |

---

## ğŸ› FSM State Diagram  
![State Diagram](./Traffic_light_controller_State_Diagram.jpg)

### â± State Timings (5s per state in hardware)

| State Group     | States   | Duration | Road A | Road B |
|------------------|----------|----------|--------|--------|
| Road A Green      | S0â€“S13   | 70 sec   | Green  | Red    |
| Road A Yellow     | S14â€“S15  | 10 sec   | Yellow | Red    |
| Road B Green      | S16â€“S25  | 50 sec   | Red    | Green  |
| Road B Yellow     | S26â€“S27  | 10 sec   | Red    | Yellow |

---

## ğŸ› ï¸ Module 2: `counter_tick_5_sec.v`

### ğŸ§© Parameterization

```verilog
parameter FINAL_VALUE = 33'd500_000_000  // 5 seconds at 100 MHz
```

> In simulation, use:

```verilog
.FINAL_VALUE(33'd500)  // 5 Âµs tick for faster testing
```

---

## ğŸ§  Why Use 28 FSM States?

- âŒ› Allows **exact time delays** via clock ticks  
- ğŸ§  Simplifies debugging with fine-grain transitions  
- ğŸ”¬ Supports detailed **waveform inspection**  
- ğŸ§± Scalable for adding more real-time logic  
- ğŸ›¡ Improves **real-world safety** simulation

---

## ğŸ¤– Sample Sensor Logic

```verilog
S25: begin
    if (~Sa && Sb) q_next = S25;         // Hold if only Road B has vehicles
    else if (Sa || ~Sb) q_next = S26;    // Switch if A has traffic or B is clear
    else q_next = S25;
end
```

---

## ğŸ”¬ Testbench Simulation

### ğŸ§ª Diagram  
![Simulation](./Traffic_light_simulation.png)

### âœ… Test Scenarios

| Time (Âµs) | Sa | Sb | Description              |
|----------|----|----|--------------------------|
| 0â€“50     | 1  | 0  | Traffic on Road A        |
| 50â€“100   | 0  | 1  | Vehicle on Road B        |
| 100â€“160  | 1  | 1  | Both roads active        |
| 160â€“180  | 0  | 1  | Only Road B active       |
| 180â€“200  | 1  | 1  | Both active again        |

---

## â–¶ï¸ Simulation Instructions

```bash
# Compile
iverilog -o sim Traffic_light_controller.v Traffic_light_controller_tb.v

# Run
vvp sim

# View waveform
gtkwave traffic.vcd
```

> Include the following in testbench:
```verilog
$dumpfile("traffic.vcd");
$dumpvars;
```

---

## ğŸ“ˆ Expected Waveform Output

```
Time(Âµs) | Sa | Sb | Road A | Road B
------------------------------------
0â€“50     | 1  | 0  | Green  | Red
50â€“60    | 0  | 1  | Yellow | Red
60â€“110   | 0  | 1  | Red    | Green
110â€“120  | 1  | 1  | Red    | Yellow
120â€“170  | 1  | 1  | Green  | Red
... continues for full FSM cycle
```

---

## ğŸ“ File Structure

```
â”œâ”€â”€ Traffic_light_controller.v         # FSM Controller
â”œâ”€â”€ counter_tick_5_sec.v               # Tick Generator
â”œâ”€â”€ Traffic_light_controller_tb.v      # Testbench
â”œâ”€â”€ README.md                          # This file
â”œâ”€â”€ Traffic_light_controller_Block_Diagram.jpg
â”œâ”€â”€ Traffic_light_controller_State_Diagram.jpg
â””â”€â”€ Traffic_light_simulation.png       # Testbench simulation output
```

---

## ğŸ‘¨â€ğŸ’» Developed By

**Amaan Sami**  
Final Year ECE | MANIT Bhopal  
ğŸ“§ amaansami2003@gmail.com  
ğŸ“± 9752118446  

---

> \"Design realistic, test smartly. Simulate like it's hardware.\"
