

================================================================
== Vivado HLS Report for 'normalize_0_0_0_0_0_s'
================================================================
* Date:           Tue Nov 24 16:18:23 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 3.609 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i60 @_ssdm_op_Read.ap_auto.i60(i60 %data_V_read)" [firmware/nnet_utils/nnet_batchnorm.h:49]   --->   Operation 2 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)" [firmware/nnet_utils/nnet_batchnorm.h:60]   --->   Operation 3 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:64]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 12, [4 x i8]* @p_str29, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:71]   --->   Operation 5 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm.h:73]   --->   Operation 6 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln446 = trunc i60 %data_V_read_1 to i5" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 7 'trunc' 'trunc_ln446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln731 = zext i5 %trunc_ln446 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 8 'zext' 'zext_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.24ns)   --->   "%mul_ln731 = mul i13 185, %zext_ln731" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 9 'mul' 'mul_ln731' <Predicate = true> <Delay = 2.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%add_ln731 = add i13 -2851, %mul_ln731" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 10 'add' 'add_ln731' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 11 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln731 = sext i14 %tmp_2 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 12 'sext' 'sext_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 5, i32 9)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 13 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln731_1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_5, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 14 'bitconcatenate' 'shl_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln731_1 = zext i12 %shl_ln731_1 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 15 'zext' 'zext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln731_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_5, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 16 'bitconcatenate' 'shl_ln731_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln731_2 = zext i8 %shl_ln731_2 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 17 'zext' 'zext_ln731_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_12 = add i13 -1180, %zext_ln731_1" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 18 'add' 'add_ln731_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_1 = add i13 %zext_ln731_2, %add_ln731_12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 19 'add' 'add_ln731_1' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_1, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln731_1 = sext i14 %tmp_1 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 21 'sext' 'sext_ln731_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 10, i32 14)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 22 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln731_3 = zext i5 %tmp_3 to i7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 23 'zext' 'zext_ln731_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln731_4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_3, i2 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 24 'bitconcatenate' 'shl_ln731_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln731_4 = zext i7 %shl_ln731_4 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 25 'zext' 'zext_ln731_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.20ns)   --->   "%add_ln731_13 = add i7 -40, %zext_ln731_3" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 26 'add' 'add_ln731_13' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln731_5 = zext i7 %add_ln731_13 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 27 'zext' 'zext_ln731_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.20ns)   --->   "%add_ln731_2 = add i8 %zext_ln731_4, %zext_ln731_5" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 28 'add' 'add_ln731_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_2_V_write_assig = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln731_2, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 29 'bitconcatenate' 'res_2_V_write_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln731_6 = zext i9 %res_2_V_write_assig to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 30 'zext' 'zext_ln731_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 15, i32 19)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 31 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln731_7 = zext i5 %tmp_4 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 32 'zext' 'zext_ln731_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.24ns)   --->   "%mul_ln731_1 = mul i13 185, %zext_ln731_7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 33 'mul' 'mul_ln731_1' <Predicate = true> <Delay = 2.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.36ns)   --->   "%add_ln731_3 = add i13 -2851, %mul_ln731_1" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 34 'add' 'add_ln731_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_3, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 35 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln731_2 = sext i14 %tmp_8 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 36 'sext' 'sext_ln731_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 20, i32 24)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 37 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln731_7 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_10, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 38 'bitconcatenate' 'shl_ln731_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln731_8 = zext i12 %shl_ln731_7 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 39 'zext' 'zext_ln731_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln731_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_10, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 40 'bitconcatenate' 'shl_ln731_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln731_9 = zext i8 %shl_ln731_8 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 41 'zext' 'zext_ln731_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_14 = add i13 -1180, %zext_ln731_8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 42 'add' 'add_ln731_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_4 = add i13 %zext_ln731_9, %add_ln731_14" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 43 'add' 'add_ln731_4' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_4, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 44 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln731_3 = sext i14 %tmp_12 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 45 'sext' 'sext_ln731_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 25, i32 29)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 46 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln731_10 = zext i5 %tmp_6 to i7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 47 'zext' 'zext_ln731_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln731_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_6, i2 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 48 'bitconcatenate' 'shl_ln731_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln731_11 = zext i7 %shl_ln731_s to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 49 'zext' 'zext_ln731_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.20ns)   --->   "%add_ln731_15 = add i7 -40, %zext_ln731_10" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 50 'add' 'add_ln731_15' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln731_12 = zext i7 %add_ln731_15 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 51 'zext' 'zext_ln731_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.20ns)   --->   "%add_ln731_5 = add i8 %zext_ln731_11, %zext_ln731_12" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 52 'add' 'add_ln731_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%res_5_V_write_assig = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln731_5, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 53 'bitconcatenate' 'res_5_V_write_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln731_13 = zext i9 %res_5_V_write_assig to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 54 'zext' 'zext_ln731_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 30, i32 34)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 55 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln731_14 = zext i5 %tmp_7 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 56 'zext' 'zext_ln731_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.24ns)   --->   "%mul_ln731_2 = mul i13 185, %zext_ln731_14" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 57 'mul' 'mul_ln731_2' <Predicate = true> <Delay = 2.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.36ns)   --->   "%add_ln731_6 = add i13 -2851, %mul_ln731_2" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 58 'add' 'add_ln731_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_6, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 59 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln731_4 = sext i14 %tmp_13 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 60 'sext' 'sext_ln731_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 35, i32 39)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 61 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln731_3 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_14, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 62 'bitconcatenate' 'shl_ln731_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln731_15 = zext i12 %shl_ln731_3 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 63 'zext' 'zext_ln731_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln731_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_14, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 64 'bitconcatenate' 'shl_ln731_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln731_16 = zext i8 %shl_ln731_5 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 65 'zext' 'zext_ln731_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_16 = add i13 -1180, %zext_ln731_15" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 66 'add' 'add_ln731_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_7 = add i13 %zext_ln731_16, %add_ln731_16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 67 'add' 'add_ln731_7' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_7, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 68 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln731_5 = sext i14 %tmp_15 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 69 'sext' 'sext_ln731_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 40, i32 44)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 70 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln731_17 = zext i5 %tmp_9 to i7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 71 'zext' 'zext_ln731_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln731_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_9, i2 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 72 'bitconcatenate' 'shl_ln731_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln731_18 = zext i7 %shl_ln731_6 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 73 'zext' 'zext_ln731_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.20ns)   --->   "%add_ln731_17 = add i7 -40, %zext_ln731_17" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 74 'add' 'add_ln731_17' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln731_19 = zext i7 %add_ln731_17 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 75 'zext' 'zext_ln731_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.20ns)   --->   "%add_ln731_8 = add i8 %zext_ln731_18, %zext_ln731_19" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 76 'add' 'add_ln731_8' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%res_8_V_write_assig = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln731_8, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 77 'bitconcatenate' 'res_8_V_write_assig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln731_20 = zext i9 %res_8_V_write_assig to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 78 'zext' 'zext_ln731_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 45, i32 49)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 79 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln731_21 = zext i5 %tmp_s to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 80 'zext' 'zext_ln731_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.24ns)   --->   "%mul_ln731_3 = mul i13 185, %zext_ln731_21" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 81 'mul' 'mul_ln731_3' <Predicate = true> <Delay = 2.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.36ns)   --->   "%add_ln731_9 = add i13 -2851, %mul_ln731_3" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 82 'add' 'add_ln731_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_9, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 83 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln731_6 = sext i14 %tmp_16 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 84 'sext' 'sext_ln731_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 50, i32 54)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 85 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln731_9 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_17, i7 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 86 'bitconcatenate' 'shl_ln731_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln731_22 = zext i12 %shl_ln731_9 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 87 'zext' 'zext_ln731_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln731_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_17, i3 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 88 'bitconcatenate' 'shl_ln731_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln731_23 = zext i8 %shl_ln731_10 to i13" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 89 'zext' 'zext_ln731_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln731_18 = add i13 -1180, %zext_ln731_22" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 90 'add' 'add_ln731_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln731_10 = add i13 %zext_ln731_23, %add_ln731_18" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 91 'add' 'add_ln731_10' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731_10, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 92 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln731_7 = sext i14 %tmp_18 to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 93 'sext' 'sext_ln731_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i60.i32.i32(i60 %data_V_read_1, i32 55, i32 59)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 94 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln731_24 = zext i5 %tmp_11 to i7" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 95 'zext' 'zext_ln731_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln731_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_11, i2 0)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 96 'bitconcatenate' 'shl_ln731_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln731_25 = zext i7 %shl_ln731_11 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 97 'zext' 'zext_ln731_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.20ns)   --->   "%add_ln731_19 = add i7 -40, %zext_ln731_24" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 98 'add' 'add_ln731_19' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln731_26 = zext i7 %add_ln731_19 to i8" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 99 'zext' 'zext_ln731_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.20ns)   --->   "%add_ln731_11 = add i8 %zext_ln731_25, %zext_ln731_26" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 100 'add' 'add_ln731_11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%res_11_V_write_assi = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln731_11, i1 false)" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 101 'bitconcatenate' 'res_11_V_write_assi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln731_27 = zext i9 %res_11_V_write_assi to i16" [firmware/nnet_utils/nnet_batchnorm.h:90]   --->   Operation 102 'zext' 'zext_ln731_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %sext_ln731, 0" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 103 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %sext_ln731_1, 1" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 104 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %zext_ln731_6, 2" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 105 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %sext_ln731_2, 3" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 106 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %sext_ln731_3, 4" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 107 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %zext_ln731_13, 5" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 108 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %sext_ln731_4, 6" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 109 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %sext_ln731_5, 7" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 110 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %zext_ln731_20, 8" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 111 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %sext_ln731_6, 9" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 112 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %sext_ln731_7, 10" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 113 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %zext_ln731_27, 11" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 114 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11" [firmware/nnet_utils/nnet_batchnorm.h:93]   --->   Operation 115 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1          (read             ) [ 00]
tmp                    (specregionbegin  ) [ 00]
specpipeline_ln64      (specpipeline     ) [ 00]
specresourcelimit_ln71 (specresourcelimit) [ 00]
empty                  (specregionend    ) [ 00]
trunc_ln446            (trunc            ) [ 00]
zext_ln731             (zext             ) [ 00]
mul_ln731              (mul              ) [ 00]
add_ln731              (add              ) [ 00]
tmp_2                  (bitconcatenate   ) [ 00]
sext_ln731             (sext             ) [ 00]
tmp_5                  (partselect       ) [ 00]
shl_ln731_1            (bitconcatenate   ) [ 00]
zext_ln731_1           (zext             ) [ 00]
shl_ln731_2            (bitconcatenate   ) [ 00]
zext_ln731_2           (zext             ) [ 00]
add_ln731_12           (add              ) [ 00]
add_ln731_1            (add              ) [ 00]
tmp_1                  (bitconcatenate   ) [ 00]
sext_ln731_1           (sext             ) [ 00]
tmp_3                  (partselect       ) [ 00]
zext_ln731_3           (zext             ) [ 00]
shl_ln731_4            (bitconcatenate   ) [ 00]
zext_ln731_4           (zext             ) [ 00]
add_ln731_13           (add              ) [ 00]
zext_ln731_5           (zext             ) [ 00]
add_ln731_2            (add              ) [ 00]
res_2_V_write_assig    (bitconcatenate   ) [ 00]
zext_ln731_6           (zext             ) [ 00]
tmp_4                  (partselect       ) [ 00]
zext_ln731_7           (zext             ) [ 00]
mul_ln731_1            (mul              ) [ 00]
add_ln731_3            (add              ) [ 00]
tmp_8                  (bitconcatenate   ) [ 00]
sext_ln731_2           (sext             ) [ 00]
tmp_10                 (partselect       ) [ 00]
shl_ln731_7            (bitconcatenate   ) [ 00]
zext_ln731_8           (zext             ) [ 00]
shl_ln731_8            (bitconcatenate   ) [ 00]
zext_ln731_9           (zext             ) [ 00]
add_ln731_14           (add              ) [ 00]
add_ln731_4            (add              ) [ 00]
tmp_12                 (bitconcatenate   ) [ 00]
sext_ln731_3           (sext             ) [ 00]
tmp_6                  (partselect       ) [ 00]
zext_ln731_10          (zext             ) [ 00]
shl_ln731_s            (bitconcatenate   ) [ 00]
zext_ln731_11          (zext             ) [ 00]
add_ln731_15           (add              ) [ 00]
zext_ln731_12          (zext             ) [ 00]
add_ln731_5            (add              ) [ 00]
res_5_V_write_assig    (bitconcatenate   ) [ 00]
zext_ln731_13          (zext             ) [ 00]
tmp_7                  (partselect       ) [ 00]
zext_ln731_14          (zext             ) [ 00]
mul_ln731_2            (mul              ) [ 00]
add_ln731_6            (add              ) [ 00]
tmp_13                 (bitconcatenate   ) [ 00]
sext_ln731_4           (sext             ) [ 00]
tmp_14                 (partselect       ) [ 00]
shl_ln731_3            (bitconcatenate   ) [ 00]
zext_ln731_15          (zext             ) [ 00]
shl_ln731_5            (bitconcatenate   ) [ 00]
zext_ln731_16          (zext             ) [ 00]
add_ln731_16           (add              ) [ 00]
add_ln731_7            (add              ) [ 00]
tmp_15                 (bitconcatenate   ) [ 00]
sext_ln731_5           (sext             ) [ 00]
tmp_9                  (partselect       ) [ 00]
zext_ln731_17          (zext             ) [ 00]
shl_ln731_6            (bitconcatenate   ) [ 00]
zext_ln731_18          (zext             ) [ 00]
add_ln731_17           (add              ) [ 00]
zext_ln731_19          (zext             ) [ 00]
add_ln731_8            (add              ) [ 00]
res_8_V_write_assig    (bitconcatenate   ) [ 00]
zext_ln731_20          (zext             ) [ 00]
tmp_s                  (partselect       ) [ 00]
zext_ln731_21          (zext             ) [ 00]
mul_ln731_3            (mul              ) [ 00]
add_ln731_9            (add              ) [ 00]
tmp_16                 (bitconcatenate   ) [ 00]
sext_ln731_6           (sext             ) [ 00]
tmp_17                 (partselect       ) [ 00]
shl_ln731_9            (bitconcatenate   ) [ 00]
zext_ln731_22          (zext             ) [ 00]
shl_ln731_10           (bitconcatenate   ) [ 00]
zext_ln731_23          (zext             ) [ 00]
add_ln731_18           (add              ) [ 00]
add_ln731_10           (add              ) [ 00]
tmp_18                 (bitconcatenate   ) [ 00]
sext_ln731_7           (sext             ) [ 00]
tmp_11                 (partselect       ) [ 00]
zext_ln731_24          (zext             ) [ 00]
shl_ln731_11           (bitconcatenate   ) [ 00]
zext_ln731_25          (zext             ) [ 00]
add_ln731_19           (add              ) [ 00]
zext_ln731_26          (zext             ) [ 00]
add_ln731_11           (add              ) [ 00]
res_11_V_write_assi    (bitconcatenate   ) [ 00]
zext_ln731_27          (zext             ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
mrv_2                  (insertvalue      ) [ 00]
mrv_3                  (insertvalue      ) [ 00]
mrv_4                  (insertvalue      ) [ 00]
mrv_5                  (insertvalue      ) [ 00]
mrv_6                  (insertvalue      ) [ 00]
mrv_7                  (insertvalue      ) [ 00]
mrv_8                  (insertvalue      ) [ 00]
mrv_9                  (insertvalue      ) [ 00]
mrv_10                 (insertvalue      ) [ 00]
mrv_11                 (insertvalue      ) [ 00]
ret_ln93               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="data_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="60" slack="0"/>
<pin id="100" dir="0" index="1" bw="60" slack="0"/>
<pin id="101" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mul_ln731_3_fu_104">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_3/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mul_ln731_1_fu_105">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln731_fu_106">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln731_2_fu_112">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln731_2/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln446_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="60" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln446/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln731_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln731_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="0"/>
<pin id="349" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="0"/>
<pin id="354" dir="0" index="1" bw="13" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln731_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="14" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="60" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="0" index="3" bw="5" slack="0"/>
<pin id="369" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln731_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln731_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="shl_ln731_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln731_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln731_12_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="0" index="1" bw="12" slack="0"/>
<pin id="401" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_12/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln731_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="13" slack="0"/>
<pin id="407" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="0" index="1" bw="13" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln731_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="60" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="0"/>
<pin id="427" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln731_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_3/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="shl_ln731_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="5" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_4/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln731_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_4/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln731_13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_13/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln731_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_5/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln731_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_2/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="res_2_V_write_assig_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_2_V_write_assig/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln731_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_6/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="60" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln731_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_7/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln731_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="0"/>
<pin id="493" dir="0" index="1" bw="13" slack="0"/>
<pin id="494" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_3/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="0" index="1" bw="13" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln731_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_2/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="60" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln731_7_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_7/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln731_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_8/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="shl_ln731_8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="5" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_8/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln731_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_9/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln731_14_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="0"/>
<pin id="546" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_14/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln731_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="13" slack="0"/>
<pin id="552" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_4/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_12_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="14" slack="0"/>
<pin id="557" dir="0" index="1" bw="13" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln731_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_3/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_6_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="60" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln731_10_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_10/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="shl_ln731_s_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_s/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln731_11_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_11/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln731_15_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="0"/>
<pin id="596" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_15/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln731_12_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_12/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln731_5_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="7" slack="0"/>
<pin id="606" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_5/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="res_5_V_write_assig_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="9" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_5_V_write_assig/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln731_13_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_13/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_7_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="60" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln731_14_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_14/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln731_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="13" slack="0"/>
<pin id="638" dir="0" index="1" bw="13" slack="0"/>
<pin id="639" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_6/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_13_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="0"/>
<pin id="644" dir="0" index="1" bw="13" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln731_4_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_4/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_14_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="0" index="1" bw="60" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln731_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="0" index="1" bw="5" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_3/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln731_15_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="0"/>
<pin id="674" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_15/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln731_5_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="5" slack="0"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_5/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln731_16_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_16/1 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln731_16_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="0"/>
<pin id="690" dir="0" index="1" bw="12" slack="0"/>
<pin id="691" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_16/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln731_7_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="13" slack="0"/>
<pin id="697" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_7/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_15_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="14" slack="0"/>
<pin id="702" dir="0" index="1" bw="13" slack="0"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln731_5_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="14" slack="0"/>
<pin id="710" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_5/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_9_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="0"/>
<pin id="714" dir="0" index="1" bw="60" slack="0"/>
<pin id="715" dir="0" index="2" bw="7" slack="0"/>
<pin id="716" dir="0" index="3" bw="7" slack="0"/>
<pin id="717" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln731_17_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_17/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="shl_ln731_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_6/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln731_18_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="7" slack="0"/>
<pin id="736" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_18/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln731_17_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="7" slack="0"/>
<pin id="740" dir="0" index="1" bw="5" slack="0"/>
<pin id="741" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_17/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="zext_ln731_19_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="0"/>
<pin id="746" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_19/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln731_8_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="0" index="1" bw="7" slack="0"/>
<pin id="751" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_8/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="res_8_V_write_assig_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="1" slack="0"/>
<pin id="758" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_8_V_write_assig/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln731_20_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="0"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_20/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_s_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="0" index="1" bw="60" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="0" index="3" bw="7" slack="0"/>
<pin id="771" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln731_21_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_21/1 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln731_9_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="13" slack="0"/>
<pin id="783" dir="0" index="1" bw="13" slack="0"/>
<pin id="784" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_9/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_16_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="14" slack="0"/>
<pin id="789" dir="0" index="1" bw="13" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln731_6_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="14" slack="0"/>
<pin id="797" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_6/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_17_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="0"/>
<pin id="801" dir="0" index="1" bw="60" slack="0"/>
<pin id="802" dir="0" index="2" bw="7" slack="0"/>
<pin id="803" dir="0" index="3" bw="7" slack="0"/>
<pin id="804" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="809" class="1004" name="shl_ln731_9_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="0"/>
<pin id="811" dir="0" index="1" bw="5" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_9/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln731_22_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_22/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="shl_ln731_10_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="5" slack="0"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_10/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln731_23_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_23/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln731_18_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="12" slack="0"/>
<pin id="835" dir="0" index="1" bw="12" slack="0"/>
<pin id="836" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_18/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln731_10_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="13" slack="0"/>
<pin id="842" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_10/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_18_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="14" slack="0"/>
<pin id="847" dir="0" index="1" bw="13" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln731_7_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="0"/>
<pin id="855" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731_7/1 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_11_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="5" slack="0"/>
<pin id="859" dir="0" index="1" bw="60" slack="0"/>
<pin id="860" dir="0" index="2" bw="7" slack="0"/>
<pin id="861" dir="0" index="3" bw="7" slack="0"/>
<pin id="862" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln731_24_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="0"/>
<pin id="869" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_24/1 "/>
</bind>
</comp>

<comp id="871" class="1004" name="shl_ln731_11_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="0"/>
<pin id="873" dir="0" index="1" bw="5" slack="0"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln731_11/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln731_25_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_25/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln731_19_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="0"/>
<pin id="885" dir="0" index="1" bw="5" slack="0"/>
<pin id="886" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_19/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln731_26_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="0"/>
<pin id="891" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_26/1 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln731_11_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="0"/>
<pin id="895" dir="0" index="1" bw="7" slack="0"/>
<pin id="896" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731_11/1 "/>
</bind>
</comp>

<comp id="899" class="1004" name="res_11_V_write_assi_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="9" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="0" index="2" bw="1" slack="0"/>
<pin id="903" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_11_V_write_assi/1 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln731_27_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="0"/>
<pin id="909" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln731_27/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="mrv_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="192" slack="0"/>
<pin id="913" dir="0" index="1" bw="14" slack="0"/>
<pin id="914" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="917" class="1004" name="mrv_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="192" slack="0"/>
<pin id="919" dir="0" index="1" bw="14" slack="0"/>
<pin id="920" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="mrv_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="192" slack="0"/>
<pin id="925" dir="0" index="1" bw="9" slack="0"/>
<pin id="926" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="929" class="1004" name="mrv_3_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="192" slack="0"/>
<pin id="931" dir="0" index="1" bw="14" slack="0"/>
<pin id="932" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="935" class="1004" name="mrv_4_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="192" slack="0"/>
<pin id="937" dir="0" index="1" bw="14" slack="0"/>
<pin id="938" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="mrv_5_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="192" slack="0"/>
<pin id="943" dir="0" index="1" bw="9" slack="0"/>
<pin id="944" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="947" class="1004" name="mrv_6_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="192" slack="0"/>
<pin id="949" dir="0" index="1" bw="14" slack="0"/>
<pin id="950" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="953" class="1004" name="mrv_7_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="192" slack="0"/>
<pin id="955" dir="0" index="1" bw="14" slack="0"/>
<pin id="956" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="959" class="1004" name="mrv_8_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="192" slack="0"/>
<pin id="961" dir="0" index="1" bw="9" slack="0"/>
<pin id="962" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="965" class="1004" name="mrv_9_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="192" slack="0"/>
<pin id="967" dir="0" index="1" bw="14" slack="0"/>
<pin id="968" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="971" class="1004" name="mrv_10_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="192" slack="0"/>
<pin id="973" dir="0" index="1" bw="14" slack="0"/>
<pin id="974" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="mrv_11_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="192" slack="0"/>
<pin id="979" dir="0" index="1" bw="9" slack="0"/>
<pin id="980" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="340"><net_src comp="98" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="106" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="98" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="364" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="364" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="382" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="394" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="98" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="422" pin="4"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="432" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="454" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="32" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="98" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="62" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="476" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="105" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="28" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="30" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="98" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="38" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="509" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="509" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="46" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="527" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="539" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="28" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="30" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="98" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="70" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="567" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="52" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="567" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="56" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="577" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="589" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="58" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="30" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="32" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="98" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="74" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="634"><net_src comp="621" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="640"><net_src comp="26" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="112" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="28" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="30" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="98" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="76" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="78" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="669"><net_src comp="38" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="654" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="40" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="42" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="654" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="44" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="46" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="672" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="684" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="28" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="30" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="32" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="98" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="82" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="712" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="52" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="712" pin="4"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="56" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="722" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="734" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="759"><net_src comp="58" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="30" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="754" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="32" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="98" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="84" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="86" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="779"><net_src comp="766" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="785"><net_src comp="26" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="104" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="792"><net_src comp="28" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="30" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="32" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="98" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="88" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="90" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="814"><net_src comp="38" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="799" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="40" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="42" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="799" pin="4"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="44" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="821" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="46" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="817" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="829" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="28" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="30" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="863"><net_src comp="32" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="98" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="92" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="94" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="870"><net_src comp="857" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="52" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="857" pin="4"/><net_sink comp="871" pin=1"/></net>

<net id="878"><net_src comp="54" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="871" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="56" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="867" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="879" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="58" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="30" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="96" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="360" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="418" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="472" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="933"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="505" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="563" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="617" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="650" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="708" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="762" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="795" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="853" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="907" pin="1"/><net_sink comp="977" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize.0.0.0.0.0. : data_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		zext_ln731 : 1
		mul_ln731 : 2
		add_ln731 : 3
		tmp_2 : 4
		sext_ln731 : 5
		shl_ln731_1 : 1
		zext_ln731_1 : 2
		shl_ln731_2 : 1
		zext_ln731_2 : 2
		add_ln731_12 : 3
		add_ln731_1 : 4
		tmp_1 : 5
		sext_ln731_1 : 6
		zext_ln731_3 : 1
		shl_ln731_4 : 1
		zext_ln731_4 : 2
		add_ln731_13 : 2
		zext_ln731_5 : 3
		add_ln731_2 : 4
		res_2_V_write_assig : 5
		zext_ln731_6 : 6
		zext_ln731_7 : 1
		mul_ln731_1 : 2
		add_ln731_3 : 3
		tmp_8 : 4
		sext_ln731_2 : 5
		shl_ln731_7 : 1
		zext_ln731_8 : 2
		shl_ln731_8 : 1
		zext_ln731_9 : 2
		add_ln731_14 : 3
		add_ln731_4 : 4
		tmp_12 : 5
		sext_ln731_3 : 6
		zext_ln731_10 : 1
		shl_ln731_s : 1
		zext_ln731_11 : 2
		add_ln731_15 : 2
		zext_ln731_12 : 3
		add_ln731_5 : 4
		res_5_V_write_assig : 5
		zext_ln731_13 : 6
		zext_ln731_14 : 1
		mul_ln731_2 : 2
		add_ln731_6 : 3
		tmp_13 : 4
		sext_ln731_4 : 5
		shl_ln731_3 : 1
		zext_ln731_15 : 2
		shl_ln731_5 : 1
		zext_ln731_16 : 2
		add_ln731_16 : 3
		add_ln731_7 : 4
		tmp_15 : 5
		sext_ln731_5 : 6
		zext_ln731_17 : 1
		shl_ln731_6 : 1
		zext_ln731_18 : 2
		add_ln731_17 : 2
		zext_ln731_19 : 3
		add_ln731_8 : 4
		res_8_V_write_assig : 5
		zext_ln731_20 : 6
		zext_ln731_21 : 1
		mul_ln731_3 : 2
		add_ln731_9 : 3
		tmp_16 : 4
		sext_ln731_6 : 5
		shl_ln731_9 : 1
		zext_ln731_22 : 2
		shl_ln731_10 : 1
		zext_ln731_23 : 2
		add_ln731_18 : 3
		add_ln731_10 : 4
		tmp_18 : 5
		sext_ln731_7 : 6
		zext_ln731_24 : 1
		shl_ln731_11 : 1
		zext_ln731_25 : 2
		add_ln731_19 : 2
		zext_ln731_26 : 3
		add_ln731_11 : 4
		res_11_V_write_assi : 5
		zext_ln731_27 : 6
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		mrv_4 : 10
		mrv_5 : 11
		mrv_6 : 12
		mrv_7 : 13
		mrv_8 : 14
		mrv_9 : 15
		mrv_10 : 16
		mrv_11 : 17
		ret_ln93 : 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln731_fu_346      |    0    |    0    |    20   |
|          |     add_ln731_12_fu_398    |    0    |    0    |    19   |
|          |     add_ln731_1_fu_404     |    0    |    0    |    19   |
|          |     add_ln731_13_fu_448    |    0    |    0    |    15   |
|          |     add_ln731_2_fu_458     |    0    |    0    |    15   |
|          |     add_ln731_3_fu_491     |    0    |    0    |    20   |
|          |     add_ln731_14_fu_543    |    0    |    0    |    19   |
|          |     add_ln731_4_fu_549     |    0    |    0    |    19   |
|          |     add_ln731_15_fu_593    |    0    |    0    |    15   |
|    add   |     add_ln731_5_fu_603     |    0    |    0    |    15   |
|          |     add_ln731_6_fu_636     |    0    |    0    |    20   |
|          |     add_ln731_16_fu_688    |    0    |    0    |    19   |
|          |     add_ln731_7_fu_694     |    0    |    0    |    19   |
|          |     add_ln731_17_fu_738    |    0    |    0    |    15   |
|          |     add_ln731_8_fu_748     |    0    |    0    |    15   |
|          |     add_ln731_9_fu_781     |    0    |    0    |    20   |
|          |     add_ln731_18_fu_833    |    0    |    0    |    19   |
|          |     add_ln731_10_fu_839    |    0    |    0    |    19   |
|          |     add_ln731_19_fu_883    |    0    |    0    |    15   |
|          |     add_ln731_11_fu_893    |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |     mul_ln731_3_fu_104     |    0    |    0    |    50   |
|    mul   |     mul_ln731_1_fu_105     |    0    |    0    |    50   |
|          |      mul_ln731_fu_106      |    0    |    0    |    50   |
|          |     mul_ln731_2_fu_112     |    0    |    0    |    50   |
|----------|----------------------------|---------|---------|---------|
|   read   |  data_V_read_1_read_fu_98  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln446_fu_337     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln731_fu_341     |    0    |    0    |    0    |
|          |     zext_ln731_1_fu_382    |    0    |    0    |    0    |
|          |     zext_ln731_2_fu_394    |    0    |    0    |    0    |
|          |     zext_ln731_3_fu_432    |    0    |    0    |    0    |
|          |     zext_ln731_4_fu_444    |    0    |    0    |    0    |
|          |     zext_ln731_5_fu_454    |    0    |    0    |    0    |
|          |     zext_ln731_6_fu_472    |    0    |    0    |    0    |
|          |     zext_ln731_7_fu_486    |    0    |    0    |    0    |
|          |     zext_ln731_8_fu_527    |    0    |    0    |    0    |
|          |     zext_ln731_9_fu_539    |    0    |    0    |    0    |
|          |    zext_ln731_10_fu_577    |    0    |    0    |    0    |
|          |    zext_ln731_11_fu_589    |    0    |    0    |    0    |
|          |    zext_ln731_12_fu_599    |    0    |    0    |    0    |
|   zext   |    zext_ln731_13_fu_617    |    0    |    0    |    0    |
|          |    zext_ln731_14_fu_631    |    0    |    0    |    0    |
|          |    zext_ln731_15_fu_672    |    0    |    0    |    0    |
|          |    zext_ln731_16_fu_684    |    0    |    0    |    0    |
|          |    zext_ln731_17_fu_722    |    0    |    0    |    0    |
|          |    zext_ln731_18_fu_734    |    0    |    0    |    0    |
|          |    zext_ln731_19_fu_744    |    0    |    0    |    0    |
|          |    zext_ln731_20_fu_762    |    0    |    0    |    0    |
|          |    zext_ln731_21_fu_776    |    0    |    0    |    0    |
|          |    zext_ln731_22_fu_817    |    0    |    0    |    0    |
|          |    zext_ln731_23_fu_829    |    0    |    0    |    0    |
|          |    zext_ln731_24_fu_867    |    0    |    0    |    0    |
|          |    zext_ln731_25_fu_879    |    0    |    0    |    0    |
|          |    zext_ln731_26_fu_889    |    0    |    0    |    0    |
|          |    zext_ln731_27_fu_907    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_352        |    0    |    0    |    0    |
|          |     shl_ln731_1_fu_374     |    0    |    0    |    0    |
|          |     shl_ln731_2_fu_386     |    0    |    0    |    0    |
|          |        tmp_1_fu_410        |    0    |    0    |    0    |
|          |     shl_ln731_4_fu_436     |    0    |    0    |    0    |
|          | res_2_V_write_assig_fu_464 |    0    |    0    |    0    |
|          |        tmp_8_fu_497        |    0    |    0    |    0    |
|          |     shl_ln731_7_fu_519     |    0    |    0    |    0    |
|          |     shl_ln731_8_fu_531     |    0    |    0    |    0    |
|          |        tmp_12_fu_555       |    0    |    0    |    0    |
|          |     shl_ln731_s_fu_581     |    0    |    0    |    0    |
|bitconcatenate| res_5_V_write_assig_fu_609 |    0    |    0    |    0    |
|          |        tmp_13_fu_642       |    0    |    0    |    0    |
|          |     shl_ln731_3_fu_664     |    0    |    0    |    0    |
|          |     shl_ln731_5_fu_676     |    0    |    0    |    0    |
|          |        tmp_15_fu_700       |    0    |    0    |    0    |
|          |     shl_ln731_6_fu_726     |    0    |    0    |    0    |
|          | res_8_V_write_assig_fu_754 |    0    |    0    |    0    |
|          |        tmp_16_fu_787       |    0    |    0    |    0    |
|          |     shl_ln731_9_fu_809     |    0    |    0    |    0    |
|          |     shl_ln731_10_fu_821    |    0    |    0    |    0    |
|          |        tmp_18_fu_845       |    0    |    0    |    0    |
|          |     shl_ln731_11_fu_871    |    0    |    0    |    0    |
|          | res_11_V_write_assi_fu_899 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln731_fu_360     |    0    |    0    |    0    |
|          |     sext_ln731_1_fu_418    |    0    |    0    |    0    |
|          |     sext_ln731_2_fu_505    |    0    |    0    |    0    |
|   sext   |     sext_ln731_3_fu_563    |    0    |    0    |    0    |
|          |     sext_ln731_4_fu_650    |    0    |    0    |    0    |
|          |     sext_ln731_5_fu_708    |    0    |    0    |    0    |
|          |     sext_ln731_6_fu_795    |    0    |    0    |    0    |
|          |     sext_ln731_7_fu_853    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_5_fu_364        |    0    |    0    |    0    |
|          |        tmp_3_fu_422        |    0    |    0    |    0    |
|          |        tmp_4_fu_476        |    0    |    0    |    0    |
|          |        tmp_10_fu_509       |    0    |    0    |    0    |
|          |        tmp_6_fu_567        |    0    |    0    |    0    |
|partselect|        tmp_7_fu_621        |    0    |    0    |    0    |
|          |        tmp_14_fu_654       |    0    |    0    |    0    |
|          |        tmp_9_fu_712        |    0    |    0    |    0    |
|          |        tmp_s_fu_766        |    0    |    0    |    0    |
|          |        tmp_17_fu_799       |    0    |    0    |    0    |
|          |        tmp_11_fu_857       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         mrv_fu_911         |    0    |    0    |    0    |
|          |        mrv_1_fu_917        |    0    |    0    |    0    |
|          |        mrv_2_fu_923        |    0    |    0    |    0    |
|          |        mrv_3_fu_929        |    0    |    0    |    0    |
|          |        mrv_4_fu_935        |    0    |    0    |    0    |
|insertvalue|        mrv_5_fu_941        |    0    |    0    |    0    |
|          |        mrv_6_fu_947        |    0    |    0    |    0    |
|          |        mrv_7_fu_953        |    0    |    0    |    0    |
|          |        mrv_8_fu_959        |    0    |    0    |    0    |
|          |        mrv_9_fu_965        |    0    |    0    |    0    |
|          |        mrv_10_fu_971       |    0    |    0    |    0    |
|          |        mrv_11_fu_977       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   552   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   552  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   552  |
+-----------+--------+--------+--------+
