All_signals:/cv32e40p_id_stage/mie_bypass_i
All_signals:/cv32e40p_id_stage/debug_ebreakm_i
All_signals:/cv32e40p_id_stage/frm_i
All_signals:/cv32e40p_id_stage/wb_ready_i
All_signals:/cv32e40p_id_stage/regfile_alu_we_fw_i
All_signals:/cv32e40p_id_stage/m_irq_enable_i
All_signals:/cv32e40p_id_stage/irq_sec_i
All_signals:/cv32e40p_id_stage/data_misaligned_i
All_signals:/cv32e40p_id_stage/instr_valid_i
All_signals:/cv32e40p_id_stage/trigger_match_i
All_signals:/cv32e40p_id_stage/scan_cg_en_i
All_signals:/cv32e40p_id_stage/is_compressed_i
All_signals:/cv32e40p_id_stage/clk_ungated_i
All_signals:/cv32e40p_id_stage/ex_ready_i
All_signals:/cv32e40p_id_stage/data_err_i
All_signals:/cv32e40p_id_stage/regfile_alu_wdata_fw_i
All_signals:/cv32e40p_id_stage/illegal_c_insn_i
All_signals:/cv32e40p_id_stage/mult_multicycle_i
All_signals:/cv32e40p_id_stage/regfile_alu_waddr_fw_i
All_signals:/cv32e40p_id_stage/irq_i
All_signals:/cv32e40p_id_stage/csr_hwlp_regid_i
All_signals:/cv32e40p_id_stage/ex_valid_i
All_signals:/cv32e40p_id_stage/debug_ebreaku_i
All_signals:/cv32e40p_id_stage/csr_hwlp_we_i
All_signals:/cv32e40p_id_stage/regfile_wdata_wb_i
All_signals:/cv32e40p_id_stage/debug_req_i
All_signals:/cv32e40p_id_stage/u_irq_enable_i
All_signals:/cv32e40p_id_stage/regfile_waddr_wb_i
All_signals:/cv32e40p_id_stage/pc_id_i
All_signals:/cv32e40p_id_stage/mcounteren_i
All_signals:/cv32e40p_id_stage/current_priv_lvl_i
All_signals:/cv32e40p_id_stage/apu_busy_i
All_signals:/cv32e40p_id_stage/apu_write_dep_i
All_signals:/cv32e40p_id_stage/fetch_enable_i
All_signals:/cv32e40p_id_stage/regfile_we_wb_i
All_signals:/cv32e40p_id_stage/apu_read_dep_i
All_signals:/cv32e40p_id_stage/is_fetch_failed_i
All_signals:/cv32e40p_id_stage/debug_single_step_i
All_signals:/cv32e40p_id_stage/csr_hwlp_data_i
All_signals:/cv32e40p_id_stage/instr_rdata_i
All_signals:/cv32e40p_id_stage/branch_decision_i
All_signals:/cv32e40p_id_stage/controller_i/data_err_q
All_signals:/cv32e40p_id_stage/controller_i/debug_mode_q
All_signals:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_start_q
All_signals:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_q
All_signals:/cv32e40p_id_stage/controller_i/hwlp_end_4_id_q
All_signals:/cv32e40p_id_stage/int_controller_i/irq_sec_q
All_signals:/cv32e40p_id_stage/controller_i/jump_done_q
All_signals:/cv32e40p_id_stage/controller_i/illegal_insn_q
All_signals:/cv32e40p_id_stage/controller_i/ebrk_debug_entry_q
All_signals:/cv32e40p_id_stage/controller_i/debug_req_q
All_signals:/cv32e40p_id_stage/int_controller_i/irq_q
All_signals:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_end_q
All_signals:/cv32e40p_id_stage/register_file_i/mem
sig_fault: signal_name:/cv32e40p_id_stage/trigger_match_i[0]  value:1  fi_instant:885418 SIM_ERROR:48 time_for_this_simulation:7520
sig_fault: signal_name:/cv32e40p_id_stage/ex_ready_i[0]  value:0  fi_instant:530098 SIM_ERROR:8 time_for_this_simulation:3249
sig_fault: signal_name:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_start_q[0][24]  value:1  fi_instant:187466 SIM_ERROR:57 time_for_this_simulation:2084
sig_fault: signal_name:/cv32e40p_id_stage/mie_bypass_i[27]  value:1  fi_instant:940497 SIM_ERROR:0 time_for_this_simulation:4742
sig_fault: signal_name:/cv32e40p_id_stage/data_misaligned_i[0]  value:1  fi_instant:615422 SIM_ERROR:20 time_for_this_simulation:4368
sig_fault: signal_name:/cv32e40p_id_stage/register_file_i/mem[0][7]  value:1  fi_instant:296483 SIM_ERROR:19 time_for_this_simulation:3273
sig_fault: signal_name:/cv32e40p_id_stage/csr_hwlp_data_i[11]  value:0  fi_instant:309887 SIM_ERROR:25 time_for_this_simulation:3060
sig_fault: signal_name:/cv32e40p_id_stage/regfile_we_wb_i[0]  value:1  fi_instant:314279 SIM_ERROR:30 time_for_this_simulation:2386
sig_fault: signal_name:/cv32e40p_id_stage/HWLOOP_REGS/hwloop_regs_i/hwlp_counter_q[0][11]  value:1  fi_instant:626069 SIM_ERROR:1 time_for_this_simulation:3503
sig_fault: signal_name:/cv32e40p_id_stage/irq_sec_i[0]  value:1  fi_instant:913663 SIM_ERROR:0 time_for_this_simulation:4781
sig_fault: signal_name:/cv32e40p_id_stage/branch_decision_i[0]  value:1  fi_instant:287972 SIM_ERROR:45 time_for_this_simulation:8883
sig_fault: signal_name:/cv32e40p_id_stage/int_controller_i/irq_q[21]  value:1  fi_instant:649285 SIM_ERROR:1 time_for_this_simulation:3091
sig_fault: signal_name:/cv32e40p_id_stage/instr_rdata_i[16]  value:0  fi_instant:815945 SIM_ERROR:21 time_for_this_simulation:5956
sig_fault: signal_name:/cv32e40p_id_stage/apu_write_dep_i[0]  value:1  fi_instant:951375 SIM_ERROR:31 time_for_this_simulation:5232
sig_fault: signal_name:/cv32e40p_id_stage/debug_req_i[0]  value:1  fi_instant:428256 SIM_ERROR:33 time_for_this_simulation:2878
sig_fault: signal_name:/cv32e40p_id_stage/pc_id_i[5]  value:1  fi_instant:96670 SIM_ERROR:62 time_for_this_simulation:4249
sig_fault: signal_name:/cv32e40p_id_stage/instr_rdata_i[22]  value:1  fi_instant:924658 SIM_ERROR:2 time_for_this_simulation:8095
sig_fault: signal_name:/cv32e40p_id_stage/regfile_waddr_wb_i[0]  value:0  fi_instant:180943 SIM_ERROR:26 time_for_this_simulation:2313
sig_fault: signal_name:/cv32e40p_id_stage/clk_ungated_i[0]  value:0  fi_instant:625566 SIM_ERROR:0 time_for_this_simulation:4481
