#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 20 19:49:24 2018
# Process ID: 5380
# Log file: C:/Users/Administor/Desktop/Logical/Design_work/vivado.log
# Journal file: C:/Users/Administor/Desktop/Logical/Design_work\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administor/Desktop/Logical/Design_work/Design_work.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 729.555 ; gain = 162.945
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Mini_CPU
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 770.676 ; gain = 599.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mini_CPU' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:23]
INFO: [Synth 8-638] synthesizing module '_74LS194_Register' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:23]
ERROR: [Synth 8-91] ambiguous clock in event control [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:41]
ERROR: [Synth 8-285] failed synthesizing module '_74LS194_Register' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'Mini_CPU' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 773.047 ; gain = 601.543
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS283_Adder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS153_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS139_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Mini_CPU_behav xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS194_Register
Compiling module xil_defaultlib._74LS283_Adder
Compiling module xil_defaultlib._74LS153_MUX
Compiling module xil_defaultlib.Two_MUX
Compiling module xil_defaultlib._74LS139_Dec
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 19:51:04 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 19:51:04 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 791.527 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_behav -key {Behavioral:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Register input :A_INPUT is  x,B_INPUT is  x ,C_INPUT is  x , D_INPUT is  x 

Register output: A_INPUT is  x,B_INPUT is  x ,C_INPUT is  x , D_INPUT is  x 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  3 ,C_INPUT is 12 , D_INPUT is  6 

Register output: A_INPUT is  x,B_INPUT is  X ,C_INPUT is  x , D_INPUT is  x 

Load is 1
Register input :A_INPUT is  5,B_INPUT is  3 ,C_INPUT is 12 , D_INPUT is  6 

Register output: A_INPUT is  5,B_INPUT is  3 ,C_INPUT is 12 , D_INPUT is  6 

Load is 1
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is  5,B_INPUT is 11 ,C_INPUT is 12 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is 11,B_INPUT is 11 ,C_INPUT is 11 , D_INPUT is 11 

Register output: A_INPUT is  8,B_INPUT is 11 ,C_INPUT is 12 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is  8,B_INPUT is  3 ,C_INPUT is 12 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is  3,B_INPUT is  3 ,C_INPUT is  3 , D_INPUT is  3 

Register output: A_INPUT is  8,B_INPUT is  5 ,C_INPUT is 12 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is  8,B_INPUT is 13 ,C_INPUT is 12 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is  8,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is 14,B_INPUT is 14 ,C_INPUT is 14 , D_INPUT is 14 

Register output: A_INPUT is  8,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is  6 

Load is 0
Register input :A_INPUT is  6,B_INPUT is  6 ,C_INPUT is  6 , D_INPUT is  6 

Register output: A_INPUT is  8,B_INPUT is  5 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is 13,B_INPUT is 13 ,C_INPUT is 13 , D_INPUT is 13 

Register output: A_INPUT is  8,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  2,B_INPUT is  2 ,C_INPUT is  2 , D_INPUT is  2 

Register output: A_INPUT is 13,B_INPUT is  5 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  5,B_INPUT is  5 ,C_INPUT is  5 , D_INPUT is  5 

Register output: A_INPUT is 13,B_INPUT is  0 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
Register input :A_INPUT is  8,B_INPUT is  8 ,C_INPUT is  8 , D_INPUT is  8 

Register output: A_INPUT is 13,B_INPUT is 13 ,C_INPUT is  8 , D_INPUT is 14 

Load is 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 791.527 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Mini_CPU
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:02:16 . Memory (MB): peak = 796.445 ; gain = 624.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mini_CPU' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:23]
INFO: [Synth 8-638] synthesizing module '_74LS194_Register' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:23]
INFO: [Synth 8-256] done synthesizing module '_74LS194_Register' (1#1) [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:23]
INFO: [Synth 8-638] synthesizing module '_74LS283_Adder' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:23]
INFO: [Synth 8-256] done synthesizing module '_74LS283_Adder' (2#1) [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:23]
INFO: [Synth 8-638] synthesizing module '_74LS153_MUX' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:23]
INFO: [Synth 8-256] done synthesizing module '_74LS153_MUX' (3#1) [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'Two_MUX' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:25]
INFO: [Synth 8-256] done synthesizing module 'Two_MUX' (4#1) [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:25]
INFO: [Synth 8-638] synthesizing module '_74LS139_Dec' [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:23]
INFO: [Synth 8-256] done synthesizing module '_74LS139_Dec' (5#1) [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mini_CPU' (6#1) [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:48 ; elapsed = 00:02:17 . Memory (MB): peak = 811.953 ; gain = 640.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:17 . Memory (MB): peak = 811.953 ; gain = 640.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:06 ; elapsed = 00:02:30 . Memory (MB): peak = 1110.195 ; gain = 938.691
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1110.195 ; gain = 316.539
write_schematic -format pdf -orientation portrait C:/Users/Administor/Desktop/Logical/M2-3/schematic.pdf
C:/Users/Administor/Desktop/Logical/M2-3/schematic.pdf
write_schematic -format pdf -orientation portrait C:/Users/Administor/Desktop/schematic.pdf
C:/Users/Administor/Desktop/schematic.pdf
reset_run synth_1
launch_runs impl_1
[Wed Jun 20 19:57:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
[Wed Jun 20 19:57:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:1]
[Wed Jun 20 19:57:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:1]
[Wed Jun 20 19:59:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1232.195 ; gain = 96.535
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Mini_CPU_func_synth xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3293016338 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Min..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:01:31 2018...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.043 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1277.551 ; gain = 141.891
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Mini_CPU_func_synth xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1841020666 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Min..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:04:26 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1668.012 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:1]
[Wed Jun 20 20:14:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.012 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Mini_CPU_func_synth xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:15:38 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:15:38 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.012 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.012 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/sim_Mini_CPU_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS283_Adder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS153_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS139_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
WARNING: [VRFC 10-159] /* in comment [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Mini_CPU_behav xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS194_Register
Compiling module xil_defaultlib._74LS283_Adder
Compiling module xil_defaultlib._74LS153_MUX
Compiling module xil_defaultlib.Two_MUX
Compiling module xil_defaultlib._74LS139_Dec
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:18:25 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:18:25 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1668.012 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_behav -key {Behavioral:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1668.012 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:1]
[Wed Jun 20 20:19:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.012 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Mini_CPU_func_synth xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:21:03 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:21:03 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.012 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.012 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:1]
[Wed Jun 20 20:23:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Mini_CPU_func_synth xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:25:53 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:25:53 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1689.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.035 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/sim_Mini_CPU_behav.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS283_Adder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS153_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS139_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
WARNING: [VRFC 10-159] /* in comment [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Mini_CPU_behav xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS194_Register
Compiling module xil_defaultlib._74LS283_Adder
Compiling module xil_defaultlib._74LS153_MUX
Compiling module xil_defaultlib.Two_MUX
Compiling module xil_defaultlib._74LS139_Dec
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 20:31:24 2018. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:31:24 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1689.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_behav -key {Behavioral:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.035 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library work [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:1]
[Wed Jun 20 20:31:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Jun 20 20:32:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/Administor/Desktop/Logical/Design_work/Design_work.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Mini_CPU_func_synth xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1840877905 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Min..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Mini_CPU_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:34:04 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1689.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.035 ; gain = 0.000
set_property top sig_Two_Mux [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sig_Two_Mux_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sig_Two_Mux_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sig_Two_Mux' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sig_Two_Mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sig_Two_Mux_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sig_Two_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig_Two_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sig_Two_Mux_func_synth xil_defaultlib.sig_Two_Mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Two_MUX
Compiling module xil_defaultlib.sig_Two_Mux
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sig_Two_Mux_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sig_Two_Mux_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3388603150 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sig_Two..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sig_Two_Mux_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:43:52 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sig_Two_Mux_func_synth -key {Post-Synthesis:sim_1:Functional:sig_Two_Mux} -tclbatch {sig_Two_Mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sig_Two_Mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sig_Two_Mux_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1689.035 ; gain = 0.000
set_property top sim_Adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sig_Two_Mux_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Adder_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Adder_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Adder' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Adder_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS283_Adder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Adder_func_synth xil_defaultlib.sim_Adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS283_Adder
Compiling module xil_defaultlib.sim_Adder
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Adder_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Adder_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1998803047 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Add..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Adder_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:45:05 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Adder_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Adder} -tclbatch {sim_Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Adder_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1689.035 ; gain = 0.000
set_property top sim_Dec [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/sim_Mini_CPU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Dec' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_Dec_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS139_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Dec_behav xil_defaultlib.sim_Dec xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS139_Dec
Compiling module xil_defaultlib.sim_Dec
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Dec_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Dec_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 191980243 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Dec_behav..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Dec_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:46:04 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Dec_behav -key {Behavioral:sim_1:Functional:sim_Dec} -tclbatch {sim_Dec.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Dec.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Dec_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1709.445 ; gain = 0.000
set_property top sim_MUX [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sig_Two_Mux_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Adder_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_MUX_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_MUX_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_MUX' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_MUX_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_MUX_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS153_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_MUX_func_synth xil_defaultlib.sim_MUX xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS153_MUX
Compiling module xil_defaultlib.sim_MUX
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_MUX_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_MUX_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1788419840 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_MUX..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_MUX_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:47:06 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MUX_func_synth -key {Post-Synthesis:sim_1:Functional:sim_MUX} -tclbatch {sim_MUX.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_MUX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MUX_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1710.414 ; gain = 0.969
set_property top sim_Register [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administor/Desktop/Logical/Design_work/vivado_pid5380.debug)
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sig_Two_Mux_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Adder_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Mini_CPU_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_MUX_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Register_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Register_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Register' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj sim_Register_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/sim_Register_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS194_Register
WARNING: [VRFC 10-1195] overwriting previous definition of module _74LS194_Register [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_Register_func_synth xil_defaultlib.sim_Register xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS194_Register
Compiling module xil_defaultlib.sim_Register
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Register_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Register_func_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4164913170 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Reg..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func/xsim.dir/sim_Register_func_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:48:14 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Register_func_synth -key {Post-Synthesis:sim_1:Functional:sim_Register} -tclbatch {sim_Register.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Register.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Register_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1718.078 ; gain = 0.000
set_property top sim_Mini_CPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/sim_Mini_CPU_time_synth.v"
INFO: [USF-XSim-30] Writing SDF file...
INFO: [USF-XSim-91] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/sim_Mini_CPU_time_synth.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/sim_Mini_CPU_time_synth.v
INFO: [USF-XSim-35] SDF generated:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/sim_Mini_CPU_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/sim_Mini_CPU_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-311] analyzing module _74LS194_Register_0
INFO: [VRFC 10-311] analyzing module _74LS194_Register_1
INFO: [VRFC 10-311] analyzing module _74LS194_Register_2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_Mini_CPU_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sim_Mini_CPU_time_synth.sdf", for root module "sim_Mini_CPU/test_mini_cpu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sim_Mini_CPU_time_synth.sdf", for root module "sim_Mini_CPU/test_mini_cpu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib._74LS194_Register
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib._74LS194_Register_0
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib._74LS194_Register_1
Compiling module xil_defaultlib._74LS194_Register_2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_time_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/xsim.dir/sim_Mini_CPU_time_synth/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3413232296 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/xsim.dir/sim_M..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing/xsim.dir/sim_Mini_CPU_time_synth/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 20:49:52 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.078 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_time_synth -key {Post-Synthesis:sim_1:Timing:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1718.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/sim_Dec_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/sim_Mini_CPU_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim_Mini_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_Mini_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS283_Adder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS153_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS139_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
WARNING: [VRFC 10-159] /* in comment [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 60aa1f8b0b9245e3b26f8b21f0174871 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Mini_CPU_behav xil_defaultlib.sim_Mini_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:108]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port R_S1 [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS194_Register
Compiling module xil_defaultlib._74LS283_Adder
Compiling module xil_defaultlib._74LS153_MUX
Compiling module xil_defaultlib.Two_MUX
Compiling module xil_defaultlib._74LS139_Dec
Compiling module xil_defaultlib.Mini_CPU
Compiling module xil_defaultlib.sim_Mini_CPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_Mini_CPU_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 10069713 -regid "" -xml C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_b..."
    (file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/xsim.dir/sim_Mini_CPU_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 21:04:27 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1723.766 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Mini_CPU_behav -key {Behavioral:sim_1:Functional:sim_Mini_CPU} -tclbatch {sim_Mini_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sim_Mini_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Mini_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1723.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1730.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1730.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1730.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
