<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='351' type='bool llvm::MCInstrDesc::isRegSequenceLike() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='341'>/// Return true if this instruction behaves
  /// the same way as the generic REG_SEQUENCE instructions.
  /// E.g., on ARM,
  /// dX VMOVDRR rY, rZ
  /// is equivalent to
  /// dX = REG_SEQUENCE rY, ssub_0, rZ, ssub_1.
  ///
  /// Note that for the optimizers to be able to take advantage of
  /// this property, TargetInstrInfo::getRegSequenceLikeInputs has to be
  /// override accordingly.</doc>
