<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="csr_vmul.cpp:47:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="matrix_values" LoopLoc="csr_vmul.cpp:47:22" LoopName="VITIS_LOOP_47_2" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.9" OrigAccess-DebugLoc="csr_vmul.cpp:51:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="csr_vmul.cpp:47:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="matrix_col_indices" LoopLoc="csr_vmul.cpp:47:22" LoopName="VITIS_LOOP_47_2" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" Length="variable" Direction="read" AccessID="scevgep10seq" OrigID="for.inc.load.14" OrigAccess-DebugLoc="csr_vmul.cpp:51:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="csr_vmul.cpp:41:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="matrix_row_pointers" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" Length="2" Direction="read" AccessID="scevgep11seq" OrigID="islist VITIS_LOOP_47_2.load.8 VITIS_LOOP_47_2.load.12" OrigAccess-DebugLoc="csr_vmul.cpp:47:35" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="csr_vmul.cpp:41:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_values" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" Length="variable" Direction="write" AccessID="out_values12seq" OrigID="for.inc20.store.3" OrigAccess-DebugLoc="csr_vmul.cpp:54:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="csr_vmul.cpp:47:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="vector_values" LoopLoc="csr_vmul.cpp:47:22" LoopName="VITIS_LOOP_47_2" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="for.inc.load.17" OrigAccess-DebugLoc="csr_vmul.cpp:51:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="csr_vmul.cpp:41:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="matrix_row_pointers" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="scevgep11seq" OrigAccess-DebugLoc="csr_vmul.cpp:47:35" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="csr_vmul.cpp:41:20" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="matrix_values" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="scevgepseq" OrigAccess-DebugLoc="csr_vmul.cpp:47:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="csr_vmul.cpp:41:20" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" BundleName="gmem" VarName="matrix_col_indices" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="scevgep10seq" OrigAccess-DebugLoc="csr_vmul.cpp:47:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="csr_vmul.cpp:41:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="out_values" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="out_values12seq" OrigAccess-DebugLoc="csr_vmul.cpp:41:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="csr_vmul.cpp:47:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="matrix_values" LoopLoc="csr_vmul.cpp:47:22" LoopName="VITIS_LOOP_47_2" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="scevgepseq" OrigAccess-DebugLoc="csr_vmul.cpp:47:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="csr_vmul.cpp:47:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="matrix_col_indices" LoopLoc="csr_vmul.cpp:47:22" LoopName="VITIS_LOOP_47_2" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="scevgep10seq" OrigAccess-DebugLoc="csr_vmul.cpp:47:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="csr_vmul.cpp:47:35" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="matrix_row_pointers" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" OrigID="scevgep11seq" OrigAccess-DebugLoc="csr_vmul.cpp:47:35" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="csr_vmul.cpp:47:22" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" Direction="read" OrigID="seq2" OrigAccess-DebugLoc="csr_vmul.cpp:47:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="csr_vmul.cpp:47:22" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="csr_vmul(CSR_Matrix const*, Vector const*, Vector*)" Direction="read" OrigID="seq3" OrigAccess-DebugLoc="csr_vmul.cpp:47:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="csr_vmul.cpp:41:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_41_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="csr_vmul.cpp:41:20" LoopName="VITIS_LOOP_41_1" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="csr_vmul.cpp:47:35" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

