// Seed: 1059581728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output uwire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7
);
  logic [-1 : 1 'b0] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
endmodule
