head	1.3;
branch	1.1.1;
access;
symbols
	tg-mergetmp-mirosx-1:1.1.1.6
	tg-mergefixes-1-branch:1.1.1.6.0.6
	tg-mergefixes-1-base:1.1.1.6
	MIROS_X:1.1.1.6.0.4
	MIROS_X_BASE:1.1.1.6
	tg-mergetmp-3:1.1.1.6
	MIRBSD_XP_MIRPPC:1.1.1.6.0.2
	cvs-200405160640:1.1.1.6
	cvs-200401271800:1.1.1.5
	cvs-200401261630:1.1.1.5
	cvs-200401021645:1.1.1.5
	cvs-200312222040:1.1.1.4
	cvs-200310020700:1.1.1.3
	cvs-200309271030:1.1.1.3
	cvs-200309261655:1.1.1.3
	cvs-200309251530:1.1.1.3
	cvs-200308302005:1.1.1.3
	cvs-200308171200:1.1.1.3
	ctm-3496:1.1.1.3
	ctm-3449:1.1.1.3
	ctm-3437:1.1.1.3
	cvs-200307191805:1.1.1.3
	ctm-3425:1.1.1.3
	cvs-200307091500:1.1.1.3
	cvs-200307072125:1.1.1.3
	ctm-3389:1.1.1.3
	cvs-200307021520:1.1.1.2
	cvs-200306291430:1.1.1.2
	ctm-3341:1.1.1.1
	cvs-200306082100:1.1.1.1
	ctm-3316:1.1.1.1
	ctm-3272:1.1.1.1
	ctm-3264:1.1.1.1
	cvs-200305071630:1.1.1.1
	ctm-3255:1.1.1.1
	ctm-3229:1.1.1.1
	ctm-3203:1.1.1.1
	cvs-20030410-1130:1.1.1.1
	ctm-3155:1.1.1.1
	ctm-3132:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.3
date	2004.11.13.21.06.24;	author tg;	state Exp;
branches;
next	1.2;

1.2
date	2003.04.06.04.29.04;	author tg;	state dead;
branches;
next	1.1;

1.1
date	2003.03.22.17.49.53;	author tg;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2003.03.22.17.49.53;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.06.29.17.30.11;	author tg;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2003.07.06.15.43.22;	author tg;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	2003.12.22.20.59.39;	author tg;	state Exp;
branches;
next	1.1.1.5;

1.1.1.5
date	2004.01.02.17.49.23;	author tg;	state Exp;
branches;
next	1.1.1.6;

1.1.1.6
date	2004.05.16.08.45.59;	author tg;	state Exp;
branches;
next	;


desc
@@


1.3
log
@shave some off my work for the first MirHackathon and let
the zombies walk around for bsiegert@@'s voodoo
@
text
@/*	$OpenBSD: cpu.c,v 1.19 2004/02/14 15:09:22 grange Exp $ */

/*
 * Copyright (c) 1997 Per Fogelstrom
 * Copyright (c) 1997 RTMX Inc
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed under OpenBSD for RTMX Inc
 *	North Carolina, USA, by Per Fogelstrom, Opsycon AB, Sweden.
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 */

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/proc.h>
#include <sys/user.h>
#include <sys/device.h>

#include <dev/ofw/openfirm.h>

#include <machine/autoconf.h>

#define MPC601          1
#define MPC603          3
#define MPC604          4
#define MPC603e         6
#define MPC603ev        7
#define MPC750          8
#define MPC604ev        9
#define MPC7400         12
#define	IBM750FX	0x7000
#define MPC7410         0x800c
#define MPC7450         0x8000
#define MPC7455         0x8001

/* only valid on 603(e,ev) and G3, G4 */
#define HID0_DOZE	(1 << (31-8))
#define HID0_NAP	(1 << (31-9))
#define HID0_SLEEP	(1 << (31-10))
#define HID0_DPM	(1 << (31-11))
#define HID0_SGE	(1 << (31-24))
#define HID0_BTIC	(1 << (31-26))
#define HID0_LRSTK	(1 << (31-27))
#define HID0_FOLD	(1 << (31-28))
#define HID0_BHT	(1 << (31-29))

char cpu_model[80];
char machine[] = MACHINE;	/* cpu architecture */

/* Definition of the driver for autoconfig. */
int	cpumatch(struct device *, void *, void *);
void	cpuattach(struct device *, struct device *, void *);

struct cfattach cpu_ca = {
	sizeof(struct device), cpumatch, cpuattach
};

struct cfdriver cpu_cd = {
	NULL, "cpu", DV_DULL
};

void config_l2cr(int cpu);

int
cpumatch(parent, cfdata, aux)
	struct device *parent;
	void *cfdata;
	void *aux;
{
	struct confargs *ca = aux;

	/* make sure that we're looking for a CPU. */
	if (strcmp(ca->ca_name, cpu_cd.cd_name) != 0)
		return (0);

	return (1);
}

static u_int32_t ppc_curfreq;


int
ppc_cpuspeed(int *freq)
{
	*freq = ppc_curfreq;

	return (0);
}


void
cpuattach(struct device *parent, struct device *dev, void *aux)
{
	unsigned int cpu, pvr, hid0;
	char name[32];
	int qhandle, phandle;
	unsigned int clock_freq = 0;

	pvr = ppc_mfpvr();
	cpu = pvr >> 16;
	switch (cpu) {
	case MPC601:
		snprintf(cpu_model, sizeof(cpu_model), "601");
		break;
	case MPC603:
		snprintf(cpu_model, sizeof(cpu_model), "603");
		break;
	case MPC604:
		snprintf(cpu_model, sizeof(cpu_model), "604");
		break;
	case MPC603e:
		snprintf(cpu_model, sizeof(cpu_model), "603e");
		break;
	case MPC603ev:
		snprintf(cpu_model, sizeof(cpu_model), "603ev");
		break;
	case MPC750:
		snprintf(cpu_model, sizeof(cpu_model), "750");
		break;
	case MPC604ev:
		snprintf(cpu_model, sizeof(cpu_model), "604ev");
		break;
	case MPC7400:
		snprintf(cpu_model, sizeof(cpu_model), "7400");
		break;
	case IBM750FX:
		snprintf(cpu_model, sizeof(cpu_model), "750FX");
		break;
	case MPC7410:
		snprintf(cpu_model, sizeof(cpu_model), "7410");
		break;
	case MPC7450:
		if ((pvr & 0xf) < 3)
			snprintf(cpu_model, sizeof(cpu_model), "7450");
		 else
			snprintf(cpu_model, sizeof(cpu_model), "7451");
		break;
	case MPC7455:
		snprintf(cpu_model, sizeof(cpu_model), "7455");
		break;
	default:
		snprintf(cpu_model, sizeof(cpu_model), "Version %x", cpu);
		break;
	}
	snprintf(cpu_model + strlen(cpu_model),
	    sizeof(cpu_model) - strlen(cpu_model),
	    " (Revision %x)", pvr & 0xffff);
	printf(": %s", cpu_model);

	/* This should only be executed on openfirmware systems... */

	for (qhandle = OF_peer(0); qhandle; qhandle = phandle) {
                if (OF_getprop(qhandle, "device_type", name, sizeof name) >= 0
                    && !strcmp(name, "cpu")
                    && OF_getprop(qhandle, "clock-frequency",
                        &clock_freq , sizeof clock_freq ) >= 0)
		{
			break;
		}
                if ((phandle = OF_child(qhandle)))
                        continue;
                while (qhandle) {
                        if ((phandle = OF_peer(qhandle)))
                                break;
                        qhandle = OF_parent(qhandle);
                }
	}

	if (clock_freq != 0) {
		/* Openfirmware stores clock in Hz, not MHz */
		clock_freq /= 1000000;
		printf(": %d MHz", clock_freq);
		ppc_curfreq = clock_freq;
		cpu_cpuspeed = ppc_cpuspeed;
	}
	/* power savings mode */
	hid0 = ppc_mfhid0();
	switch (cpu) {
	case MPC603:
	case MPC603e:
	case MPC750:
	case MPC7400:
	case IBM750FX:
	case MPC7410:
		/* select DOZE mode */
		hid0 &= ~(HID0_NAP | HID0_SLEEP);
		hid0 |= HID0_DOZE | HID0_DPM;
		break;
	case MPC7450:
	case MPC7455:
		/* select NAP mode */
		hid0 &= ~(HID0_DOZE | HID0_SLEEP);
		hid0 |= HID0_NAP | HID0_DPM;
		/* try some other flags */
		hid0 |= HID0_SGE | HID0_BTIC;
		hid0 |= HID0_LRSTK | HID0_FOLD | HID0_BHT;
		/* Disable BTIC on 7450 Rev 2.0 or earlier */
		if (cpu == MPC7450 && (pvr & 0xffff) < 0x0200)
			hid0 &= ~HID0_BTIC;
		break;
	}
	ppc_mthid0(hid0);

	/* if processor is G3 or G4, configure l2 cache */
	if ( (cpu == MPC750) || (cpu == MPC7400) || (cpu == IBM750FX)
	    || (cpu == MPC7410) || (cpu == MPC7450) || (cpu == MPC7455)) {
		config_l2cr(cpu);
	}
	printf("\n");


}

/* L2CR bit definitions */
#define L2CR_L2E        0x80000000 /* 0: L2 enable */
#define L2CR_L2PE       0x40000000 /* 1: L2 data parity enable */
#define L2CR_L2SIZ      0x30000000 /* 2-3: L2 size */
#define  L2SIZ_RESERVED         0x00000000
#define  L2SIZ_256K             0x10000000
#define  L2SIZ_512K             0x20000000
#define  L2SIZ_1M       0x30000000
#define L2CR_L2CLK      0x0e000000 /* 4-6: L2 clock ratio */
#define  L2CLK_DIS              0x00000000 /* disable L2 clock */
#define  L2CLK_10               0x02000000 /* core clock / 1   */
#define  L2CLK_15               0x04000000 /*            / 1.5 */
#define  L2CLK_20               0x08000000 /*            / 2   */
#define  L2CLK_25               0x0a000000 /*            / 2.5 */
#define  L2CLK_30               0x0c000000 /*            / 3   */
#define L2CR_L2RAM      0x01800000 /* 7-8: L2 RAM type */
#define  L2RAM_FLOWTHRU_BURST   0x00000000
#define  L2RAM_PIPELINE_BURST   0x01000000
#define  L2RAM_PIPELINE_LATE    0x01800000
#define L2CR_L2DO       0x00400000 /* 9: L2 data-only.
                                      Setting this bit disables instruction
                                      caching. */
#define L2CR_L2I        0x00200000 /* 10: L2 global invalidate. */
#define L2CR_L2CTL      0x00100000 /* 11: L2 RAM control (ZZ enable).
                                      Enables automatic operation of the
                                      L2ZZ (low-power mode) signal. */
#define L2CR_L2WT       0x00080000 /* 12: L2 write-through. */
#define L2CR_L2TS       0x00040000 /* 13: L2 test support. */
#define L2CR_L2OH       0x00030000 /* 14-15: L2 output hold. */
#define L2CR_L2SL       0x00008000 /* 16: L2 DLL slow. */
#define L2CR_L2DF       0x00004000 /* 17: L2 differential clock. */
#define L2CR_L2BYP      0x00002000 /* 18: L2 DLL bypass. */
#define L2CR_L2IP       0x00000001 /* 31: L2 global invalidate in progress
				       (read only). */
#ifdef L2CR_CONFIG
u_int l2cr_config = L2CR_CONFIG;
#else
u_int l2cr_config = 0;
#endif

/* L3CR bit definitions */
#define   L3CR_L3E                0x80000000 /*  0: L3 enable */
#define   L3CR_L3SIZ              0x10000000 /*  3: L3 size (0=1MB, 1=2MB) */

void
config_l2cr(int cpu)
{
	u_int l2cr, x;

	l2cr = ppc_mfl2cr();

	/*
	 * Configure L2 cache if not enabled.
	 */
	if ((l2cr & L2CR_L2E) == 0 && l2cr_config != 0) {
		l2cr = l2cr_config;
		ppc_mtl2cr(l2cr);

		/* Wait for L2 clock to be stable (640 L2 clocks). */
		delay(100);

		/* Invalidate all L2 contents. */
		l2cr |= L2CR_L2I;
		ppc_mtl2cr(l2cr);
		do {
			x = ppc_mfl2cr();
		} while (x & L2CR_L2IP);

		/* Enable L2 cache. */
		l2cr &= ~L2CR_L2I;
		l2cr |= L2CR_L2E;
		ppc_mtl2cr(l2cr);
	}

	if (l2cr & L2CR_L2E) {
		if (cpu == MPC7450 || cpu == MPC7455) {
			u_int l3cr;

			printf(": 256KB L2 cache");

			l3cr = ppc_mfl3cr();
			if (l3cr & L3CR_L3E)
				printf(", %cMB L3 cache",
				    l3cr & L3CR_L3SIZ ? '2' : '1');
		} else if (cpu == IBM750FX)
			printf(": 512KB L2 cache");
		else {
			switch (l2cr & L2CR_L2SIZ) {
			case L2SIZ_256K:
				printf(": 256KB");
				break;
			case L2SIZ_512K:
				printf(": 512KB");
				break;
			case L2SIZ_1M:
				printf(": 1MB");
				break;
			default:
				printf(": unknown size");
			}
			printf(" backside cache");
		}
#if 0
		switch (l2cr & L2CR_L2RAM) {
		case L2RAM_FLOWTHRU_BURST:
			printf(" Flow-through synchronous burst SRAM");
			break;
		case L2RAM_PIPELINE_BURST:
			printf(" Pipelined synchronous burst SRAM");
			break;
		case L2RAM_PIPELINE_LATE:
			printf(" Pipelined synchronous late-write SRAM");
			break;
		default:
			printf(" unknown type");
		}

		if (l2cr & L2CR_L2PE)
			printf(" with parity");
#endif
	} else
		printf(": L2 cache not enabled");
}
@


1.2
log
@Remove "some dead architectures".

These are all but i386 and x86-64 (which is not in the tree yet),
because I have no machines to work with.

Re-adding support should be fairly easy, just cvs adding a partial
OpenBSD checkout and pulling in stuff like kernel signal patch, humantime,
etc. which got added to i386 as well.

You will need gcc support as well.
@
text
@d1 1
a1 1
/*	$OpenBSD: cpu.c,v 1.11 2003/02/26 19:12:08 drahn Exp $ */
d6 1
a6 1
 * 
d64 5
d82 1
a82 1
	NULL, "cpu", DV_DULL, NULL, 0
d102 12
d115 1
a115 4
cpuattach(parent, dev, aux)
	struct device *parent;
	struct device *dev;
	void *aux;
d122 1
a122 1
	__asm__ ("mfpvr %0" : "=r"(pvr));
d179 1
a179 1
                                  &clock_freq , sizeof clock_freq ) >= 0)
d196 2
a197 1

d200 1
a200 1
	__asm __volatile ("mfspr %0,1008" : "=r" (hid0));
d208 4
d214 10
a223 3
		/* select DOZE mode */
		hid0 &= ~(HID0_NAP | HID0_SLEEP);
		hid0 |= HID0_DOZE | HID0_DPM; 
d225 1
a225 1
	__asm __volatile ("mtspr 1008,%0" : "=r" (hid0));
d227 1
a227 1
	/* if processor is G3 or G4, configure l2 cache */ 
d237 1
a237 2
#define L2CR 1017

d270 1
a270 1
                                      (read only). */
d277 1
a277 1
#define SPR_L3CR                0x3fa   /* .6. L3 Control Register */
d286 1
a286 1
	__asm __volatile ("mfspr %0, 1017" : "=r"(l2cr));
d293 1
a293 1
		asm volatile ("mtspr 1017,%0" :: "r"(l2cr));
d300 1
a300 1
		asm volatile ("mtspr 1017,%0" :: "r"(l2cr));
d302 1
a302 1
			asm volatile ("mfspr %0, 1017" : "=r"(x));
d304 1
a304 1
				      
d308 1
a308 1
		asm volatile ("mtspr 1017,%0" :: "r"(l2cr));
d317 1
a317 2
			__asm__ volatile("mfspr %0, %1" : "=r"(l3cr) :
			    "n"(SPR_L3CR) );
d331 1
a331 1
			case L2SIZ_1M:  
d353 1
a353 1
		
d355 1
a355 1
			printf(" with parity");  
a358 1
		
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import OpenBSD 3.3 source repository from CTM 3132 the first time
This opens an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIX®, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@the previous cvs import did not finish due to 'memory fault'
sync with OpenBSD-cvs
@
text
@d1 1
a1 1
/*	$OpenBSD: cpu.c,v 1.12 2003/06/23 01:38:05 drahn Exp $ */
a63 5
#define HID0_SGE	(1 << (31-24))
#define HID0_BTIC	(1 << (31-26))
#define HID0_LRSTK	(1 << (31-27))
#define HID0_FOLD	(1 << (31-28))
#define HID0_BHT	(1 << (31-29))
d193 2
a197 12
		break;
	case MPC7450:
	case MPC7455:
		/* select NAP mode */
		hid0 &= ~(HID0_DOZE | HID0_SLEEP);
		hid0 |= HID0_NAP | HID0_DPM; 
		/* try some other flags */
		hid0 |= HID0_SGE | HID0_BTIC;
		hid0 |= HID0_LRSTK | HID0_FOLD | HID0_BHT;
		/* Disable BTIC on 7450 Rev 2.0 or earlier */
		if (cpu == MPC7450 && (pvr & 0xffff) < 0x0200)
			hid0 &= ~HID0_BTIC;
d199 1
a199 1
	__asm __volatile ("mtspr 1008,%0" :: "r" (hid0));
@


1.1.1.3
log
@Import OpenBSD base system minus kerberos from CTM,
kernel source from CVS right now (no diffs though)
@
text
@d1 1
a1 1
/*	$OpenBSD: cpu.c,v 1.13 2003/07/02 21:30:13 drahn Exp $ */
d113 1
a113 1
	pvr = ppc_mfpvr();
d190 1
a190 1
	hid0 = ppc_mfhid0();
d214 1
a214 1
	ppc_mthid0(hid0);
d226 2
a227 1
/* L2CR bit definitions */
d260 1
a260 1
				       (read only). */
d267 1
a267 1
/* L3CR bit definitions */
d276 1
a276 1
	l2cr = ppc_mfl2cr();
d283 1
a283 1
		ppc_mtl2cr(l2cr);
d290 1
a290 1
		ppc_mtl2cr(l2cr);
d292 1
a292 1
			x = ppc_mfl2cr();
d298 1
a298 1
		ppc_mtl2cr(l2cr);
d307 2
a308 1
			l3cr = ppc_mfl3cr();
@


1.1.1.4
log
@Time to import OpenBSD once again. Expect breakage.
@
text
@d1 1
a1 1
/*	$OpenBSD: cpu.c,v 1.16 2003/10/30 03:17:32 itojun Exp $ */
d6 1
a6 1
 *
d82 1
a82 1
	NULL, "cpu", DV_DULL
d103 4
a106 1
cpuattach(struct device *parent, struct device *dev, void *aux)
d170 1
a170 1
                        &clock_freq , sizeof clock_freq ) >= 0)
d200 1
a200 1
		hid0 |= HID0_DOZE | HID0_DPM;
d206 1
a206 1
		hid0 |= HID0_NAP | HID0_DPM;
a212 1
		break;
d216 1
a216 1
	/* if processor is G3 or G4, configure l2 cache */
d293 1
a293 1

d320 1
a320 1
			case L2SIZ_1M:
d342 1
a342 1

d344 1
a344 1
			printf(" with parity");
d348 1
@


1.1.1.5
log
@Import OpenBSD again, for various reasons.
@
text
@d1 1
a1 1
/*	$OpenBSD: cpu.c,v 1.18 2003/12/24 05:44:37 drahn Exp $ */
a101 10
static u_int32_t ppc_curfreq;


int
ppc_cpuspeed(void *oldp, size_t *oldlenp, void *newp, size_t newlen)
{
	return (sysctl_rdint(oldp, oldlenp, newp, ppc_curfreq));
}


d184 1
a184 2
		ppc_curfreq = clock_freq;
		cpu_cpuspeed = ppc_cpuspeed;
@


1.1.1.6
log
@large-scale import of OpenBSD 3.5-current source base including many fixes
note: from now, we will not be binary compatible with OpenBSD apps any
longer (due to syscall numbering differences); both an OpenBSD compat and
a conversion tool for old MirOS #7 apps will be delivered later.

The src/ tree is locked from now.
@
text
@d1 1
a1 1
/*	$OpenBSD: cpu.c,v 1.19 2004/02/14 15:09:22 grange Exp $ */
d106 1
a106 1
ppc_cpuspeed(int *freq)
d108 1
a108 3
	*freq = ppc_curfreq;

	return (0);
@


