                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Wed Nov 20 16:06:07 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './src/BoothEndecode.v'
Parsing design file './src/CLA32.v'
Parsing design file './src/Multiplier_top.v'
Parsing design file './src/PP_top.v'
Parsing design file './src/PPUnit.v'
Parsing design file './src/WallaceTree_top.v'
Parsing design file './sim/tb_Multiplier.sv'
Top Level Modules:
       tb_Multiplier
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
6 modules and 0 UDP read.
recompiling module WallaceTree
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/ICer/ic_prjs/multiplier/csrc'
make[1]: Leaving directory '/home/ICer/ic_prjs/multiplier/csrc'
make[1]: Entering directory '/home/ICer/ic_prjs/multiplier/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib -L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib     _110255_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/ICer/ic_prjs/multiplier/csrc'
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Nov 20 16:06 2024
Testbench started
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb_Multiplier.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
a =       25244, b =       -8306, product =  -209676664
a =          -5, b =           2, product =         -10
a =          -7, b =          -3, product =          21
a =           0, b =           7, product =           0
a =       32767, b =           1, product =       32767
a =       32767, b =          -1, product =      -32767
a =       32767, b =       32767, product =  1073676289
$stop at time 70.0ns Scope: tb_Multiplier File: ./sim/tb_Multiplier.sv Line: 59
ucli% q
           V C S   S i m u l a t i o n   R e p o r t 
Time: 70000 ps
CPU Time:      0.190 seconds;       Data structure size:   0.0Mb
Wed Nov 20 16:07:46 2024
CPU time: .226 seconds to compile + .186 seconds to elab + .175 seconds to link + .212 seconds in simulation
