

================================================================
== Vitis HLS Report for 'low_pass_filter_float_s'
================================================================
* Date:           Wed Oct 19 22:36:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Ib_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ib" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 15 'read' 'Ib_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Ia_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ia" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 16 'read' 'Ia_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (7.01ns)   --->   "%mul = fmul i32 %Ia_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 17 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Y1a_prev_load = load i32 %Y1a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 18 'load' 'Y1a_prev_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (7.01ns)   --->   "%mul4 = fmul i32 %Y1a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 19 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [3/3] (7.01ns)   --->   "%mul6 = fmul i32 %Ib_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 20 'fmul' 'mul6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Y1b_prev_load = load i32 %Y1b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 21 'load' 'Y1b_prev_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [3/3] (7.01ns)   --->   "%mul7 = fmul i32 %Y1b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 22 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 23 [2/2] (1.23ns)   --->   "%buffer_velocity_load = load i32 31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 23 'load' 'buffer_velocity_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 24 [2/3] (7.01ns)   --->   "%mul = fmul i32 %Ia_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 24 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/3] (7.01ns)   --->   "%mul4 = fmul i32 %Y1a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 25 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [2/3] (7.01ns)   --->   "%mul6 = fmul i32 %Ib_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 26 'fmul' 'mul6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/3] (7.01ns)   --->   "%mul7 = fmul i32 %Y1b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 27 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 28 [1/2] (1.23ns)   --->   "%buffer_velocity_load = load i32 31" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 28 'load' 'buffer_velocity_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 29 [1/3] (7.01ns)   --->   "%mul = fmul i32 %Ia_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 29 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/3] (7.01ns)   --->   "%mul4 = fmul i32 %Y1a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 30 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/3] (7.01ns)   --->   "%mul6 = fmul i32 %Ib_read, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 31 'fmul' 'mul6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/3] (7.01ns)   --->   "%mul7 = fmul i32 %Y1b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 32 'fmul' 'mul7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%velocity_accum_load = load i32 %velocity_accum" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 33 'load' 'velocity_accum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [4/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 34 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1, i32 %buffer_velocity"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [4/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 36 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [4/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 37 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 38 [3/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 38 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1, i32 %buffer_velocity"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [3/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 40 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [3/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 41 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 42 [2/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 42 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [2/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 43 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 44 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 45 [1/4] (6.43ns)   --->   "%sub = fsub i32 %velocity_accum_load, i32 %buffer_velocity_load" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 45 'fsub' 'sub' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/4] (6.43ns)   --->   "%Y1a = fadd i32 %mul, i32 %mul4" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:46]   --->   Operation 46 'fadd' 'Y1a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/4] (6.43ns)   --->   "%Y1b = fadd i32 %mul6, i32 %mul7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:47]   --->   Operation 47 'fadd' 'Y1b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %Y1a, i32 %Y1a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln54 = store i32 %Y1b, i32 %Y1b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:54]   --->   Operation 49 'store' 'store_ln54' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%velocity_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %velocity" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:26]   --->   Operation 50 'read' 'velocity_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [4/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 51 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln34 = store i32 %velocity_read, i32 0" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:34]   --->   Operation 52 'store' 'store_ln34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 53 [3/3] (7.01ns)   --->   "%mul9 = fmul i32 %Y1a, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 53 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%Y2a_prev_load = load i32 %Y2a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 54 'load' 'Y2a_prev_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %Y2a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 55 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %Y1b, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 56 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%Y2b_prev_load = load i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 57 'load' 'Y2b_prev_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %Y2b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 58 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 59 [3/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 59 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [2/3] (7.01ns)   --->   "%mul9 = fmul i32 %Y1a, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 60 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %Y2a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %Y1b, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 62 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %Y2b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 63 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 64 [2/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/3] (7.01ns)   --->   "%mul9 = fmul i32 %Y1a, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 65 'fmul' 'mul9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %Y2a_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 66 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %Y1b, i32 0.3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 67 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %Y2b_prev_load, i32 0.7" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 68 'fmul' 'mul3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 69 [1/4] (6.43ns)   --->   "%add = fadd i32 %sub, i32 %velocity_read" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln27 = store i32 %add, i32 %velocity_accum" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:27]   --->   Operation 70 'store' 'store_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [4/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 71 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [4/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 72 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 73 [3/3] (7.01ns)   --->   "%vel_out = fmul i32 %add, i32 0.03125" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:35]   --->   Operation 73 'fmul' 'vel_out' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [3/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 74 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [3/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 75 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 76 [2/3] (7.01ns)   --->   "%vel_out = fmul i32 %add, i32 0.03125" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:35]   --->   Operation 76 'fmul' 'vel_out' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [2/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 77 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [2/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 78 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 79 [1/3] (7.01ns)   --->   "%vel_out = fmul i32 %add, i32 0.03125" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:35]   --->   Operation 79 'fmul' 'vel_out' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/4] (6.43ns)   --->   "%Y2a = fadd i32 %mul9, i32 %mul1" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:57]   --->   Operation 80 'fadd' 'Y2a' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/4] (6.43ns)   --->   "%Y2b = fadd i32 %mul2, i32 %mul3" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:58]   --->   Operation 81 'fadd' 'Y2b' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln64 = store i32 %Y2a, i32 %Y2a_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:64]   --->   Operation 82 'store' 'store_ln64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln65 = store i32 %Y2b, i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:65]   --->   Operation 83 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %vel_out" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i32 %Y2a" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i32 %Y2b" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 86 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i96 %mrv_2" [foc-rewrite/apc/src/FOC/../filter/filter.hpp:101]   --->   Operation 87 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.02ns
The critical path consists of the following:
	wire read operation ('Ia_read', foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) on port 'Ia' (foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) [11]  (0 ns)
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../filter/filter.hpp:46) [21]  (7.02 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../filter/filter.hpp:46) [21]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../filter/filter.hpp:46) [21]  (7.02 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'load' operation ('velocity_accum_load', foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) on static variable 'velocity_accum' [14]  (0 ns)
	'fsub' operation ('sub', foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) [15]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) [15]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) [15]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('sub', foc-rewrite/apc/src/FOC/../filter/filter.hpp:26) [15]  (6.44 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul9', foc-rewrite/apc/src/FOC/../filter/filter.hpp:57) [31]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul9', foc-rewrite/apc/src/FOC/../filter/filter.hpp:57) [31]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul9', foc-rewrite/apc/src/FOC/../filter/filter.hpp:57) [31]  (7.02 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', foc-rewrite/apc/src/FOC/../filter/filter.hpp:27) [16]  (6.44 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('vel_out', foc-rewrite/apc/src/FOC/../filter/filter.hpp:35) [20]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('vel_out', foc-rewrite/apc/src/FOC/../filter/filter.hpp:35) [20]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('vel_out', foc-rewrite/apc/src/FOC/../filter/filter.hpp:35) [20]  (7.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
