//
// File created by:  irun
// Do not modify this file
//
/home/user1/Desktop/VLSILAB_2021/VLSI_LAB/digital/uart/uart_rx.v
/home/user1/Desktop/VLSILAB_2021/VLSI_LAB/digital/uart/uart_tx.v
/home/user1/Desktop/VLSILAB_2021/VLSI_LAB/digital/uart/uart_tb.v
