Created 2023-01-19 11:45:17.546063

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 4


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  LUT fracturability level: 1
  Number of adder bits per ALM: 2
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 2
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = bulk
  switch_type = pass_transistor
  vdd = 0.8
  vsram = 1.0
  vsram_n = 0.0
  gate_length = 22
  min_tran_width = 45
  min_width_tran_area = 33864
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/ptm_22nm_bulk_hp.l
  model_library = 22NM_BULK_HP
  metal = [(0.054825, 0.000175), (0.007862, 0.000215), (0.02924, 0.000139), (0.227273, 0.0)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 30:1
  Implemented MUX size: 30:1
  Level 1 size = 6
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 11

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        1.769        184.5        184.5        184.3        29.980000000000004    
  sb_mux(with sram)             2.717        184.5        184.5        184.3        29.980000000000004    
  cb_mux                        3.493        124.7        124.7        124.7        3.1270000000000002
  cb_mux(with sram)             5.661        124.7        124.7        124.7        3.1270000000000002
  local_mux                     1.363        70.15        70.13        70.15        0.8439
  local_mux(with sram)          2.853        70.15        70.13        70.15        0.8439
  local_ble_output(with sram)   0.66         123.9        123.9        123.9        2.896
  general_ble_output(with sram) 0.633        37.68        37.68        36.29        1.8130000000000002
  ff                            1.228        n/a          n/a          n/a          n/a
  lut (with sram)               29.144       143.0        143.0        142.8        n/a                   
  lut_a                         n/a          207.34       207.34       183.54       3.552                 
  lut_a_driver                  0.311        14.57        14.57        14.57        1.8890000000000002    
  lut_a_driver_not              0.415        20.09        20.09        20.09        1.745                 
  lut_b                         n/a          207.14       207.14       177.64       3.5020000000000002    
  lut_b_driver                  0.286        13.04        13.03        13.04        1.5430000000000001    
  lut_b_driver_not              0.38         19.31        19.29        19.31        1.499                 
  lut_c                         n/a          186.94       186.94       157.54       3.366                 
  lut_c_driver                  0.902        30.24        30.24        30.23        2.604                 
  lut_c_driver_not              0.342        35.11        35.11        35.11        0.9517000000000001    
  lut_d                         n/a          128.38       128.38       103.94       2.244                 
  lut_d_driver                  0.194        14.35        14.35        14.33        0.8640000000000001    
  lut_d_driver_not              0.28         20.55        20.55        20.53        0.8911000000000001    
  lut_e                         n/a          126.71       126.71       93.03        2.089                 
  lut_e_driver                  0.145        15.96        15.96        15.95        0.6335999999999999    
  lut_e_driver_not              0.223        22.61        22.61        22.59        0.6872                
  lut_f                         n/a          64.94        64.94        48.14        0.6872                
  lut_f_driver                  0.17         13.66        13.65        13.66        0.6566000000000001    
  lut_f_driver_not              0.263        19.46        19.46        19.46        0.7383000000000001    
  carry_chain                   1.159        22.88        22.11        22.88        n/a                   
  carry_chain_perf              0.095        29.68        29.65        29.68        n/a                   
  carry_chain_mux               0.775        79.02        79.02        75.63        n/a                   
  carry_chain_inter             0.369        18.64        18.64        18.63        n/a                   
  total carry chain area        41.903       
  xcarry_chain_and              0.313        51.61        51.61        51.6         n/a                   
  xcarry_chain_mux              0.399        58.11        58.11        55.79        n/a                   


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              1255.133            100%
  LUT               330.531             26.334%
  FF                12.275              0.978%
  BLE output        25.855              2.06%
  Local mux         171.166             13.637%
  Connection block  226.423             18.04%
  Switch block      434.705             34.634%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           1.845e-10
  T_ipin_cblock (connection block mux)            1.247e-10
  CLB input -> BLE input (local CLB routing)      7.015e-11
  LUT output -> BLE input (local feedback)        1.239e-10
  LUT output -> CLB output (logic block output)   3.768e-11
  lut_a                                           2.2742999999999998e-10
  lut_b                                           2.2645000000000003e-10
  lut_c                                           2.2204999999999997e-10
  lut_d                                           1.4893e-10
  lut_e                                           1.4932e-10
  lut_f                                           8.44e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            17540.897223716194
  ipin_mux_trans_size (connection block mux)      1.2559575028878802
  mux_trans_size (routing switch)                 1.741
  buf_size (routing switch)                       25.453958333143046

  SUMMARY
  -------
  Tile Area                            1255.13 um^2
  Representative Critical Path Delay   151.62 ps
  Cost (area^1 x delay^1)              0.1903

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 162426
Total time elapsed: 7 hours 54 minutes 31 seconds


