<?xml version="1.0" encoding="UTF-8"?>
<module id="VLCD" HW_revision="1" XML_version="1" description="DaVinci - VLCD Control Registers">
	<register id="START" acronym="START" offset="0" width="16" description="VLCD Start Register">
		<bitfield id="_RESV" width="14" begin="15" end="2" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="INT" width="1" begin="1" end="1" resetval="0" description="VLCD to DSP Interrupt" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable interrupt"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable interrupt"/>
		</bitfield>
		<bitfield id="GO" width="1" begin="0" end="0" resetval="0" description="\hVLCD Go\nWrite:\n 0: Not used (do not write 0)\n 1: Start VLCD module\nRead:\n 0: Idle\n 1: Busy\n\nWriting '1' starts the VLCD module.  Reading provides VLCD execution status. " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MODE" acronym="MODE" offset="2" width="16" description="VLCD Mode Register">
		<bitfield id="MPEGRND" width="1" begin="15" end="15" resetval="0" description="Round control for MPEG_INVQ" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="round off"/>
			<bitenum id="ON" value="1" token="ON" description="round on"/>
		</bitfield>
		<bitfield id="NUMBLKS" width="3" begin="14" end="12" resetval="0" description="\hSpecify number of 8x8 blocks to process\nNumber of blocks can be 1 through 6.  " range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="JPEGSYNC" width="1" begin="11" end="11" resetval="0" description="\hJPEG  Sync Insertion\n\nWriting '1' enables inserting 00 byte after FF byte" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="Off"/>
			<bitenum id="ON" value="1" token="ON" description="On"/>
		</bitfield>
		<bitfield id="MPEGTYPE" width="1" begin="10" end="10" resetval="0" description="MPEG Picture Coding Type" range="-" rwaccess="RW">
			<bitenum id="I_P_B_PICTURE" value="0" token="I_P_B_PICTURE" description="I,P,B picture coding"/>
			<bitenum id="D_PICTURE" value="1" token="D_PICTURE" description="D picture coding"/>
		</bitfield>
		<bitfield id="SCAN" width="2" begin="9" end="8" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Linear scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Zig-Zag scan"/>
			<bitenum id="ALTERNATE_VERTICALSCAN" value="2" token="ALTERNATE_VERTICALSCAN" description="Alternate-vertical scan"/>
			<bitenum id="ALTERNATE_HORIZONTALSCAN" value="3" token="ALTERNATE_HORIZONTALSCAN" description="Alternate-horizontal scan"/>
		</bitfield>
		<bitfield id="MPEGINTRA" width="1" begin="7" end="7" resetval="0" description="\hIntra Macro Block Select\n\nSelects whether blocks are encoded as Intra Macro blocks" range="-" rwaccess="RW">
			<bitenum id="NON_INTRAMB" value="0" token="NON_INTRAMB" description="Non-intra macro block"/>
			<bitenum id="INTRAMB" value="1" token="INTRAMB" description="Intra macro block (Set to '1' in JPEG mode)"/>
		</bitfield>
		<bitfield id="INTRAVLC" width="1" begin="6" end="6" resetval="0" description="MPEG Intra VLC Format" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="MODESEL" width="2" begin="5" end="4" resetval="0" description="Codec Mode Select" range="-" rwaccess="RW">
			<bitenum id="JPEG" value="0" token="JPEG" description="JPEG"/>
			<bitenum id="MPEG1" value="1" token="MPEG1" description="MPEG1"/>
			<bitenum id="MPEG4" value="2" token="MPEG4" description="MPEG4"/>
			<bitenum id="H263" value="3" token="H263" description="H.263"/>
		</bitfield>
		<bitfield id="QMPEGTYPE" width="1" begin="3" end="3" resetval="0" description="Quantization type for Encode and Decode in MPEG4" range="-" rwaccess="RW">
			<bitenum id="TYPE0" value="0" token="TYPE0" description="TYPE 0"/>
			<bitenum id="TYPE1" value="1" token="TYPE1" description="TYPE 1"/>
		</bitfield>
		<bitfield id="FUNC" width="3" begin="2" end="0" resetval="0" description="Function Select" range="-" rwaccess="RW">
			<bitenum id="Q" value="0" token="Q" description="Q"/>
			<bitenum id="IQ" value="1" token="IQ" description="IQ"/>
			<bitenum id="VLC" value="2" token="VLC" description="VLC"/>
			<bitenum id="VLD" value="3" token="VLD" description="VLD"/>
			<bitenum id="Q_IQ" value="4" token="Q_IQ" description="Q + IQ"/>
			<bitenum id="Q_VLC" value="5" token="Q_VLC" description="Q + VLC"/>
			<bitenum id="Q_IQ_VLC" value="6" token="Q_IQ_VLC" description="Q + IQ + VLC"/>
			<bitenum id="VLD_IQ" value="7" token="VLD_IQ" description="VLD + IQ"/>
		</bitfield>
	</register>
	<register id="QIN_ADDR" acronym="QIN_ADDR" offset="4" width="16" description="Quantization Input Address Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved\nmust not set to 1" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="12" begin="11" end="0" resetval="0" description="Start address of input data used for Quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QOUT_ADDR" acronym="QOUT_ADDR" offset="6" width="16" description="Quantization Output Address Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved\nmust not set to 1" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="12" begin="11" end="0" resetval="0" description="Start address of output data used for Quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IQIN_ADDR" acronym="IQIN_ADDR" offset="8" width="16" description="Inverse Quantization Input Address Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved\nmust not set to 1" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="12" begin="11" end="0" resetval="0" description="Start address of input data used for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IQOUT_ADDR" acronym="IQOUT_ADDR" offset="10" width="16" description="Inverse Quantization Output Address Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved\nmust not set to 1" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="12" begin="11" end="0" resetval="0" description="Start address of output data used for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VLCDIN_ADDR" acronym="VLCDIN_ADDR" offset="12" width="16" description="VLCD Input Address">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved\nmust not set to 1" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="12" begin="11" end="0" resetval="0" description="Start address of input data used for VLC/VLD" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VLCDOUT_ADDR" acronym="VLCDOUT_ADDR" offset="14" width="16" description="VLCD Output Address">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved\nmust not set to 1" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="12" begin="11" end="0" resetval="0" description="\hStart address of output data used for VLC/VLD\n\nWhen VLD, the address should be 32bit aligned." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DC_PRED0" acronym="DC_PRED0" offset="16" width="16" description="Quantization DC Predictor 0 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="PRED0" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DC_PRED1" acronym="DC_PRED1" offset="18" width="16" description="Quantization DC Predictor 1 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="PRED1" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DC_PRED2" acronym="DC_PRED2" offset="20" width="16" description="Quantization DC Predictor 2 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="PRED2" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DC_PRED3" acronym="DC_PRED3" offset="22" width="16" description="Quantization DC Predictor 3 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="PRED3" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DC_PRED4" acronym="DC_PRED4" offset="24" width="16" description="Quantization DC Predictor 4 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="PRED4" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="DC_PRED5" acronym="DC_PRED5" offset="26" width="16" description="Quantization DC Predoctor 4 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="PRED5" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IDC_PRED0" acronym="IDC_PRED0" offset="28" width="16" description="Inverse Quantization DC Predictor 0 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IPRED0" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IDC_PRED1" acronym="IDC_PRED1" offset="30" width="16" description="Inverse Quantization DC Predictor 1 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IPRED1" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IDC_PRED2" acronym="IDC_PRED2" offset="32" width="16" description="Inverse Quantization DC Predictor 2 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IPRED2" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IDC_PRED3" acronym="IDC_PRED3" offset="34" width="16" description="Inverse Quantization DC Predictor 3 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IPRED3" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IDC_PRED4" acronym="IDC_PRED4" offset="36" width="16" description="Inverse Quantization DC Predictor 4 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IPRED4" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="IDC_PRED5" acronym="IDC_PRED5" offset="38" width="16" description="Inverse Quantization DC Predoctor 4 Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IPRED5" width="12" begin="11" end="0" resetval="0" description="Initial/final DC predictors for inverse quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MPEG_INVQ" acronym="MPEG_INVQ" offset="40" width="16" description="MPEG Inverse Quantization Scale Register">
		<bitfield id="MPEG_INVQ" width="16" begin="15" end="0" resetval="0" description="2^15/quant_scale for MPEG quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MPEG_Q" acronym="MPEG_Q" offset="42" width="16" description="MPEG Quantization Scale Register">
		<bitfield id="_RESV" width="8" begin="15" end="8" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="MQ" width="8" begin="7" end="0" resetval="0" description="quant_scale for MPEG de-quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MPEG_DELTA_Q" acronym="MPEG_DELTA_Q" offset="44" width="16" description="MPEG Quantization Delta Register">
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="MDELQ" width="9" begin="8" end="0" resetval="0" description="Number of delta value for use in MPEG quantization (2's compliment)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MPEG_DELTA_IQ" acronym="MPEG_DELTA_IQ" offset="46" width="16" description="MPEG Inverse Quantization Delta Register">
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="MDELIQ" width="9" begin="8" end="0" resetval="0" description="Number of delta value for use in MPEG inverse quantization (2's compliment)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MPEG_THRED" acronym="MPEG_THRED" offset="48" width="16" description="MPEG Thred Register">
		<bitfield id="_RESV" width="4" begin="15" end="12" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="MTHRED" width="12" begin="11" end="0" resetval="0" description="Number of threds value for use in MPEG Quantization" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="MPEG_CBP" acronym="MPEG_CBP" offset="50" width="16" description="MPEG coded Block Pattern Register">
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CBPON" width="1" begin="8" end="8" resetval="0" description="\hCBP Detection Control" range="-" rwaccess="RW">
			<bitenum id="CBP_DETECT_OFF" value="0" token="CBP_DETECT_OFF" description="CBP detect off (JPEG)"/>
			<bitenum id="CBP_DETECT_ON" value="1" token="CBP_DETECT_ON" description="CBP detect on"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="7" end="6" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CBP" width="6" begin="5" end="0" resetval="0" description="\hCoded block pattern \nIndicates at least one nonzero in a block.  \nFor the standard six block macro block, CBP of the first block would be in bit position five.  The second block's CBP bit in position 4, down to the last block being in bit position 0." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="LUMA_VECTOR" acronym="LUMA_VECTOR" offset="52" width="16" description="LUMA Bit Vector Register">
		<bitfield id="_RESV" width="10" begin="15" end="6" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="LUMVECT" width="6" begin="5" end="0" resetval="0" description="\hLuma Bit Vector\nSetting this bit high indicates that block has luminance data. For the standard six block macro block, the first block's Luma bit would be in bit position five. The second block's coded bit in position 4, down to the last block being in bit position 0." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HUFFTAB_DCY" acronym="HUFFTAB_DCY" offset="54" width="16" description="Huffman DC Y Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="HDCY" width="11" begin="10" end="0" resetval="0" description="\hBase address for Huffman DC Y tables\nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HUFFTAB_DCUV" acronym="HUFFTAB_DCUV" offset="56" width="16" description="Huffman DC UV Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="HDCUV" width="11" begin="10" end="0" resetval="0" description="\hBase address for Huffman DC UV tables \nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HUFFTAB_AC0" acronym="HUFFTAB_AC0" offset="58" width="16" description="Huffman AC0 Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="HAC0" width="11" begin="10" end="0" resetval="0" description="\hBase address for Huffman AC0 tables \nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HUFFTAB_AC1" acronym="HUFFTAB_AC1" offset="60" width="16" description="Huffman AC1 Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="HAC1" width="11" begin="10" end="0" resetval="0" description="\hBase address for Huffman AC1 tables \nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OFLEV_MAXOTAB" acronym="OFLEV_MAXOTAB" offset="62" width="16" description="MPEG Max 0 Level Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="MAX0" width="11" begin="10" end="0" resetval="0" description="\hBase address for MPEG max 0 level tables \nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OFLEV_MAX1TAB" acronym="OFLEV_MAX1TAB" offset="64" width="16" description="MPEG Max 1 Level Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="MAX1" width="11" begin="10" end="0" resetval="0" description="\hBase address for MPEG max 1 level tables \nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CTLTAB_DCY" acronym="CTLTAB_DCY" offset="66" width="16" description="DC Y Control Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CDCY" width="11" begin="10" end="0" resetval="0" description="\hControl Table DC Y pointer \nAddress pointer to the starting word of the Control Table DC Y lookup table in VLCD Huffman memory used by the UVLD. \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CTLTAB_DCUV" acronym="CTLTAB_DCUV" offset="68" width="16" description="DC UV Control Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CDCUV" width="11" begin="10" end="0" resetval="0" description="\hControl Table DC UV pointer \nAddress pointer to the starting word of the Control Table DC UV lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CTLTAB_AC0" acronym="CTLTAB_AC0" offset="70" width="16" description="AC0 Control Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CAC0" width="11" begin="10" end="0" resetval="0" description="\hControl Table DC AC0 pointer \nAddress pointer to the starting word of the Control Table DC AC0 lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CTLTAB_AC1" acronym="CTLTAB_AC1" offset="72" width="16" description="AC1 Control Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CAC1" width="11" begin="10" end="0" resetval="0" description="\hControl Table DC AC1 pointer \nAddress pointer to the starting word of the Control Table DC AC1 lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OFFSET_DCY" acronym="OFFSET_DCY" offset="74" width="16" description="DC Y Symbol Lookup Table Address Offset Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ODCY" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table DC Y offset \nUsed to address the Symbol Table DC Y lookup table.  The purpose of this offset is to avoid negative numbers being used in the Control table.  " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OFFSET_DCUV" acronym="OFFSET_DCUV" offset="76" width="16" description="DC UV Symbol Lookup Table Address Offset Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ODCUV" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table DC UV offset \nUsed to address the Symbol Table DC UV lookup table.  The purpose of this offset is to avoid negative numbers being used in the Control table.  " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OFFSET_AC0" acronym="OFFSET_AC0" offset="78" width="16" description="AC0 Symbol Lookup Table Address Offset Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="OAC0" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table AC0 offset \nUsed to address the Symbol Table AC0 lookup table.  The purpose of this offset is to avoid negative numbers being used in the Control table.  " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="OFFSET_AC1" acronym="OFFSET_AC1" offset="80" width="16" description="AC1 Symbol Lookup Table Address Offset Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="OAC1" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table AC1 offset \nUsed to address the Symbol Table AC1 lookup table.  The purpose of this offset is to avoid negative numbers being used in the Control table.  " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SYMTAB_DCY" acronym="SYMTAB_DCY" offset="82" width="16" description="DC Y Symbol Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SDCY" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table DC Y pointer \nAddress pointer to the starting word of the Symbol Table DC Y lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SYMTAB_DCUV" acronym="SYMTAB_DCUV" offset="84" width="16" description="DC UV Symbol Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SDCUV" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table DC UV pointer \nAddress pointer to the starting word of the Symbol Table DC UV lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SYMTAB_AC0" acronym="SYMTAB_AC0" offset="86" width="16" description="AC0 Symbol Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SAC0" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table AC0 pointer \nAddress pointer to the starting word of the Symbol Table AC0 lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SYMTAB_AC1" acronym="SYMTAB_AC1" offset="88" width="16" description="AC1 Symbol Lookup Table Base Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SAC1" width="11" begin="10" end="0" resetval="0" description="\hSymbol Table AC1 pointer \nAddress pointer to the starting word of the Symbol Table AC1 lookup table in VLCD Huffman memory used by the UVLD.  \nThis table shall start on a 32 bit word boundary." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CTL" acronym="CTL" offset="90" width="16" description="VLD Control Register">
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="UVLD" width="1" begin="8" end="8" resetval="0" description="\hSelect UVLD algorithm" range="-" rwaccess="RW">
			<bitenum id="VLD" value="0" token="VLD" description="Select VLD algorithm"/>
			<bitenum id="RVLC" value="1" token="RVLC" description="Select RVLC algorithm"/>
		</bitfield>
		<bitfield id="DCYLEAD" width="1" begin="7" end="7" resetval="0" description="\hThis bit signifies that the UVLD is expecting a 1 leading Huffman Table for the DC Y Tables " range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="DCUVLEAD" width="1" begin="6" end="6" resetval="0" description="\hThis bit signifies that the UVLD is expecting a 1 leading Huffman Table for the DC UV Tables " range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="AC0LEAD" width="1" begin="5" end="5" resetval="0" description="\hThis bit signifies that the UVLD is expecting a 1 leading Huffman Table for the AC 0 Tables " range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="AC1LEAD" width="1" begin="4" end="4" resetval="0" description="\hThis bit signifies that the UVLD is expecting a 1 leading Huffman Table for the AC 1 Tables " range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="DCYSYMLEN" width="1" begin="3" end="3" resetval="0" description="\hDC Y Symbol Length \nBit length of the decoded symbol in the DC Y Symbol Table.  " range="-" rwaccess="RW">
			<bitenum id="12BITSYM" value="0" token="12BITSYM" description="12 bit symbol length"/>
			<bitenum id="11BITSYM" value="1" token="11BITSYM" description="11 bit symbol length"/>
		</bitfield>
		<bitfield id="DCUVSYMLEN" width="1" begin="2" end="2" resetval="0" description="\hDC UV Symbol Length \nBit length of the decoded symbol in the DC UV Symbol Table.  " range="-" rwaccess="RW">
			<bitenum id="12BITSYM" value="0" token="12BITSYM" description="12 bit symbol length"/>
			<bitenum id="11BITSYM" value="1" token="11BITSYM" description="11 bit symbol length"/>
		</bitfield>
		<bitfield id="AC0SYMLEN" width="1" begin="1" end="1" resetval="0" description="\hAC0 Symbol Length \nBit length of the decoded symbol in the AC 0 Symbol Table.  " range="-" rwaccess="RW">
			<bitenum id="12BITSYM" value="0" token="12BITSYM" description="12 bit symbol length"/>
			<bitenum id="11BITSYM" value="1" token="11BITSYM" description="11 bit symbol length"/>
		</bitfield>
		<bitfield id="AC1SYMLEN" width="1" begin="0" end="0" resetval="0" description="\hAC1 Symbol Length \nBit length of the decoded symbol in the AC 1 Symbol Table.  " range="-" rwaccess="RW">
			<bitenum id="12BITSYM" value="0" token="12BITSYM" description="12 bit symbol length"/>
			<bitenum id="11BITSYM" value="1" token="11BITSYM" description="11 bit symbol length"/>
		</bitfield>
	</register>
	<register id="VLD_NRBIT_DC" acronym="VLD_NRBIT_DC" offset="92" width="16" description="DC Number of Bits Register">
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="Y" width="5" begin="12" end="8" resetval="0" description="Number of bits to test for the DC Y term as input to the UVLD" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="UV" width="5" begin="4" end="0" resetval="0" description="Number of bits to test for the DC UV term as input to the UVLD" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VLD_NRBIT_AC" acronym="VLD_NRBIT_AC" offset="94" width="16" description="AC Number of Bits Register">
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="AC0" width="5" begin="12" end="8" resetval="0" description="Number of bits to test for the AC0 term as input to the UVLD " range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="AC1" width="5" begin="4" end="0" resetval="0" description="Number of bits to test for the AC1 term as input to the UVLD " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="BITS_BPTR" acronym="BITS_BPTR" offset="96" width="16" description="Bits Pointer Register">
		<bitfield id="_RESV" width="12" begin="15" end="4" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="BPTR" width="4" begin="3" end="0" resetval="0" description="\hNumber of valid bits in the 16-bit word pointed by VLCDOUT_ADDR(VLC) or VLCDIN_ADDR(VLD). \nValue = 0..15 \nexample: \nBPTR = 5              \n                                         b15                              b0 \nBITS_WORD =          VVVVV * * * * * * * * * * *" range="-" rwaccess="RW">
         
         
         
         
         
      </bitfield>
	</register>
	<register id="BITS_WORD" acronym="BITS_WORD" offset="98" width="16" description="Bits Word Register">
		<bitfield id="BITS_WORD" width="16" begin="15" end="0" resetval="0" description="Last Bitstream at VLCDOUT_ADDR(VLC) or VLCDIN_ADDR(VLD). " range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="BYTE_ALIGN" acronym="BYTE_ALIGN" offset="100" width="16" description="Byte Align Register">
		<bitfield id="_RESV" width="14" begin="15" end="2" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ENABLE" width="1" begin="1" end="1" resetval="0" description="\hByte Align \nVLC:\nWhen set to '1' , enables byte alignment in current processing macro block\nVLD:\nWhen set to '1' , it means current processing bistream is byte aligned." range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="BIT" width="1" begin="0" end="0" resetval="0" description="\hByte Align Fill value \nVLC:\nWhen byte align is selected, last byte is filled with this bit.  \nVLD:\nNo meaning" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HEAD_ADDR" acronym="HEAD_ADDR" offset="102" width="16" description="Header Address Register">
		<bitfield id="_RESV" width="5" begin="15" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="HDADDR" width="11" begin="10" end="0" resetval="0" description="\hHeader Base \nBase address for header data to be inserted \nShould be even (32-bit aligned)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="HEAD_NUM" acronym="HEAD_NUM" offset="104" width="16" description="Number of Header Data Register">
		<bitfield id="_RESV" width="6" begin="15" end="10" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="HDNUM" width="10" begin="9" end="0" resetval="0" description="\hNumber of header data to be inserted(1-1023)." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QIQ_CONFIG0" acronym="QIQ_CONFIG0" offset="106" width="16" description="QIQ Configuration Register #0">
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCAN" width="2" begin="13" end="12" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Linear scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Zig-Zag scan"/>
			<bitenum id="ALTERNATE_V_SCAN" value="2" token="ALTERNATE_V_SCAN" description="Alternate-vertical scan"/>
			<bitenum id="ALTERNATE_H_SCAN" value="3" token="ALTERNATE_H_SCAN" description="Alternate-horizontal scan"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="QMATSEL" width="3" begin="10" end="8" resetval="0" description="Quant matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMATSEL" width="3" begin="6" end="4" resetval="0" description="Inverse Quantization matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DCPREDSEL" width="3" begin="2" end="0" resetval="0" description="DC predictor selector  (1 of 6)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QIQ_CONFIG1" acronym="QIQ_CONFIG1" offset="108" width="16" description="QIQ configuration Register #1">
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCAN" width="2" begin="13" end="12" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Alternate-vertical scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Alternate-horizontal scan"/>
			<bitenum id="ALTERNATE_V_SCAN" value="2" token="ALTERNATE_V_SCAN" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
			<bitenum id="ALTERNATE_H_SCAN" value="3" token="ALTERNATE_H_SCAN" description=""/>
		</bitfield>
		<bitfield id="QMATSEL" width="3" begin="10" end="8" resetval="0" description="Quant matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMATSEL" width="3" begin="6" end="4" resetval="0" description="Inverse Quantization matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DCPREDSEL" width="3" begin="2" end="0" resetval="0" description="DC predictor selector  (1 of 6)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QIQ_CONFIG2" acronym="QIQ_CONFIG2" offset="110" width="16" description="QIQ Congiguration Register #2">
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCAN" width="2" begin="13" end="12" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Linear scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Zig-Zag scan"/>
			<bitenum id="ALTERNATE_V_SCAN" value="2" token="ALTERNATE_V_SCAN" description="Alternate-vertical scan"/>
			<bitenum id="ALTERNATE_H_SCAN" value="3" token="ALTERNATE_H_SCAN" description="Alternate-horizontal scan"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="QMATSEL" width="3" begin="10" end="8" resetval="0" description="Quant matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMATSEL" width="3" begin="6" end="4" resetval="0" description="Inverse Quantization matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DCPREDSEL" width="3" begin="2" end="0" resetval="0" description="DC predictor selector  (1 of 6)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QIQ_CONFIG3" acronym="QIQ_CONFIG3" offset="112" width="16" description="QIQ configuration Register #3">
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCAN" width="2" begin="13" end="12" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Linear scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Zig-Zag scan"/>
			<bitenum id="ALTERNATE_V_SCAN" value="2" token="ALTERNATE_V_SCAN" description="Alternate-vertical scan"/>
			<bitenum id="ALTERNATE_H_SCAN" value="3" token="ALTERNATE_H_SCAN" description="Alternate-horizontal scan"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="QMATSEL" width="3" begin="10" end="8" resetval="0" description="Quant matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMATSEL" width="3" begin="6" end="4" resetval="0" description="Inverse Quantization matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DCPREDSEL" width="3" begin="2" end="0" resetval="0" description="DC predictor selector  (1 of 6)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QIQ_CONFIG4" acronym="QIQ_CONFIG4" offset="114" width="16" description="QIQ Congiguration Register #4">
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCAN" width="2" begin="13" end="12" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Linear scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Zig-Zag scan"/>
			<bitenum id="ALTERNATE_V_SCAN" value="2" token="ALTERNATE_V_SCAN" description="Alternate-vertical scan"/>
			<bitenum id="ALTERNATE_H_SCAN" value="3" token="ALTERNATE_H_SCAN" description="Alternate-horizontal scan"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="QMATSEL" width="3" begin="10" end="8" resetval="0" description="Quant matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMATSEL" width="3" begin="6" end="4" resetval="0" description="Inverse Quantization matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DCPREDSEL" width="3" begin="2" end="0" resetval="0" description="DC predictor selector  (1 of 6)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="QIQ_CONFIG5" acronym="QIQ_CONFIG5" offset="116" width="16" description="QIQ configuration Register #5">
		<bitfield id="_RESV" width="2" begin="15" end="14" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SCAN" width="2" begin="13" end="12" resetval="0" description="Scan Mode (VLC/VLD)" range="-" rwaccess="RW">
			<bitenum id="LINEARSCAN" value="0" token="LINEARSCAN" description="Linear scan"/>
			<bitenum id="ZIGZAGSCAN" value="1" token="ZIGZAGSCAN" description="Zig-Zag scan"/>
			<bitenum id="ALTERNATE_V_SCAN" value="2" token="ALTERNATE_V_SCAN" description="Alternate-vertical scan"/>
			<bitenum id="ALTERNATE_H_SCAN" value="3" token="ALTERNATE_H_SCAN" description="Alternate-horizontal scan"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="11" end="11" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="QMATSEL" width="3" begin="10" end="8" resetval="0" description="Quant matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMATSEL" width="3" begin="6" end="4" resetval="0" description="Inverse Quantization matrix selector (1 of 8 banks)" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="3" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="DCPREDSEL" width="3" begin="2" end="0" resetval="0" description="DC predictor selector  (1 of 6)" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VLD_ERRCTL" acronym="VLD_ERRCTL" offset="118" width="16" description="VLD Error Control Register">
		<bitfield id="_RESV" width="13" begin="15" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="EOB" width="1" begin="2" end="2" resetval="1" description="\hEOB Error Control\n\nWhen an error occurs, stop huffman decoding\nError occurs when EOB cannot be found during VLD" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="off"/>
			<bitenum id="ON" value="1" token="ON" description="on"/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="1" end="1" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="UVLD" width="1" begin="0" end="0" resetval="0" description="\hUVLD Error Control\n\nWhen an error occurs, stop huffman decoding.\nError occurs when at least one out of table entry found in macro block" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="off"/>
			<bitenum id="ON" value="1" token="ON" description="on"/>
		</bitfield>
	</register>
	<register id="VLD_ERRSTAT" acronym="VLD_ERRSTAT" offset="120" width="16" description="VLD Error Status Register">
		<bitfield id="_RESV" width="12" begin="15" end="4" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="RINGBUFF" width="1" begin="3" end="3" resetval="0" description="\hRingbuffer over flow status\nThis bit shows that ring pointer reached at max address." range="-" rwaccess="R">
         
      </bitfield>
		<bitfield id="EOB" width="1" begin="2" end="2" resetval="0" description="\hEOB Error" range="-" rwaccess="R">
			<bitenum id="NOERROR" value="0" token="NOERROR" description="No error"/>
			<bitenum id="NO_EOB_IN_VLD" value="1" token="NO_EOB_IN_VLD" description="can't find the EOB in VLD"/>
		</bitfield>
		<bitfield id="VLD" width="1" begin="1" end="1" resetval="0" description="\hVLD Error" range="-" rwaccess="R">
			<bitenum id="NOERROR" value="0" token="NOERROR" description="No error"/>
			<bitenum id="NON_FF00_IN_MB" value="1" token="NON_FF00_IN_MB" description="found at least one non-FF00 code in macro block"/>
		</bitfield>
		<bitfield id="UVLD" width="1" begin="0" end="0" resetval="0" description="\hUVLD Error" range="-" rwaccess="R">
			<bitenum id="NOERROR" value="0" token="NOERROR" description="No error"/>
			<bitenum id="OUT_OF_TABLE_ENTRY_IN_MB" value="1" token="OUT_OF_TABLE_ENTRY_IN_MB" description="found at least 1 out of table entry in macro block"/>
		</bitfield>
	</register>
	<register id="RING_START" acronym="RING_START" offset="122" width="16" description="Ring Buffer Start Address Register">
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="RSTART" width="13" begin="12" end="0" resetval="0" description="\hRing buffer start address.\nVLC: When output pointer reaches end address, output pointer starts at start address automatically.\nVLD: When input pointer reaches end address, input pointer starts at start pointer automatically." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="RING_END" acronym="RING_END" offset="124" width="16" description="Ring Buffer End Address Register">
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="REND" width="13" begin="12" end="0" resetval="8191" description="\hRing buffer end address.\nVLC: When output pointer reaches end address, output pointer starts at start address automatically.\nVLD: When input pointer reaches end address, input pointer starts at start pointer automatically." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="CLKCTRL" acronym="CLKCTRL" offset="126" width="16" description="VLD Prefix Register - DC">
		<bitfield id="_RESV" width="8" begin="15" end="8" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ENDIAN" width="1" begin="7" end="7" resetval="1" description="\hEndian Control for VLD/VLC" range="-" rwaccess="R">
			<bitenum id="LITTLE" value="1" token="LITTLE" description="Fixed to little endian for DaVinci"/>
		</bitfield>
		<bitfield id="VLD_SEL" width="1" begin="6" end="6" resetval="0" description="\hVLD Algorithm Selection" range="-" rwaccess="RW">
			<bitenum id="DM270" value="0" token="DM270" description="same as DM270"/>
			<bitenum id="MPEG4_RVLC" value="1" token="MPEG4_RVLC" description="MPEG4 RVLC"/>
		</bitfield>
		<bitfield id="MPEG_MODE2" width="2" begin="5" end="4" resetval="0" description="\hAdditional MPEG-4 Mode \nThis register active only when MODE:MODESEL is set to MPEG-4" range="-" rwaccess="RW">
			<bitenum id="MPEG4" value="0" token="MPEG4" description="MPEG4 normal"/>
			<bitenum id="MPEG4DATAPARTITION" value="1" token="MPEG4DATAPARTITION" description="MPEG4 data partition"/>
			<bitenum id="MPEG4RVLC_D" value="2" token="MPEG4RVLC_D" description="MPEG4 RVLC"/>
			<bitenum id="WMV9" value="3" token="WMV9" description="WMV9 decode only"/>
		</bitfield>
		<bitfield id="SCAN_MODE" width="1" begin="3" end="3" resetval="0" description="\hScan Mode" range="-" rwaccess="RW">
			<bitenum id="SEL_BY_MODE" value="0" token="SEL_BY_MODE" description="SCAN type is selected by VLCD_MODE(9:8)"/>
			<bitenum id="SEL_BY_QIQCFG" value="1" token="SEL_BY_QIQCFG" description="SCAN type is selected by QIQ_CONFIG1 to 5"/>
		</bitfield>
		<bitfield id="MPEG2" width="1" begin="2" end="2" resetval="0" description="\hMPEG2 Mode Select \nThis register only active when MODE:MODESEL is set to MPEG1" range="" rwaccess="RW">
			<bitenum id="MPEG1" value="0" token="MPEG1" description="MPEG-1"/>
			<bitenum id="MPEG2" value="1" token="MPEG2" description="MPEG-2"/>
		</bitfield>
		<bitfield id="ESCCODE" width="1" begin="1" end="1" resetval="0" description="\hMPEG4 Escape Coding" range="" rwaccess="RW">
			<bitenum id="ESC3" value="0" token="ESC3" description="escape 3 only (DSC25)"/>
			<bitenum id="ESC1_2_AND_3" value="1" token="ESC1_2_AND_3" description="escape 1, 2, and 3"/>
		</bitfield>
		<bitfield id="CLKON" width="1" begin="0" end="0" resetval="0" description="\hDynamic Clock Control" range="" rwaccess="RW">
			<bitenum id="ON" value="0" token="ON" description="On"/>
			<bitenum id="OFF" value="1" token="OFF" description="Off"/>
		</bitfield>
	</register>
	<register id="VLD_PREFIX_DC" acronym="VLD_PREFIX_DC" offset="128" width="16" description="VLD Prefix Register - DC">
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="NBITS_DC_Y" width="5" begin="12" end="8" resetval="0" description="\hNumber of prefix bits of control table for DC_Y term as input to UVLD" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="NBITS_DC_UV" width="5" begin="4" end="0" resetval="0" description="\hNumber of prefix bits of control table for DC_UV term as input to UVLD" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VLD_PREFIX_AC" acronym="VLD_PREFIX_AC" offset="130" width="16" description="VLD Prefix Register - AC">
		<bitfield id="_RESV" width="3" begin="15" end="13" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="NBITS_AC0" width="5" begin="12" end="8" resetval="0" description="\hNumber of prefix bits of control table for AC0 term as input to UVLD" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="NBITS_AC1" width="5" begin="4" end="0" resetval="0" description="\hNumber of prefix bits of control table for AC1 term as input to UVLD" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="WMV9_CFG" acronym="WMV9_CFG" offset="132" width="16" description="WMV9 Configuration">
		<bitfield id="_RESV" width="6" begin="15" end="10" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SYMINBLK" width="2" begin="9" end="8" resetval="0" description="\hNumber of symbols in a block" range="-" rwaccess="RW">
			<bitenum id="64" value="0" token="64" description="64"/>
			<bitenum id="32" value="1" token="32" description="32"/>
			<bitenum id="16" value="2" token="16" description="16"/>
		</bitfield>
		<bitfield id="SCANTBL" width="1" begin="7" end="7" resetval="0" description="WMV9 Scan Table" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="PQUANT" width="1" begin="6" end="6" resetval="0" description="Setting '1' specifies PQUANT&gt;=8, I-frame andand no m_bDQuant" range="-" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="QSCALE" width="2" begin="5" end="4" resetval="0" description="Quantization Scale" range="-" rwaccess="RW">
         
      </bitfield>
		<bitfield id="INTRA_RATE" width="2" begin="3" end="2" resetval="0" description="\hIntra Frame Rate Type" range="-" rwaccess="RW">
			<bitenum id="LOW_MO" value="0" token="LOW_MO" description="low motion"/>
			<bitenum id="HI_MO" value="1" token="HI_MO" description="high motion"/>
			<bitenum id="MID_RATE" value="2" token="MID_RATE" description="mid rate"/>
			<bitenum id="HI_RATE" value="3" token="HI_RATE" description="high rate"/>
		</bitfield>
		<bitfield id="INTER_RATE" width="2" begin="1" end="0" resetval="0" description="\hInter Frame Rate Type" range="-" rwaccess="RW">
			<bitenum id="LOW_MO" value="0" token="LOW_MO" description="low motion"/>
			<bitenum id="HI_MO" value="1" token="HI_MO" description="high motion"/>
			<bitenum id="MID_RATE" value="2" token="MID_RATE" description="mid rate"/>
			<bitenum id="HI_RATE" value="3" token="HI_RATE" description="high rate"/>
		</bitfield>
	</register>
	<register id="FIRST_FRAME" acronym="FIRST_FRAME" offset="134" width="16" description="First Frame">
		<bitfield id="_RESV" width="15" begin="15" end="1" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="FF" width="1" begin="0" end="0" resetval="" description="\hAction for first frame \nSetting '1' specifies the first case of escape mode 3 in a frame.  \nThis register is cleared when found a ESCAPE3(WMV9)" range="-" rwaccess="">
         
      </bitfield>
	</register>
	<register id="H264_MODE" acronym="H264_MODE" offset="136" width="16" description="H.264 Mode">
		<bitfield id="_RESV" width="13" begin="15" end="3" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="IQMODE" width="1" begin="2" end="2" resetval="0" description="\hIQ Mode" range="-" rwaccess="RW">
			<bitenum id="CHROMA" value="0" token="CHROMA" description="Chroma block"/>
			<bitenum id="LUMA" value="1" token="LUMA" description="Luma block"/>
		</bitfield>
		<bitfield id="H264_SCAN" width="1" begin="1" end="1" resetval="0" description="\hH264 Scan Table Enable" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="off"/>
			<bitenum id="ON" value="1" token="ON" description="H.264 scan table (IQ Mode)"/>
		</bitfield>
		<bitfield id="H264_CAVLD" width="1" begin="0" end="0" resetval="0" description="\hCAVLD Enable" range="-" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="off"/>
			<bitenum id="ON" value="1" token="ON" description="H.264 CAVLD decoding"/>
		</bitfield>
	</register>
	<register id="NRBITS_THRED" acronym="NRBITS_THRED" offset="138" width="16" description="First Frame">
		<bitfield id="_RESV" width="12" begin="15" end="4" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="THRESHOLD" width="4" begin="3" end="0" resetval="6" description="\hThreshold level of NRBITS (number of bits) in WMV9 decoding \nWhen the NRBITS from Huffman table is greater than this threshold value, UVLD error happens. Current VLD algorithm defines the maximum NRBITS as 6.  No need to modify the default value." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
</module>
