{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves tb_adc_controller; (run from /app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: tb_adc_controller\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_adc_interface_controller -o sim.exe +define+SIMULATION=1 /app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/adc_interface_controller.sv /app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/tb_adc_interface_controller.sv (in eda.work/tb_adc_controller.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 5362 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/eda.work/tb_adc_controller.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_adc_interface_controller.cpp Vtb_adc_interface_controller___024root__DepSet_hf38040bc__0.cpp Vtb_adc_interface_controller___024root__DepSet_h358436b3__0.cpp Vtb_adc_interface_controller__main.cpp Vtb_adc_interface_controller__Trace__0.cpp Vtb_adc_interface_controller___024root__Slow.cpp Vtb_adc_interface_controller___024root__DepSet_hf38040bc__0__Slow.cpp Vtb_adc_interface_controller___024root__DepSet_h358436b3__0__Slow.cpp Vtb_adc_interface_controller__Syms.cpp Vtb_adc_interface_controller__Trace__0__Slow.cpp Vtb_adc_interface_controller__TraceDecls__0__Slow.cpp > Vtb_adc_interface_controller__ALL.cpp\necho \"\" > Vtb_adc_interface_controller__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_adc_interface_controller__ALL.o Vtb_adc_interface_controller__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_adc_interface_controller__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_adc_interface_controller__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/eda.work/tb_adc_controller.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.070 MB sources in 3 modules, into 0.226 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 2.014 s (elab=0.001, cvt=0.012, bld=1.994); cpu 0.025 s on 7 threads; alloced 53.008 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/eda.work/tb_adc_controller.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/tb_adc_controller.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 5399 for ./obj_dir/sim.exe\nTEST START\n========================================\nADC Interface Controller Testbench\n========================================\n\n\n=== Applying Reset ===\n=== Reset Complete ===\n\n\n========================================\nTEST 1: Continuous Mode Sampling\n========================================\nConfiguration: sample_rate=50, settling=5, continuous=1\nTime 65000: Entered POWER_UP state\nTime 75000: Entered WAIT_SETTLING state\nTime 1605000: Sample request asserted\nLOG: 1605000 : INFO : tb_adc_interface_controller : adc_sample_request : expected_value: 1 actual_value: 1\nTime 1665000: Data valid output, data=0xdeadbeef\nLOG: 1665000 : INFO : tb_adc_interface_controller : data_out : expected_value: 0xdeadbeef actual_value: 0xdeadbeef\nLOG: 1685000 : INFO : tb_adc_interface_controller : samples_captured : expected_value: 1 actual_value: 1\n\nWaiting for second sample...\nTime 2175000: Second sample received, data=0xcafebabe\nLOG: 2175000 : INFO : tb_adc_interface_controller : data_out : expected_value: 0xcafebabe actual_value: 0xcafebabe\nTime 2185000: Entered POWER_DOWN state\nLOG: 2205000 : INFO : tb_adc_interface_controller : adc_power_enable : expected_value: 0 actual_value: 0\nTEST 1: PASSED\n\n\n========================================\nTEST 2: Single-Shot Mode\n========================================\nConfiguration: single-shot mode\nTime 2215000: Entered WAIT_SETTLING state\nTime 2335000: Triggered single sample\nTime 2335000: Sample request asserted\nTime 2395000: Data received, data=0x12345678\nLOG: 2395000 : INFO : tb_adc_interface_controller : data_out : expected_value: 0x12345678 actual_value: 0x12345678\nTime 2465000: State after single-shot: IDLE\nTEST 2: PASSED\n\n\n========================================\nTEST 3: Timeout Error Detection\n========================================\nConfiguration: Testing timeout (ADC will not respond)\nTime 4005000: Sample request asserted\nTime 6035000: Timeout error detected\nLOG: 6035000 : INFO : tb_adc_interface_controller : adc_timeout_error : expected_value: 1 actual_value: 1\nLOG: 6035000 : INFO : tb_adc_interface_controller : adc_state : expected_value: 0 actual_value: 0\nTime 6035000: Entered ERROR_STATE as expected\nTime 6035000: Retrying after error (WAIT_SETTLING)\nTEST 3: PASSED\n\n\n========================================\nTEST 4: ADC Interface Error\n========================================\n\n=== Applying Reset ===\n=== Reset Complete ===\n\nConfiguration: Testing ADC error signal\nTime 7655000: Sample request asserted\nTime 7665000: ADC error asserted\nTime 7665000: Entered ERROR_STATE\nLOG: 7665000 : ERROR : tb_adc_interface_controller : adc_interface_error : expected_value: 1 actual_value: 0\nTime 7675000: Recovered and retrying\nTEST 4: PASSED\n\n\n========================================\nTEST 5: Sample Rate Divider\n========================================\n\n=== Applying Reset ===\n=== Reset Complete ===\n\nConfiguration: sample_rate_divider = 100 cycles\nTime 8775000: First sample request\nTime 9785000: Second sample request\nTime between samples: 101 cycles\nLOG: 9785000 : INFO : tb_adc_interface_controller : sample_timing : expected_value: ~100 actual_value: 101\nTEST 5: PASSED\n\n\n========================================\nTEST 6: Sample Counter\n========================================\n\n=== Applying Reset ===\n=== Reset Complete ===\n\nConfiguration: Testing sample counter with quick samples\nTime 10145000: Sample 1 captured, counter=1\nLOG: 10145000 : INFO : tb_adc_interface_controller : samples_captured : expected_value: 1 actual_value: 1\nTime 10355000: Sample 2 captured, counter=2\nLOG: 10355000 : INFO : tb_adc_interface_controller : samples_captured : expected_value: 2 actual_value: 2\nTime 10565000: Sample 3 captured, counter=3\nLOG: 10565000 : INFO : tb_adc_interface_controller : samples_captured : expected_value: 3 actual_value: 3\nTime 10775000: Sample 4 captured, counter=4\nLOG: 10775000 : INFO : tb_adc_interface_controller : samples_captured : expected_value: 4 actual_value: 4\nTime 10985000: Sample 5 captured, counter=5\nLOG: 10985000 : INFO : tb_adc_interface_controller : samples_captured : expected_value: 5 actual_value: 5\nTEST 6: PASSED\n\n\n========================================\nTEST SUMMARY\n========================================\nTotal Tests: 6\nPassed:      7\nFailed:      1\n========================================\n\nTEST FAILED\n[10985000] %Error: tb_adc_interface_controller.sv:579: Assertion failed in tb_adc_interface_controller: Some tests failed\n%Error: /app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/tb_adc_interface_controller.sv:579: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/0bb7eaef-e897-48a3-adee-2b8d3f7bc7cb.edacmd/eda.work/tb_adc_controller.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/tb_adc_controller.sim/sim.log(STDOUT):117 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/tb_adc_controller.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 11032,
  "stdout_total_size": 11032,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771475219.7872436,
  "stop_time": 1771475223.5062351,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 10131,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}