////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : ADC32.vf
// /___/   /\     Timestamp : 11/29/2016 12:25:51
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family kintex7 -verilog C:/.Xilinx/Exp081-ADC32/ADC32.vf -w C:/.Xilinx/Exp081-ADC32/ADC32.sch
//Design Name: ADC32
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module CLA_MUSER_ADC32(Ci, 
                       G0, 
                       G1, 
                       G2, 
                       G3, 
                       P0, 
                       P1, 
                       P2, 
                       P3, 
                       C1, 
                       C2, 
                       C3, 
                       GG, 
                       GP);

    input Ci;
    input G0;
    input G1;
    input G2;
    input G3;
    input P0;
    input P1;
    input P2;
    input P3;
   output C1;
   output C2;
   output C3;
   output GG;
   output GP;
   
   wire XLXN_6;
   wire XLXN_11;
   wire XLXN_12;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_29;
   wire XLXN_31;
   wire XLXN_32;
   
   AND2  XLXI_1 (.I0(P0), 
                .I1(Ci), 
                .O(XLXN_6));
   AND3  XLXI_2 (.I0(P1), 
                .I1(P0), 
                .I2(Ci), 
                .O(XLXN_11));
   AND2  XLXI_3 (.I0(G0), 
                .I1(P1), 
                .O(XLXN_12));
   AND4  XLXI_4 (.I0(P2), 
                .I1(P1), 
                .I2(P0), 
                .I3(Ci), 
                .O(XLXN_15));
   AND3  XLXI_5 (.I0(P2), 
                .I1(P1), 
                .I2(G0), 
                .O(XLXN_16));
   AND2  XLXI_6 (.I0(P2), 
                .I1(G1), 
                .O(XLXN_17));
   AND4  XLXI_7 (.I0(P3), 
                .I1(P2), 
                .I2(P1), 
                .I3(P0), 
                .O(GP));
   AND4  XLXI_8 (.I0(P3), 
                .I1(P2), 
                .I2(P1), 
                .I3(G0), 
                .O(XLXN_29));
   AND3  XLXI_9 (.I0(P3), 
                .I1(P2), 
                .I2(G1), 
                .O(XLXN_31));
   AND2  XLXI_10 (.I0(P3), 
                 .I1(G2), 
                 .O(XLXN_32));
   OR2  XLXI_11 (.I0(G0), 
                .I1(XLXN_6), 
                .O(C1));
   OR3  XLXI_13 (.I0(G1), 
                .I1(XLXN_12), 
                .I2(XLXN_11), 
                .O(C2));
   OR4  XLXI_14 (.I0(G2), 
                .I1(XLXN_17), 
                .I2(XLXN_16), 
                .I3(XLXN_15), 
                .O(C3));
   OR4  XLXI_15 (.I0(G3), 
                .I1(XLXN_32), 
                .I2(XLXN_31), 
                .I3(XLXN_29), 
                .O(GG));
endmodule
`timescale 1ns / 1ps

module full_adder1_MUSER_ADC32(ai, 
                               bi, 
                               ci, 
                               co, 
                               Gi, 
                               Pi, 
                               si);

    input ai;
    input bi;
    input ci;
   output co;
   output Gi;
   output Pi;
   output si;
   
   wire XLXN_9;
   wire Pi_DUMMY;
   wire Gi_DUMMY;
   
   assign Gi = Gi_DUMMY;
   assign Pi = Pi_DUMMY;
   XOR2  XLXI_1 (.I0(bi), 
                .I1(ai), 
                .O(Pi_DUMMY));
   XOR2  XLXI_2 (.I0(ci), 
                .I1(Pi_DUMMY), 
                .O(si));
   AND2  XLXI_3 (.I0(ai), 
                .I1(bi), 
                .O(Gi_DUMMY));
   AND2  XLXI_4 (.I0(ci), 
                .I1(Pi_DUMMY), 
                .O(XLXN_9));
   OR2  XLXI_5 (.I0(Gi_DUMMY), 
               .I1(XLXN_9), 
               .O(co));
endmodule
`timescale 1ns / 1ps

module add4b_MUSER_ADC32(ai, 
                         bi, 
                         C0, 
                         GG, 
                         GP, 
                         s);

    input [3:0] ai;
    input [3:0] bi;
    input C0;
   output GG;
   output GP;
   output [3:0] s;
   
   wire XLXN_14;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_25;
   wire XLXN_26;
   
   full_adder1_MUSER_ADC32  XLXI_1 (.ai(ai[1]), 
                                   .bi(bi[1]), 
                                   .ci(XLXN_14), 
                                   .co(), 
                                   .Gi(XLXN_16), 
                                   .Pi(XLXN_17), 
                                   .si(s[1]));
   full_adder1_MUSER_ADC32  XLXI_2 (.ai(ai[2]), 
                                   .bi(bi[2]), 
                                   .ci(XLXN_19), 
                                   .co(), 
                                   .Gi(XLXN_20), 
                                   .Pi(XLXN_21), 
                                   .si(s[2]));
   full_adder1_MUSER_ADC32  XLXI_3 (.ai(ai[3]), 
                                   .bi(bi[3]), 
                                   .ci(XLXN_22), 
                                   .co(), 
                                   .Gi(XLXN_23), 
                                   .Pi(XLXN_24), 
                                   .si(s[3]));
   full_adder1_MUSER_ADC32  XLXI_4 (.ai(ai[0]), 
                                   .bi(bi[0]), 
                                   .ci(C0), 
                                   .co(), 
                                   .Gi(XLXN_25), 
                                   .Pi(XLXN_26), 
                                   .si(s[0]));
   CLA_MUSER_ADC32  XLXI_5 (.Ci(C0), 
                           .G0(XLXN_25), 
                           .G1(XLXN_16), 
                           .G2(XLXN_20), 
                           .G3(XLXN_23), 
                           .P0(XLXN_26), 
                           .P1(XLXN_17), 
                           .P2(XLXN_21), 
                           .P3(XLXN_24), 
                           .C1(XLXN_14), 
                           .C2(XLXN_19), 
                           .C3(XLXN_22), 
                           .GG(GG), 
                           .GP(GP));
endmodule
`timescale 1ns / 1ps

module ADC32(a, 
             b, 
             C0, 
             Co, 
             s);

    input [31:0] a;
    input [31:0] b;
    input C0;
   output Co;
   output [31:0] s;
   
   wire XLXN_22;
   wire XLXN_24;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_31;
   wire XLXN_32;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_35;
   wire XLXN_36;
   wire XLXN_37;
   wire XLXN_38;
   wire XLXN_39;
   wire XLXN_41;
   wire XLXN_43;
   wire XLXN_44;
   wire XLXN_45;
   wire XLXN_46;
   wire XLXN_47;
   wire XLXN_49;
   wire XLXN_50;
   wire XLXN_52;
   wire XLXN_53;
   wire XLXN_54;
   wire XLXN_55;
   wire XLXN_56;
   wire XLXN_57;
   wire XLXN_58;
   wire XLXN_71;
   
   add4b_MUSER_ADC32  XLXI_11 (.ai(a[31:28]), 
                              .bi(b[31:28]), 
                              .C0(XLXN_22), 
                              .GG(XLXN_29), 
                              .GP(XLXN_24), 
                              .s(s[31:28]));
   add4b_MUSER_ADC32  XLXI_20 (.ai(a[27:24]), 
                              .bi(b[27:24]), 
                              .C0(XLXN_30), 
                              .GG(XLXN_32), 
                              .GP(XLXN_31), 
                              .s(s[27:24]));
   add4b_MUSER_ADC32  XLXI_21 (.ai(a[23:20]), 
                              .bi(b[23:20]), 
                              .C0(XLXN_33), 
                              .GG(XLXN_34), 
                              .GP(XLXN_35), 
                              .s(s[23:20]));
   add4b_MUSER_ADC32  XLXI_22 (.ai(a[19:16]), 
                              .bi(b[19:16]), 
                              .C0(XLXN_71), 
                              .GG(XLXN_36), 
                              .GP(XLXN_37), 
                              .s(s[19:16]));
   add4b_MUSER_ADC32  XLXI_23 (.ai(a[15:12]), 
                              .bi(b[15:12]), 
                              .C0(XLXN_43), 
                              .GG(XLXN_44), 
                              .GP(XLXN_45), 
                              .s(s[15:12]));
   add4b_MUSER_ADC32  XLXI_24 (.ai(a[11:8]), 
                              .bi(b[11:8]), 
                              .C0(XLXN_46), 
                              .GG(XLXN_47), 
                              .GP(XLXN_49), 
                              .s(s[11:8]));
   add4b_MUSER_ADC32  XLXI_25 (.ai(a[7:4]), 
                              .bi(b[7:4]), 
                              .C0(XLXN_50), 
                              .GG(XLXN_52), 
                              .GP(XLXN_53), 
                              .s(s[7:4]));
   add4b_MUSER_ADC32  XLXI_26 (.ai(a[3:0]), 
                              .bi(b[3:0]), 
                              .C0(C0), 
                              .GG(XLXN_54), 
                              .GP(XLXN_55), 
                              .s(s[3:0]));
   CLA_MUSER_ADC32  XLXI_27 (.Ci(XLXN_71), 
                            .G0(XLXN_36), 
                            .G1(XLXN_34), 
                            .G2(XLXN_32), 
                            .G3(XLXN_29), 
                            .P0(XLXN_37), 
                            .P1(XLXN_35), 
                            .P2(XLXN_31), 
                            .P3(XLXN_24), 
                            .C1(XLXN_33), 
                            .C2(XLXN_30), 
                            .C3(XLXN_22), 
                            .GG(XLXN_38), 
                            .GP(XLXN_39));
   CLA_MUSER_ADC32  XLXI_28 (.Ci(C0), 
                            .G0(XLXN_54), 
                            .G1(XLXN_52), 
                            .G2(XLXN_47), 
                            .G3(XLXN_44), 
                            .P0(XLXN_55), 
                            .P1(XLXN_53), 
                            .P2(XLXN_49), 
                            .P3(XLXN_45), 
                            .C1(XLXN_50), 
                            .C2(XLXN_46), 
                            .C3(XLXN_43), 
                            .GG(XLXN_56), 
                            .GP(XLXN_57));
   OR2  XLXI_29 (.I0(XLXN_41), 
                .I1(XLXN_38), 
                .O(Co));
   OR2  XLXI_31 (.I0(XLXN_58), 
                .I1(XLXN_56), 
                .O(XLXN_71));
   AND2  XLXI_32 (.I0(C0), 
                 .I1(XLXN_57), 
                 .O(XLXN_58));
   AND2  XLXI_33 (.I0(XLXN_71), 
                 .I1(XLXN_39), 
                 .O(XLXN_41));
endmodule
