
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010239                       # Number of seconds simulated
sim_ticks                                 10238936787                       # Number of ticks simulated
final_tick                                10238936787                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 103839                       # Simulator instruction rate (inst/s)
host_op_rate                                   103839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16607984                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692808                       # Number of bytes of host memory used
host_seconds                                   616.51                       # Real time elapsed on the host
sim_insts                                    64017228                       # Number of instructions simulated
sim_ops                                      64017228                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        129024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        872896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        609600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        532416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        522048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        570944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        531328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        528256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        562368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        563968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        520256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        527488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        520512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        549120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        515712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        528960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        549376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9151936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       129024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5625216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5625216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           8319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           8157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           8921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           8302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           8254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           8787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           8812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           8242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           8580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         87894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12601308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         85252602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1243879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         59537432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           106261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         51999149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            18752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         50986544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            37504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         55762040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            37504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         51892888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            37504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         51592857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         54924453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             6251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         55080719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         50811526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         51517849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst             6251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         50836528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           118762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         53630568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         50367730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            12501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         51661614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            87509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         53655571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             893836557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12601308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1243879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       106261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        18752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        37504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        37504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        37504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        12501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         6251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst         6251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       118762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        12501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        87509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14326488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       549394543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            549394543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       549394543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12601308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        85252602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1243879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        59537432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          106261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        51999149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           18752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        50986544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           37504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        55762040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           37504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        51892888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           37504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        51592857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        54924453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            6251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        55080719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        50811526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        51517849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst            6251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        50836528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          118762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        53630568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        50367730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           12501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        51661614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           87509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        53655571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1443231100                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                333002                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167570                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5333                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233416                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210854                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.333996                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79754                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               84                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1705                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              972                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            733                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          228                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1175048                       # DTB read hits
system.cpu00.dtb.read_misses                     7876                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1182924                       # DTB read accesses
system.cpu00.dtb.write_hits                    351878                       # DTB write hits
system.cpu00.dtb.write_misses                   58681                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                410559                       # DTB write accesses
system.cpu00.dtb.data_hits                    1526926                       # DTB hits
system.cpu00.dtb.data_misses                    66557                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1593483                       # DTB accesses
system.cpu00.itb.fetch_hits                    767756                       # ITB hits
system.cpu00.itb.fetch_misses                     171                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767927                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1713                       # Number of system calls
system.cpu00.numCycles                        8499149                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            85970                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7377275                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    333002                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291580                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8169348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48512                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                 99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6911                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767756                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2496                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8286658                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.890259                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.249120                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6934234     83.68%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35681      0.43%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258634      3.12%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  30203      0.36%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 268737      3.24%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49614      0.60%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89252      1.08%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87237      1.05%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 533066      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8286658                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039181                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.868002                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 255416                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7166704                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334623                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507333                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22582                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81719                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1723                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6494199                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7145                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22582                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 378117                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3133692                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        92694                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641294                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4018279                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6327815                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2303                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2087176                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1641247                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               254631                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5428154                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9151855                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5133545                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4018058                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3931232                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1496922                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2286                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1945                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3386176                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198072                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532803                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          370971                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         194436                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3191                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5918831                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6954                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1880818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       791505                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          488                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8286658                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.714260                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.207759                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4817092     58.13%     58.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2245353     27.10%     85.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            710342      8.57%     93.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            218033      2.63%     96.43% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            114448      1.38%     97.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             65351      0.79%     98.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43591      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26982      0.33%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45466      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8286658                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4430      9.87%      9.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      9.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      9.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      9.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.35%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.22% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                25252     56.25%     84.47% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6971     15.53%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1752145     29.60%     29.60% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713569     28.95%     58.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.56% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.40%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.96% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1187639     20.07%     93.02% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            412843      6.98%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5918831                       # Type of FU issued
system.cpu00.iq.rate                         0.696403                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44890                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007584                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14444405                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5244123                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2864599                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731759                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2864048                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861633                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3093685                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870036                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9501                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595249                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          507                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320675                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          261                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       100596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22582                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                986314                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              828686                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6293154                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1165                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198072                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532803                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1867                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44099                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              678988                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          507                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1495                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2934                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4429                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5909628                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1182941                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9203                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66299                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1593526                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287848                       # Number of branches executed
system.cpu00.iew.exec_stores                   410585                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.695320                       # Inst execution rate
system.cpu00.iew.wb_sent                      5794999                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5726232                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4522284                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5916725                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.673742                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764322                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1877856                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3659                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8038685                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.547899                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.300773                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5816368     72.35%     72.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1332892     16.58%     88.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495117      6.16%     95.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140367      1.75%     96.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20582      0.26%     97.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80826      1.01%     98.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12213      0.15%     98.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22138      0.28%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118182      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8038685                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4404385                       # Number of instructions committed
system.cpu00.commit.committedOps              4404385                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814951                       # Number of memory references committed
system.cpu00.commit.loads                      602823                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   242103                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784951                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58349      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         964372     21.90%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.23% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.89%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603963     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212129      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4404385                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118182                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13962491                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12812562                       # The number of ROB writes
system.cpu00.timesIdled                          1472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        212491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     319919                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4346036                       # Number of Instructions Simulated
system.cpu00.committedOps                     4346036                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.955609                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.955609                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.511350                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.511350                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4536921                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2258995                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016756                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836036                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3014                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2493                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69174                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.788247                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1133264                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69238                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.367659                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        85990626                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.788247                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996691                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996691                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2644515                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2644515                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       996363                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        996363                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134607                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134607                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          970                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          970                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1232                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1130970                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1130970                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1130970                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1130970                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        77759                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        77759                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76276                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76276                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          325                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       154035                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       154035                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       154035                       # number of overall misses
system.cpu00.dcache.overall_misses::total       154035                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6766822323                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6766822323                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10776960701                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10776960701                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3571236                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3571236                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       101007                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       101007                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17543783024                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17543783024                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17543783024                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17543783024                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1074122                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1074122                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1245                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1285005                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1285005                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1285005                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1285005                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.072393                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.072393                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.361698                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.361698                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250965                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010442                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.119871                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.119871                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.119871                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.119871                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 87023.011137                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 87023.011137                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 141289.012284                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 141289.012284                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10988.418462                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10988.418462                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7769.769231                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7769.769231                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 113894.783809                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 113894.783809                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 113894.783809                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 113894.783809                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       352042                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11059                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    31.833077                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61114                       # number of writebacks
system.cpu00.dcache.writebacks::total           61114                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        47629                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        47629                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37107                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37107                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        84736                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        84736                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        84736                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        84736                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30130                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30130                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39169                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39169                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69299                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69299                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69299                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69299                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2630273364                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2630273364                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4806368916                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4806368916                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1635849                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1635849                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        85914                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        85914                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7436642280                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7436642280                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7436642280                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7436642280                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028051                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028051                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185738                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185738                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010442                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053929                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053929                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053929                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053929                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 87297.489678                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 87297.489678                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 122708.491818                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 122708.491818                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8842.427027                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8842.427027                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6608.769231                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6608.769231                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 107312.403931                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 107312.403931                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 107312.403931                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 107312.403931                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7174                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.075634                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            759008                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7686                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.752017                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       523314945                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.075634                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990382                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990382                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1543198                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1543198                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       759008                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        759008                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       759008                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         759008                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       759008                       # number of overall hits
system.cpu00.icache.overall_hits::total        759008                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8748                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8748                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8748                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8748                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8748                       # number of overall misses
system.cpu00.icache.overall_misses::total         8748                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    674818479                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    674818479                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    674818479                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    674818479                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    674818479                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    674818479                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767756                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767756                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767756                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767756                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767756                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767756                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011394                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011394                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011394                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011394                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011394                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011394                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77139.743827                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77139.743827                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77139.743827                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77139.743827                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77139.743827                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77139.743827                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          947                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              46                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    20.586957                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7174                       # number of writebacks
system.cpu00.icache.writebacks::total            7174                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1061                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1061                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1061                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1061                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1061                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1061                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7687                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7687                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7687                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7687                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7687                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7687                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    485166807                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    485166807                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    485166807                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    485166807                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    485166807                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    485166807                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.010012                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.010012                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.010012                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.010012                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.010012                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.010012                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63115.234422                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63115.234422                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63115.234422                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63115.234422                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63115.234422                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63115.234422                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236947                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103801                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             543                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167846                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162562                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.851876                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66326                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1058355                       # DTB read hits
system.cpu01.dtb.read_misses                     6501                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1064856                       # DTB read accesses
system.cpu01.dtb.write_hits                    259882                       # DTB write hits
system.cpu01.dtb.write_misses                   56793                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                316675                       # DTB write accesses
system.cpu01.dtb.data_hits                    1318237                       # DTB hits
system.cpu01.dtb.data_misses                    63294                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1381531                       # DTB accesses
system.cpu01.itb.fetch_hits                    674238                       # ITB hits
system.cpu01.itb.fetch_misses                      59                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674297                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7910262                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6634937                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236947                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228889                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7785130                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36939                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        67256                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2761                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674238                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 290                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7888313                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.841110                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.197085                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6676833     84.64%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23310      0.30%     84.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 242097      3.07%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16952      0.21%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249616      3.16%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40699      0.52%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78652      1.00%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78526      1.00%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 481628      6.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7888313                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.029954                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.838776                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182367                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6881203                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254116                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              485155                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18216                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66359                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 261                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825535                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1041                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18216                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 293916                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3214410                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17299                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550171                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3727045                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5680070                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2105312                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1546265                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                48960                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035807                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8371000                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355401                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644103                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391704                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              219                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3278092                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085504                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429602                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353577                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147175                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               231                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5380143                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5746                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       727238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7888313                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.682040                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.142679                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4588633     58.17%     58.17% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2205726     27.96%     86.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            673830      8.54%     94.67% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            187946      2.38%     97.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             88660      1.12%     98.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50730      0.64%     98.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             33346      0.42%     99.25% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20983      0.27%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38459      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7888313                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  6092     18.87%     18.87% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     18.87% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     18.87% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     18.87% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8210     25.43%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     44.31% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                17270     53.50%     97.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 707      2.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1434552     26.66%     26.66% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.66% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.66% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709409     31.77%     58.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.44% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.84%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1066698     19.83%     94.10% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            317332      5.90%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5380143                       # Type of FU issued
system.cpu01.iq.rate                         0.680147                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     32279                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.006000                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12965303                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4563005                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2357317                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721321                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858111                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856537                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2547652                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864766                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2750                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566816                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299748                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        84222                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18216                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1159846                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              721082                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667628                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              74                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085504                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429602                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44066                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              571099                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          291                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5377390                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1064856                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2753                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         985                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1381531                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213338                       # Number of branches executed
system.cpu01.iew.exec_stores                   316675                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.679799                       # Inst execution rate
system.cpu01.iew.wb_sent                      5277775                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5213854                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4279507                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5576743                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.659125                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767385                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1752292                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             290                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7591840                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.515397                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.204459                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5485761     72.26%     72.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1303666     17.17%     89.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       477073      6.28%     95.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132389      1.74%     97.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9647      0.13%     97.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        74028      0.98%     98.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2360      0.03%     98.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20387      0.27%     98.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86529      1.14%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7591840                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912808                       # Number of instructions committed
system.cpu01.commit.committedOps              3912808                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648542                       # Number of memory references committed
system.cpu01.commit.loads                      518688                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177430                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356058                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          579      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702498     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518711     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912808                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86529                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12938101                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11559396                       # The number of ROB writes
system.cpu01.timesIdled                           188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         21949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     908805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912233                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912233                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.021930                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.021930                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.494577                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.494577                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3832300                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1910732                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   330                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51765                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.475896                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            994974                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51828                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.197615                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       556582239                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.475896                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944936                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944936                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2268277                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2268277                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       906881                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        906881                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        88012                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        88012                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       994893                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         994893                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       994893                       # number of overall hits
system.cpu01.dcache.overall_hits::total        994893                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        71394                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        71394                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41815                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41815                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       113209                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       113209                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       113209                       # number of overall misses
system.cpu01.dcache.overall_misses::total       113209                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   9054536832                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   9054536832                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5579466710                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5579466710                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        51084                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        35991                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  14634003542                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  14634003542                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  14634003542                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  14634003542                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       978275                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       978275                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1108102                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1108102                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1108102                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1108102                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.072979                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.072979                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.322082                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.322082                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.102165                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.102165                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.102165                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.102165                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 126824.898899                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 126824.898899                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 133432.182470                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 133432.182470                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         5676                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8997.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 129265.372382                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 129265.372382                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 129265.372382                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 129265.372382                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       205424                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7080                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    29.014689                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    26.166667                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47334                       # number of writebacks
system.cpu01.dcache.writebacks::total           47334                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        51407                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        51407                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9828                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9828                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        61235                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        61235                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        61235                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        61235                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        19987                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        19987                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31987                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31987                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        51974                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        51974                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        51974                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        51974                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2634587640                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2634587640                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3817859537                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3817859537                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        33669                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6452447177                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6452447177                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6452447177                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6452447177                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020431                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020431                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246382                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246382                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046904                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046904                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046904                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046904                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 131815.061790                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 131815.061790                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 119356.599150                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 119356.599150                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5611.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7836.750000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 124147.596433                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 124147.596433                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 124147.596433                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 124147.596433                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         337.853707                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673638                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1400.494802                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   337.853707                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.659871                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.659871                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1348957                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1348957                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673638                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673638                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673638                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673638                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673638                       # number of overall hits
system.cpu01.icache.overall_hits::total        673638                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          600                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          600                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          600                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          600                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          600                       # number of overall misses
system.cpu01.icache.overall_misses::total          600                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     70527267                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     70527267                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     70527267                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     70527267                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     70527267                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     70527267                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674238                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674238                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674238                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674238                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674238                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674238                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000890                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000890                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000890                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000890                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000890                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000890                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 117545.445000                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 117545.445000                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 117545.445000                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 117545.445000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 117545.445000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 117545.445000                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          119                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          119                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          119                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          481                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          481                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     49884687                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     49884687                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     49884687                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     49884687                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     49884687                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     49884687                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000713                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000713                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 103710.367983                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 103710.367983                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 103710.367983                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 103710.367983                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 103710.367983                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 103710.367983                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240428                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107529                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             475                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170361                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164108                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.329559                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66236                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1101483                       # DTB read hits
system.cpu02.dtb.read_misses                     6885                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1108368                       # DTB read accesses
system.cpu02.dtb.write_hits                    263308                       # DTB write hits
system.cpu02.dtb.write_misses                   55843                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                319151                       # DTB write accesses
system.cpu02.dtb.data_hits                    1364791                       # DTB hits
system.cpu02.dtb.data_misses                    62728                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1427519                       # DTB accesses
system.cpu02.itb.fetch_hits                    676443                       # ITB hits
system.cpu02.itb.fetch_misses                      62                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676505                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7845008                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6664078                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240428                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230344                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7740857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36563                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        70563                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1830                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676443                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7843185                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.849665                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.205929                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6625043     84.47%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23773      0.30%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243275      3.10%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  19131      0.24%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250158      3.19%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40694      0.52%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  78751      1.00%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79126      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483234      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7843185                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030647                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.849467                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 181953                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6828941                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  253414                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              490265                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18049                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66209                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 241                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860984                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1005                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18049                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 294904                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3104965                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        10886                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  552998                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3790820                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716891                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  37                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2097805                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1606141                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                69065                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062840                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8417797                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400981                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016812                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679873                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382967                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              169                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3299042                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097657                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433596                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          351996                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         172031                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5444323                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            5379                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       732862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7843185                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.694147                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.146381                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4517080     57.59%     57.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2207922     28.15%     85.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            681421      8.69%     94.43% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            197054      2.51%     96.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             99319      1.27%     98.21% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             52088      0.66%     98.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             31418      0.40%     99.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             18891      0.24%     99.52% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             37992      0.48%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7843185                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2238      6.36%      6.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      6.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      6.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     23.40%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     29.76% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23873     67.88%     97.63% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 832      2.37%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1451113     26.65%     26.65% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.65% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710969     31.43%     58.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.65%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.74% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1110124     20.39%     94.13% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            319802      5.87%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5444323                       # Type of FU issued
system.cpu02.iq.rate                         0.693986                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     35172                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006460                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13047366                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585623                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2387644                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725016                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860233                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858356                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2612868                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866623                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3035                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563043                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297788                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       119449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18049                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                983266                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              802627                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703678                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097657                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433596                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              153                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44329                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              652651                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          238                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                286                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5441600                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1108368                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2723                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         859                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1427519                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 216999                       # Number of branches executed
system.cpu02.iew.exec_stores                   319151                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.693639                       # Inst execution rate
system.cpu02.iew.wb_sent                      5309283                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5246000                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4294369                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5586564                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.668706                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768696                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1740294                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             243                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7545065                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.524883                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.223180                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5431388     71.99%     71.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1304674     17.29%     89.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       477410      6.33%     95.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       131053      1.74%     97.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        11160      0.15%     97.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        74443      0.99%     98.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4435      0.06%     98.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19856      0.26%     98.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        90646      1.20%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7545065                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960278                       # Number of instructions committed
system.cpu02.commit.committedOps              3960278                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670422                       # Number of memory references committed
system.cpu02.commit.loads                      534614                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181212                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403061                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65807                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          430      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726622     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534628     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135809      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960278                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               90646                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   12924384                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11628673                       # The number of ROB writes
system.cpu02.timesIdled                            70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     974059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959852                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959852                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.981137                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.981137                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.504761                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.504761                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3902321                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1932874                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835708                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   191                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53952                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.326409                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1009676                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           54013                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.693203                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       565557930                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.326409                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.942600                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.942600                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2302518                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2302518                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       918531                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        918531                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91098                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91098                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1009629                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1009629                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1009629                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1009629                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        69832                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        69832                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44692                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44692                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       114524                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       114524                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       114524                       # number of overall misses
system.cpu02.dcache.overall_misses::total       114524                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   6809503005                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   6809503005                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   5998515584                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   5998515584                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  12808018589                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  12808018589                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  12808018589                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  12808018589                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       988363                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       988363                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1124153                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1124153                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1124153                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1124153                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.070654                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.070654                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.329126                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.329126                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.101876                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.101876                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.101876                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.101876                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 97512.644704                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 97512.644704                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 134219.000806                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 134219.000806                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  5224.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 111836.982545                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 111836.982545                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 111836.982545                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 111836.982545                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       242004                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          294                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8303                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    29.146574                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    29.400000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        50755                       # number of writebacks
system.cpu02.dcache.writebacks::total           50755                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        47852                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        47852                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12521                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12521                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        60373                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        60373                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        60373                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        60373                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21980                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21980                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32171                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32171                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54151                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54151                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54151                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54151                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2573755884                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2573755884                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3882297107                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3882297107                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6456052991                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6456052991                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6456052991                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6456052991                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022239                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236917                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236917                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.048170                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.048170                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.048170                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.048170                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 117095.354140                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 117095.354140                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 120676.917317                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 120676.917317                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5031                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 119223.153608                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 119223.153608                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 119223.153608                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 119223.153608                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              50                       # number of replacements
system.cpu02.icache.tags.tagsinuse         321.327176                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            675981                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             417                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1621.057554                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   321.327176                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.627592                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.627592                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353303                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353303                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       675981                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        675981                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       675981                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         675981                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       675981                       # number of overall hits
system.cpu02.icache.overall_hits::total        675981                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          462                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          462                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          462                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          462                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          462                       # number of overall misses
system.cpu02.icache.overall_misses::total          462                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     15285726                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     15285726                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     15285726                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     15285726                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     15285726                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     15285726                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676443                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676443                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676443                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676443                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676443                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676443                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000683                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000683                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 33085.987013                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 33085.987013                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 33085.987013                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 33085.987013                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 33085.987013                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 33085.987013                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     2.250000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu02.icache.writebacks::total              50                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           45                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           45                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           45                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          417                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          417                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          417                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          417                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     11890962                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     11890962                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     11890962                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     11890962                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     11890962                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     11890962                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000616                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000616                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000616                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 28515.496403                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 28515.496403                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 28515.496403                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 28515.496403                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 28515.496403                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 28515.496403                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239569                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106502                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169970                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163976                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.473495                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66280                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1065387                       # DTB read hits
system.cpu03.dtb.read_misses                     7459                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1072846                       # DTB read accesses
system.cpu03.dtb.write_hits                    259325                       # DTB write hits
system.cpu03.dtb.write_misses                   56480                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                315805                       # DTB write accesses
system.cpu03.dtb.data_hits                    1324712                       # DTB hits
system.cpu03.dtb.data_misses                    63939                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1388651                       # DTB accesses
system.cpu03.itb.fetch_hits                    677919                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677989                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7800136                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            10782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6678083                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239569                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230257                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7697890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37183                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        69074                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2253                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677919                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 223                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7798624                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.856316                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.214396                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6579185     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  23953      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243626      3.12%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18685      0.24%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248913      3.19%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  40759      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78402      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  79844      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 485257      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7798624                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030713                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.856150                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 181914                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6785205                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  254890                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              489194                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18347                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66268                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5863553                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1076                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18347                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295200                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3073741                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10986                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553159                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3778117                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5716286                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2087500                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1594596                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                69083                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062641                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8420562                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4403652                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016905                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1404024                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              164                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3299007                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096027                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433891                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          354728                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         159257                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5400926                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5463                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       753359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7798624                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.692549                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.140802                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4482544     57.48%     57.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2206616     28.29%     85.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            683773      8.77%     94.54% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            195535      2.51%     97.05% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             93039      1.19%     98.24% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             49322      0.63%     98.87% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             31090      0.40%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             18787      0.24%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             37918      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7798624                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2162      7.89%      7.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      7.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      7.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      7.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      7.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      7.89% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     30.02%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     37.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16370     59.71%     97.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 654      2.39%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1446496     26.78%     26.78% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.78% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.78% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711019     31.68%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.78%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.24% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1074562     19.90%     94.14% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            316522      5.86%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5400926                       # Type of FU issued
system.cpu03.iq.rate                         0.692414                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     27416                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005076                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12908206                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4610960                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2373358                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725149                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860326                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858427                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2561648                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866690                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2792                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571514                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302100                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        87645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18347                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                967283                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              790299                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702782                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             124                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096027                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433891                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                43945                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              640894                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                340                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5398172                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1072846                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2754                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         884                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1388651                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215611                       # Number of branches executed
system.cpu03.iew.exec_stores                   315805                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.692061                       # Inst execution rate
system.cpu03.iew.wb_sent                      5296375                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5231785                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4285291                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5581038                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.670730                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.767830                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1763610                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7498935                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.524474                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.216667                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5389209     71.87%     71.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1304976     17.40%     89.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       476657      6.36%     95.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       130900      1.75%     97.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10735      0.14%     97.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        74790      1.00%     98.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4361      0.06%     98.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19506      0.26%     98.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        87801      1.17%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7498935                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               87801                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12873662                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11623805                       # The number of ROB writes
system.cpu03.timesIdled                            55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1018931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.983468                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.983468                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.504167                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.504167                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3855533                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1923574                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835752                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   355                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52002                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.177169                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1008444                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52064                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.369315                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       584692371                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.177169                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.940268                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.940268                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2281982                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2281982                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       919303                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        919303                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89077                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89077                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1008380                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1008380                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1008380                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1008380                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        63771                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        63771                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42690                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42690                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       106461                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       106461                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       106461                       # number of overall misses
system.cpu03.dcache.overall_misses::total       106461                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   6492731121                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   6492731121                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5765723552                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5765723552                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  12258454673                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  12258454673                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  12258454673                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  12258454673                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       983074                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       983074                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1114841                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1114841                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1114841                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1114841                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.064869                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.064869                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.323981                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.323981                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.095494                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.095494                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.095494                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.095494                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 101813.224208                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 101813.224208                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 135060.284657                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 135060.284657                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 115145.026564                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 115145.026564                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 115145.026564                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 115145.026564                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       196964                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6733                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    29.253527                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets    16.636364                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        48974                       # number of writebacks
system.cpu03.dcache.writebacks::total           48974                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        43480                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        43480                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10763                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10763                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        54243                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        54243                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        54243                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        54243                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20291                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20291                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31927                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31927                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52218                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52218                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52218                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52218                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2384498952                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2384498952                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3772005479                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3772005479                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6156504431                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6156504431                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6156504431                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6156504431                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020640                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020640                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242299                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242299                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046839                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046839                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046839                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046839                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 117515.102853                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 117515.102853                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 118144.688790                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 118144.688790                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 117900.042725                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 117900.042725                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 117900.042725                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 117900.042725                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              86                       # number of replacements
system.cpu03.icache.tags.tagsinuse         329.686753                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677422                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1479.087336                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   329.686753                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.643919                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.643919                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356296                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356296                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677422                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677422                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677422                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677422                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677422                       # number of overall hits
system.cpu03.icache.overall_hits::total        677422                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          497                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          497                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          497                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          497                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          497                       # number of overall misses
system.cpu03.icache.overall_misses::total          497                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      9671130                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      9671130                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      9671130                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      9671130                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      9671130                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      9671130                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677919                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677919                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677919                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677919                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677919                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677919                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000733                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000733                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000733                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000733                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000733                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000733                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 19459.014085                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 19459.014085                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 19459.014085                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 19459.014085                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 19459.014085                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 19459.014085                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu03.icache.writebacks::total              86                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           39                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           39                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           39                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          458                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          458                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          458                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8385903                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8385903                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8385903                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8385903                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8385903                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8385903                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 18309.831878                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 18309.831878                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 18309.831878                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 18309.831878                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 18309.831878                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 18309.831878                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245065                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111931                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             480                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173750                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166445                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.795683                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66342                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1188326                       # DTB read hits
system.cpu04.dtb.read_misses                     6649                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1194975                       # DTB read accesses
system.cpu04.dtb.write_hits                    270650                       # DTB write hits
system.cpu04.dtb.write_misses                   56185                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                326835                       # DTB write accesses
system.cpu04.dtb.data_hits                    1458976                       # DTB hits
system.cpu04.dtb.data_misses                    62834                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1521810                       # DTB accesses
system.cpu04.itb.fetch_hits                    681079                       # ITB hits
system.cpu04.itb.fetch_misses                      71                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681150                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7955988                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720778                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245065                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232787                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7852302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36659                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        71293                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2044                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681079                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 196                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7954454                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.844908                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.200505                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6725609     84.55%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24920      0.31%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 243916      3.07%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  20498      0.26%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 251443      3.16%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41631      0.52%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79070      0.99%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80751      1.02%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 486616      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7954454                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030803                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.844745                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183391                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6931316                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  254863                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              495487                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18104                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66312                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 231                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5916129                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 952                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18104                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 297999                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3171990                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        10163                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557720                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3827185                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5771732                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2106576                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1632134                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                69234                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5104154                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8491547                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4474595                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016948                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1387185                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              203                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3331935                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115731                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440696                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358964                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         136025                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               202                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5570406                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5493                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       728389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7954454                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.700288                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.156766                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4579348     57.57%     57.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2226742     27.99%     85.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            693215      8.71%     94.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            196840      2.47%     96.75% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            110791      1.39%     98.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             57102      0.72%     98.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             33068      0.42%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19152      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             38196      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7954454                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3151      6.07%      6.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      6.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      6.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      6.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     15.86%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     21.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39651     76.37%     98.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 885      1.70%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1481720     26.60%     26.60% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.60% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.60% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712089     30.74%     57.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.34% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.30%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1196747     21.48%     94.12% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            327511      5.88%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5570406                       # Type of FU issued
system.cpu04.iq.rate                         0.700153                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     51919                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009321                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13425356                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645649                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2444710                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727322                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861437                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859510                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2754543                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867778                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2813                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564730                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298738                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       189419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18104                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               1031062                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              814693                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5759023                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115731                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440696                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              184                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44699                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              664123                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          237                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                297                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5567649                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1194975                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2757                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         874                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1521810                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221446                       # Number of branches executed
system.cpu04.iew.exec_stores                   326835                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.699806                       # Inst execution rate
system.cpu04.iew.wb_sent                      5367709                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5304220                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4331662                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5623510                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.666695                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770277                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1746365                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             255                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7654784                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.523815                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.224408                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5522521     72.14%     72.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1313727     17.16%     89.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480123      6.27%     95.58% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       131810      1.72%     97.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        11933      0.16%     97.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        77517      1.01%     98.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6407      0.08%     98.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19438      0.25%     98.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        91308      1.19%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7654784                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               91308                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13088159                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11740467                       # The number of ROB writes
system.cpu04.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     863079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.984399                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.984399                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.503931                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.503931                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4049369                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1977229                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835791                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   173                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58121                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.119187                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1023419                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58183                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.589657                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       741858102                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.119187                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.939362                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.939362                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2356929                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2356929                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       929350                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        929350                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        94021                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        94021                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1023371                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1023371                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1023371                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1023371                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        77986                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        77986                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        47921                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        47921                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       125907                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       125907                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       125907                       # number of overall misses
system.cpu04.dcache.overall_misses::total       125907                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   7445062269                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   7445062269                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6618834666                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6618834666                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        15093                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  14063896935                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  14063896935                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  14063896935                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  14063896935                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1007336                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1007336                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1149278                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1149278                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1149278                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1149278                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.077418                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.077418                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.337610                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.337610                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.109553                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.109553                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.109553                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.109553                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 95466.651309                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 95466.651309                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 138119.710899                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 138119.710899                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 111700.675379                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 111700.675379                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 111700.675379                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 111700.675379                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       263115                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          265                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11374                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.133023                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    18.928571                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        54390                       # number of writebacks
system.cpu04.dcache.writebacks::total           54390                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        52447                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        52447                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15138                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15138                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        67585                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        67585                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        67585                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        67585                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25539                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25539                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32783                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32783                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58322                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58322                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58322                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58322                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2694850506                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2694850506                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   3956349718                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   3956349718                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        12771                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6651200224                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6651200224                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6651200224                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6651200224                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025353                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025353                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230961                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230961                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050747                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050747                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050747                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050747                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 105519.029954                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 105519.029954                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 120682.967331                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 120682.967331                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 114042.732142                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 114042.732142                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 114042.732142                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 114042.732142                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              47                       # number of replacements
system.cpu04.icache.tags.tagsinuse         308.531082                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680641                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1693.136816                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   308.531082                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.602600                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.602600                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362560                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362560                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680641                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680641                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680641                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680641                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680641                       # number of overall hits
system.cpu04.icache.overall_hits::total        680641                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          438                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          438                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          438                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          438                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          438                       # number of overall misses
system.cpu04.icache.overall_misses::total          438                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      9332118                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      9332118                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      9332118                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      9332118                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      9332118                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      9332118                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681079                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681079                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681079                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681079                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681079                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681079                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000643                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000643                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000643                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000643                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000643                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000643                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 21306.205479                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 21306.205479                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 21306.205479                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 21306.205479                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 21306.205479                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 21306.205479                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu04.icache.writebacks::total              47                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           36                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           36                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           36                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          402                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          402                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      7635897                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      7635897                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      7635897                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      7635897                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      7635897                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      7635897                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 18994.768657                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 18994.768657                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 18994.768657                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 18994.768657                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 18994.768657                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 18994.768657                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239761                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106765                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             528                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170197                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164208                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.481137                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66250                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1070173                       # DTB read hits
system.cpu05.dtb.read_misses                     6849                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1077022                       # DTB read accesses
system.cpu05.dtb.write_hits                    262090                       # DTB write hits
system.cpu05.dtb.write_misses                   58121                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                320211                       # DTB write accesses
system.cpu05.dtb.data_hits                    1332263                       # DTB hits
system.cpu05.dtb.data_misses                    64970                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1397233                       # DTB accesses
system.cpu05.itb.fetch_hits                    678842                       # ITB hits
system.cpu05.itb.fetch_misses                      69                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                678911                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7829109                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6691024                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239761                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230459                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7727781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37383                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        67984                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2125                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678842                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 228                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7827784                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.854779                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.212755                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6605953     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24428      0.31%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243733      3.11%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18696      0.24%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248840      3.18%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41495      0.53%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78328      1.00%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80249      1.03%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486062      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7827784                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030624                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.854634                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182519                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6813759                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  255243                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              489833                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18446                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66256                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 258                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5871127                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1042                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18446                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 295776                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3081169                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        10388                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554003                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3800018                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5725065                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2087825                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1614695                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                67352                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069635                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8434236                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4417259                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016972                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410960                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3301979                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099102                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435629                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361147                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177491                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5418286                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5506                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       742431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7827784                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.692186                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.138665                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4496575     57.44%     57.44% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2215693     28.31%     85.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            691793      8.84%     94.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            194897      2.49%     97.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             92003      1.18%     98.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             49583      0.63%     98.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             30338      0.39%     99.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             18855      0.24%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             38047      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7827784                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  2746     10.06%     10.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     10.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     10.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     10.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     30.16%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     40.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15683     57.47%     97.70% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 629      2.30%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1455052     26.85%     26.85% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.85% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.85% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711034     31.58%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.73%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1078911     19.91%     94.08% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            320950      5.92%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5418286                       # Type of FU issued
system.cpu05.iq.rate                         0.692069                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     27289                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.005036                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         12971938                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4630264                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2390796                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725213                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860361                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858462                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2578848                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866723                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2863                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574583                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303838                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        86288                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18446                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                991793                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              771578                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712459                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             106                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099102                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435629                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              143                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                43998                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              621874                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          290                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                341                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5415364                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1077022                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2922                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         864                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1397233                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215788                       # Number of branches executed
system.cpu05.iew.exec_stores                   320211                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.691696                       # Inst execution rate
system.cpu05.iew.wb_sent                      5314886                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5249258                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4299459                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5599223                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.670480                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.767867                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1775338                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             283                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7527572                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.522487                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.213455                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5415509     71.94%     71.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1307228     17.37%     89.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476755      6.33%     95.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       131269      1.74%     97.39% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10560      0.14%     97.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        75293      1.00%     98.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4329      0.06%     98.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19196      0.26%     98.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        87433      1.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7527572                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               87433                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12913250                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11649002                       # The number of ROB writes
system.cpu05.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     989958                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.990804                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.990804                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.502310                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.502310                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3882621                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1937866                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835795                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   313                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52102                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.955056                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1012128                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52164                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.402807                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       622083537                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.955056                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.936798                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.936798                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2294149                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2294149                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       923317                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        923317                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88748                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88748                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1012065                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1012065                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1012065                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1012065                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        65799                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        65799                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        43019                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        43019                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       108818                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       108818                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       108818                       # number of overall misses
system.cpu05.dcache.overall_misses::total       108818                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   6813379584                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   6813379584                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   5980888383                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   5980888383                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  12794267967                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  12794267967                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  12794267967                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  12794267967                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       989116                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       989116                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1120883                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1120883                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1120883                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1120883                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.066523                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.066523                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326478                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326478                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.097082                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.097082                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.097082                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.097082                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 103548.375872                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 103548.375872                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 139028.996095                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 139028.996095                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 117574.922963                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 117574.922963                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 117574.922963                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 117574.922963                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       191062                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          323                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6569                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    29.085401                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    26.916667                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        48898                       # number of writebacks
system.cpu05.dcache.writebacks::total           48898                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        45392                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        45392                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11125                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11125                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        56517                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        56517                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        56517                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        56517                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20407                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20407                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31894                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31894                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52301                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52301                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52301                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52301                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2422593684                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2422593684                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3753694102                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3753694102                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6176287786                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6176287786                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6176287786                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6176287786                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020632                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020632                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242048                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242048                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046661                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046661                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046661                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046661                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 118713.857206                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 118713.857206                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 117692.798081                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 117692.798081                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 118091.198753                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 118091.198753                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 118091.198753                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 118091.198753                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              85                       # number of replacements
system.cpu05.icache.tags.tagsinuse         329.938724                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678337                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1481.085153                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   329.938724                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.644412                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.644412                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358142                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358142                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678337                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678337                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678337                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678337                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678337                       # number of overall hits
system.cpu05.icache.overall_hits::total        678337                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          505                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          505                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          505                       # number of overall misses
system.cpu05.icache.overall_misses::total          505                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     10101861                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     10101861                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     10101861                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     10101861                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     10101861                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     10101861                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678842                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678842                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678842                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678842                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678842                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678842                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000744                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000744                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 20003.685149                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 20003.685149                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 20003.685149                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 20003.685149                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 20003.685149                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 20003.685149                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu05.icache.writebacks::total              85                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           47                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           47                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           47                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          458                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          458                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          458                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      8294184                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      8294184                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      8294184                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      8294184                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      8294184                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      8294184                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000675                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000675                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000675                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000675                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000675                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 18109.572052                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 18109.572052                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 18109.572052                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 18109.572052                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 18109.572052                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 18109.572052                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243437                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110429                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             477                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172718                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165958                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.086106                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66288                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1119184                       # DTB read hits
system.cpu06.dtb.read_misses                     6953                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1126137                       # DTB read accesses
system.cpu06.dtb.write_hits                    266881                       # DTB write hits
system.cpu06.dtb.write_misses                   57116                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                323997                       # DTB write accesses
system.cpu06.dtb.data_hits                    1386065                       # DTB hits
system.cpu06.dtb.data_misses                    64069                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1450134                       # DTB accesses
system.cpu06.itb.fetch_hits                    681379                       # ITB hits
system.cpu06.itb.fetch_misses                      75                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681454                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7885839                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6720828                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243437                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232246                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7781717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37033                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        70928                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2056                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681379                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 187                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7883920                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.852473                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.209724                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6655935     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24815      0.31%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244404      3.10%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19830      0.25%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 250169      3.17%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41577      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78920      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80526      1.02%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487744      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7883920                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030870                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.852265                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 182766                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6862338                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  256537                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              493059                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18292                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66251                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 231                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907673                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 973                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18292                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 297121                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3105337                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8546                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557472                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3826224                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5761995                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  31                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2091964                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1644873                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                63512                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096873                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8480940                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4463905                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695317                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401556                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              174                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3320303                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111396                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439627                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361972                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156236                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5748111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5493021                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5520                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1766863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       737500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7883920                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.696737                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.147618                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4531502     57.48%     57.48% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2219341     28.15%     85.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            693406      8.80%     94.42% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            197779      2.51%     96.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             99897      1.27%     98.20% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             52991      0.67%     98.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             31918      0.40%     99.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19208      0.24%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             37878      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7883920                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  2464      6.85%      6.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      6.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      6.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      6.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8233     22.90%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     29.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24461     68.03%     97.78% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 799      2.22%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1475813     26.87%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712116     31.17%     58.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.04% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.52%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.55% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1128025     20.54%     94.09% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            324716      5.91%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5493021                       # Type of FU issued
system.cpu06.iq.rate                         0.696568                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     35957                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006546                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13184026                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4653720                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2428940                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727413                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861498                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859552                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2661150                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867824                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2809                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570653                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301778                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       124459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18292                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                984476                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              802562                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749160                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              83                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111396                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439627                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              157                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44726                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              652191                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          247                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                299                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5490075                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1126137                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2946                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         874                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1450134                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219640                       # Number of branches executed
system.cpu06.iew.exec_stores                   323997                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.696194                       # Inst execution rate
system.cpu06.iew.wb_sent                      5353189                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5288492                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4323375                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5620736                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.670631                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769183                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1763653                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             253                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7582316                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.525147                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.223337                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5459533     72.00%     72.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1309243     17.27%     89.27% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       478893      6.32%     95.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       131411      1.73%     97.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        11098      0.15%     97.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        76273      1.01%     98.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6345      0.08%     98.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19415      0.26%     98.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        90105      1.19%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7582316                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981834                       # Number of instructions committed
system.cpu06.commit.committedOps              3981834                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678592                       # Number of memory references committed
system.cpu06.commit.loads                      540743                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183248                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424522                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65805                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738887     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540757     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137849      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981834                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               90105                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13004010                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11721622                       # The number of ROB writes
system.cpu06.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     933228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981423                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981423                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.980658                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.980658                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.504883                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.504883                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3968383                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1966575                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   160                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54671                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.897358                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1023749                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54733                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.704420                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       769135797                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.897358                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.935896                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.935896                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2332758                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2332758                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       931179                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        931179                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92525                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92525                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1023704                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1023704                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1023704                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1023704                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        69908                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        69908                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45308                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45308                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       115216                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       115216                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       115216                       # number of overall misses
system.cpu06.dcache.overall_misses::total       115216                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   6721233336                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   6721233336                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6618768184                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6618768184                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  13340001520                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  13340001520                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  13340001520                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  13340001520                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1001087                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1001087                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137833                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137833                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1138920                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1138920                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1138920                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1138920                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.069832                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.069832                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328717                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328717                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.101163                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.101163                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.101163                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.101163                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 96143.979745                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 96143.979745                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 146083.874459                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 146083.874459                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 115782.543397                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 115782.543397                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 115782.543397                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 115782.543397                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       210119                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          241                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8052                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.095256                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    26.777778                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        51411                       # number of writebacks
system.cpu06.dcache.writebacks::total           51411                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        47211                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        47211                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13140                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13140                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        60351                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        60351                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        60351                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        60351                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22697                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22697                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32168                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32168                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54865                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54865                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54865                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54865                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2521088280                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2521088280                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3855136373                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3855136373                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6376224653                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6376224653                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6376224653                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6376224653                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022672                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022672                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233384                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233384                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048173                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048173                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048173                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048173                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 111075.837335                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 111075.837335                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 119843.831541                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 119843.831541                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 116216.616295                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 116216.616295                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 116216.616295                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 116216.616295                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              47                       # number of replacements
system.cpu06.icache.tags.tagsinuse         307.583778                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            680947                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1693.898010                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   307.583778                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.600750                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.600750                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363160                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363160                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       680947                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        680947                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       680947                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         680947                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       680947                       # number of overall hits
system.cpu06.icache.overall_hits::total        680947                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          432                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          432                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          432                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          432                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          432                       # number of overall misses
system.cpu06.icache.overall_misses::total          432                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10204029                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10204029                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10204029                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10204029                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10204029                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10204029                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681379                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681379                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681379                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681379                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681379                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681379                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000634                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000634                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000634                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000634                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000634                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000634                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 23620.437500                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 23620.437500                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 23620.437500                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 23620.437500                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 23620.437500                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 23620.437500                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu06.icache.writebacks::total              47                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           30                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           30                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           30                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          402                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          402                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      8139771                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      8139771                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      8139771                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      8139771                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      8139771                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      8139771                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 20248.186567                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 20248.186567                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 20248.186567                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 20248.186567                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 20248.186567                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 20248.186567                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242514                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109496                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             530                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172367                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165852                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.220274                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66252                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1077868                       # DTB read hits
system.cpu07.dtb.read_misses                     7427                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1085295                       # DTB read accesses
system.cpu07.dtb.write_hits                    263006                       # DTB write hits
system.cpu07.dtb.write_misses                   57269                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                320275                       # DTB write accesses
system.cpu07.dtb.data_hits                    1340874                       # DTB hits
system.cpu07.dtb.data_misses                    64696                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1405570                       # DTB accesses
system.cpu07.itb.fetch_hits                    683387                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683471                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7918969                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11147                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740575                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242514                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232105                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7817646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37737                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        67440                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2471                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683387                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 222                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7917606                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.851340                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.209187                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6686753     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25258      0.32%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244683      3.09%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19720      0.25%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 249671      3.15%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41709      0.53%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  78784      1.00%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  81366      1.03%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 489662      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7917606                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030624                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.851194                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183560                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6897500                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  258258                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              492226                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18622                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66287                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5913653                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1075                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18622                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 297415                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3151041                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        10065                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  558866                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3814157                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5765144                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2100077                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1633283                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                55209                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5099563                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8489580                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4472544                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017031                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674094                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1425469                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3312931                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1110957                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440602                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          363481                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         155760                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5750956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               168                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5443590                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            5371                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1796922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       764855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7917606                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.687530                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.142514                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4581851     57.87%     57.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2220058     28.04%     85.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            688412      8.69%     94.60% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            192879      2.44%     97.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             91383      1.15%     98.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             51706      0.65%     98.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             33505      0.42%     99.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             19517      0.25%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38295      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7917606                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  4130     14.34%     14.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     28.59%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     42.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15642     54.33%     97.27% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 787      2.73%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1470912     27.02%     27.02% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.02% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.02% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712135     31.45%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.47% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.66%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1087182     19.97%     94.10% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            321010      5.90%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5443590                       # Type of FU issued
system.cpu07.iq.rate                         0.687411                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     28792                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005289                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13111485                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4686568                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2414102                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727464                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861548                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859580                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2604529                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867849                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2748                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580290                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306764                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        86800                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18622                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1059372                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              768851                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5752012                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             105                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1110957                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440602                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              141                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44157                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              619156                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                358                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5440626                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1085295                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2964                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         888                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1405570                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218333                       # Number of branches executed
system.cpu07.iew.exec_stores                   320275                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.687037                       # Inst execution rate
system.cpu07.iew.wb_sent                      5339034                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5273682                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4315381                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5619048                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.665956                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.767991                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1790130                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             284                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7616016                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.519251                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.211985                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5497341     72.18%     72.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1309239     17.19%     89.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478508      6.28%     95.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       131750      1.73%     97.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9907      0.13%     97.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76189      1.00%     98.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6392      0.08%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19324      0.25%     98.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        87366      1.15%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7616016                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954626                       # Number of instructions committed
system.cpu07.commit.committedOps              3954626                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664505                       # Number of memory references committed
system.cpu07.commit.loads                      530667                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181272                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397308                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65794                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725747     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530687     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133838      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954626                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               87366                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   13035818                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11723643                       # The number of ROB writes
system.cpu07.timesIdled                            60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     900098                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954202                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954202                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.002672                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.002672                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.499333                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.499333                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3914728                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1956353                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835834                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   325                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52518                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.732998                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1016545                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52580                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.333302                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       659422458                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.732998                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.933328                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.933328                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2312984                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2312984                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       924668                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        924668                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91813                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91813                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1016481                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1016481                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1016481                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1016481                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        71608                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        71608                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        42001                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        42001                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       113609                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       113609                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       113609                       # number of overall misses
system.cpu07.dcache.overall_misses::total       113609                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   7752996621                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   7752996621                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5703853488                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5703853488                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  13456850109                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  13456850109                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  13456850109                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  13456850109                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       996276                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       996276                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1130090                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1130090                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1130090                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1130090                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.071876                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.071876                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.313876                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.313876                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.100531                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.100531                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.100531                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.100531                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 108269.978508                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 108269.978508                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 135802.802029                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 135802.802029                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 118448.803431                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 118448.803431                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 118448.803431                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 118448.803431                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       181899                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6439                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.249573                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    17.900000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        48573                       # number of writebacks
system.cpu07.dcache.writebacks::total           48573                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        50784                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        50784                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data        10103                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total        10103                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        60887                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        60887                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        60887                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        60887                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20824                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20824                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31898                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31898                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52722                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52722                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52722                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52722                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2519155215                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2519155215                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3757559390                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3757559390                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6276714605                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6276714605                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6276714605                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6276714605                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020902                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020902                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238376                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238376                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046653                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046653                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046653                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046653                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 120973.646514                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 120973.646514                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 117799.215938                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 117799.215938                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 119053.044365                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 119053.044365                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 119053.044365                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 119053.044365                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              86                       # number of replacements
system.cpu07.icache.tags.tagsinuse         329.086673                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682885                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             460                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1484.532609                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   329.086673                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.642747                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.642747                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367234                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367234                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682885                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682885                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682885                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682885                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682885                       # number of overall hits
system.cpu07.icache.overall_hits::total        682885                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          502                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          502                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          502                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          502                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          502                       # number of overall misses
system.cpu07.icache.overall_misses::total          502                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      9250848                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      9250848                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      9250848                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      9250848                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      9250848                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      9250848                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683387                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683387                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683387                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683387                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683387                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683387                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000735                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000735                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000735                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000735                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 18427.984064                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 18427.984064                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 18427.984064                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 18427.984064                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 18427.984064                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 18427.984064                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           86                       # number of writebacks
system.cpu07.icache.writebacks::total              86                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           42                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           42                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           42                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          460                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          460                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      7668405                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      7668405                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      7668405                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      7668405                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      7668405                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      7668405                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000673                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000673                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000673                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 16670.445652                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 16670.445652                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 16670.445652                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 16670.445652                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 16670.445652                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 16670.445652                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250635                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117306                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             490                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             178138                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169768                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.301396                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66430                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1243034                       # DTB read hits
system.cpu08.dtb.read_misses                     6990                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1250024                       # DTB read accesses
system.cpu08.dtb.write_hits                    278467                       # DTB write hits
system.cpu08.dtb.write_misses                   57661                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                336128                       # DTB write accesses
system.cpu08.dtb.data_hits                    1521501                       # DTB hits
system.cpu08.dtb.data_misses                    64651                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1586152                       # DTB accesses
system.cpu08.itb.fetch_hits                    689664                       # ITB hits
system.cpu08.itb.fetch_misses                      67                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689731                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7938258                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6819051                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250635                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236198                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7833724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37321                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        71695                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1961                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689664                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 193                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7936783                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.859171                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.217929                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6691821     84.31%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26174      0.33%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245930      3.10%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20782      0.26%     88.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252356      3.18%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42090      0.53%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79928      1.01%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82387      1.04%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495315      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7936783                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031573                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.859011                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 185108                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6899869                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  263409                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              498267                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18435                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66363                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 233                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5999076                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 946                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18435                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 301351                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3106942                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        10073                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567354                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3860933                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851900                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 150                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2106847                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1677518                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                61609                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5165382                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8603501                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4586433                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754244                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1411138                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              233                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3353636                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141877                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451886                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362269                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177786                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               228                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5673978                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            5431                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1779045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       743694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7936783                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.714896                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.176923                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4540049     57.20%     57.20% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2223123     28.01%     85.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            695226      8.76%     93.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            202957      2.56%     96.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            118999      1.50%     98.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             62106      0.78%     98.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             34824      0.44%     99.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             19930      0.25%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39569      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7936783                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1941      3.21%      3.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      3.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      3.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      3.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      3.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      3.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8235     13.61%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     16.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                48739     80.56%     97.38% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1584      2.62%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1519662     26.78%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713185     30.19%     56.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.98% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     15.02%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.00% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1251924     22.06%     94.06% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            336844      5.94%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5673978                       # Type of FU issued
system.cpu08.iq.rate                         0.714764                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     60499                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010663                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13621087                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4754511                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2514034                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729582                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862585                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860634                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2865564                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868909                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2904                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574450                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303763                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       221005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18435                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                988480                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              796435                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838867                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              93                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141877                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451886                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              210                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44775                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              645728                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           64                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          258                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                322                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5671005                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1250024                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2973                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         896                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1586152                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226344                       # Number of branches executed
system.cpu08.iew.exec_stores                   336128                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.714389                       # Inst execution rate
system.cpu08.iew.wb_sent                      5439965                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5374668                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4378429                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5681266                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.677059                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770678                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1774853                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             265                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7632958                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.531821                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.239316                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5487907     71.90%     71.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1318732     17.28%     89.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       482104      6.32%     95.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       131593      1.72%     97.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12819      0.17%     97.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        76971      1.01%     98.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8671      0.11%     98.50% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19799      0.26%     98.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        94362      1.24%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7632958                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059365                       # Number of instructions committed
system.cpu08.commit.committedOps              4059365                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715550                       # Number of memory references committed
system.cpu08.commit.loads                      567427                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189516                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501952                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65853                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778373     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567441     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148123      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059365                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               94362                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13137566                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11900541                       # The number of ROB writes
system.cpu08.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     880809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058926                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058926                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.955753                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.955753                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.511312                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.511312                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4179776                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2032259                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835872                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   190                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62554                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.653210                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1046720                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62615                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.716761                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       816419844                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.653210                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.932081                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.932081                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2422283                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2422283                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       950298                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        950298                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96378                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96378                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1046676                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1046676                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1046676                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1046676                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        81328                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        81328                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51729                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51729                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       133057                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       133057                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       133057                       # number of overall misses
system.cpu08.dcache.overall_misses::total       133057                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6756119064                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6756119064                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   6887839090                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   6887839090                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13643958154                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13643958154                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13643958154                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13643958154                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1031626                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1031626                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148107                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1179733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1179733                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1179733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1179733                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.078835                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.078835                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.349268                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.349268                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.112786                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.112786                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.112786                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.112786                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 83072.485048                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 83072.485048                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 133152.372750                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 133152.372750                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 102542.204875                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 102542.204875                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 102542.204875                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 102542.204875                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       268855                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          290                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14750                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.227458                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    19.333333                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        58732                       # number of writebacks
system.cpu08.dcache.writebacks::total           58732                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        51703                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        51703                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18588                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18588                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        70291                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        70291                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        70291                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        70291                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29625                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29625                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33141                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33141                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62766                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62766                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2659035978                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2659035978                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   3993872070                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   3993872070                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6652908048                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6652908048                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6652908048                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6652908048                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028717                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028717                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223764                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223764                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053204                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053204                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053204                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053204                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 89756.488709                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 89756.488709                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 120511.513533                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 120511.513533                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 105995.412293                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 105995.412293                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 105995.412293                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 105995.412293                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         307.200812                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689228                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1714.497512                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   307.200812                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.600002                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.600002                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379730                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379730                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689228                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689228                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689228                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689228                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689228                       # number of overall hits
system.cpu08.icache.overall_hits::total        689228                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          436                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          436                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          436                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          436                       # number of overall misses
system.cpu08.icache.overall_misses::total          436                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      8827083                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      8827083                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      8827083                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      8827083                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      8827083                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      8827083                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689664                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689664                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689664                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689664                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689664                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689664                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000632                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000632                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000632                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000632                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000632                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 20245.603211                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 20245.603211                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 20245.603211                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 20245.603211                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 20245.603211                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 20245.603211                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           34                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           34                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           34                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          402                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          402                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      7227225                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      7227225                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      7227225                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      7227225                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      7227225                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      7227225                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 17978.171642                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 17978.171642                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 17978.171642                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 17978.171642                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 17978.171642                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 17978.171642                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239538                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106527                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             530                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169940                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163957                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.479346                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66258                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1066714                       # DTB read hits
system.cpu09.dtb.read_misses                     6564                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1073278                       # DTB read accesses
system.cpu09.dtb.write_hits                    260450                       # DTB write hits
system.cpu09.dtb.write_misses                   56667                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                317117                       # DTB write accesses
system.cpu09.dtb.data_hits                    1327164                       # DTB hits
system.cpu09.dtb.data_misses                    63231                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1390395                       # DTB accesses
system.cpu09.itb.fetch_hits                    677663                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677733                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7798101                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            10932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6674444                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239538                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230216                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7697321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37151                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        67800                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2125                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677663                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 217                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7796788                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.856050                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.213952                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6577981     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23851      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243393      3.12%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18573      0.24%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249087      3.19%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40877      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78753      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79347      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484926      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7796788                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030717                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.855906                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 181842                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6785070                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254650                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              489094                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18332                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66255                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860181                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1050                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18332                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 294944                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3078610                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        10191                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  552935                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3773976                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5714201                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2085374                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1608461                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                51506                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5061045                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417652                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400620                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4017027                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402308                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3298579                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095480                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433718                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360781                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         156753                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5404993                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5779                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       744120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7796788                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.693233                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.137852                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4473127     57.37%     57.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2210536     28.35%     85.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            687737      8.82%     94.54% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            197448      2.53%     97.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             93037      1.19%     98.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             48490      0.62%     98.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             30319      0.39%     99.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             18625      0.24%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37469      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7796788                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2180      8.20%      8.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      8.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      8.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      8.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      8.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      8.20% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     30.95%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.15% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15458     58.12%     97.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 726      2.73%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1448590     26.80%     26.80% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.80% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711074     31.66%     58.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.77%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.23% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1075144     19.89%     94.12% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            317834      5.88%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5404993                       # Type of FU issued
system.cpu09.iq.rate                         0.693117                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     26596                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.004921                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12913823                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4608000                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2377944                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725326                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860418                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858518                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2564805                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866780                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2746                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570955                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301927                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        87709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18332                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                977264                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              784546                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701391                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             107                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095480                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433718                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              142                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44095                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              634836                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          296                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                348                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5402143                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1073278                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2850                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         865                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1390395                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215590                       # Number of branches executed
system.cpu09.iew.exec_stores                   317117                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.692751                       # Inst execution rate
system.cpu09.iew.wb_sent                      5300326                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5236462                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4289654                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5586326                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.671505                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.767885                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1764593                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             287                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7498207                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524543                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.215950                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5387149     71.85%     71.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306280     17.42%     89.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476605      6.36%     95.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131072      1.75%     97.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10776      0.14%     97.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75064      1.00%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4355      0.06%     98.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19378      0.26%     98.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87528      1.17%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7498207                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87528                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12874636                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11626204                       # The number of ROB writes
system.cpu09.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1020966                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.982884                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.982884                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.504316                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.504316                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3862249                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1927056                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835838                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   301                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52366                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.500334                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1009139                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52428                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.248093                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       696006729                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.500334                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929693                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929693                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2284937                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2284937                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       919419                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        919419                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        89658                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        89658                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1009077                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1009077                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1009077                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1009077                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        64960                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        64960                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        42109                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        42109                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       107069                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       107069                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       107069                       # number of overall misses
system.cpu09.dcache.overall_misses::total       107069                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6488700129                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6488700129                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5650472821                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5650472821                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        45279                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12139172950                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12139172950                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12139172950                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12139172950                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       984379                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       984379                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1116146                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1116146                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1116146                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1116146                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.065991                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.065991                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.319572                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.319572                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.095927                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.095927                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.095927                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.095927                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 99887.625139                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 99887.625139                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 134186.820418                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 134186.820418                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  7546.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 113377.102149                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 113377.102149                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 113377.102149                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 113377.102149                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       194140                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6653                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    29.180821                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    18.750000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49333                       # number of writebacks
system.cpu09.dcache.writebacks::total           49333                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        44385                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        44385                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        10121                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        10121                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        54506                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        54506                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        54506                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        54506                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20575                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20575                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31988                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31988                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52563                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52563                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52563                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52563                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2400923619                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2400923619                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3791234521                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3791234521                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        38313                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6192158140                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6192158140                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6192158140                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6192158140                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020902                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020902                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242762                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242762                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047093                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047093                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047093                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047093                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 116691.305905                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 116691.305905                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 118520.523978                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 118520.523978                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  6385.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 117804.503929                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 117804.503929                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 117804.503929                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 117804.503929                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              85                       # number of replacements
system.cpu09.icache.tags.tagsinuse         326.924234                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677161                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1478.517467                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   326.924234                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.638524                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.638524                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1355784                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1355784                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677161                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677161                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677161                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677161                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677161                       # number of overall hits
system.cpu09.icache.overall_hits::total        677161                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          502                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          502                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          502                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          502                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          502                       # number of overall misses
system.cpu09.icache.overall_misses::total          502                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      8989623                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      8989623                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      8989623                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      8989623                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      8989623                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      8989623                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677663                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677663                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677663                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677663                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677663                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677663                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000741                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000741                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 17907.615538                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 17907.615538                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 17907.615538                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 17907.615538                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 17907.615538                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 17907.615538                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu09.icache.writebacks::total              85                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           44                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           44                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           44                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          458                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          458                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          458                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      7303851                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      7303851                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      7303851                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      7303851                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      7303851                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      7303851                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 15947.272926                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 15947.272926                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 15947.272926                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 15947.272926                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 15947.272926                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 15947.272926                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243474                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110548                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             472                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172780                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                166039                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.098507                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66259                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            51                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             51                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1110399                       # DTB read hits
system.cpu10.dtb.read_misses                     6775                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1117174                       # DTB read accesses
system.cpu10.dtb.write_hits                    267047                       # DTB write hits
system.cpu10.dtb.write_misses                   57454                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                324501                       # DTB write accesses
system.cpu10.dtb.data_hits                    1377446                       # DTB hits
system.cpu10.dtb.data_misses                    64229                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1441675                       # DTB accesses
system.cpu10.itb.fetch_hits                    681646                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681715                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7843270                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10559                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6724318                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243474                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232298                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7740942                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37055                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        70198                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1960                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681646                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 190                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7842218                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.857451                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.215420                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6614090     84.34%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24497      0.31%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244514      3.12%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19488      0.25%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 250601      3.20%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41186      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  79040      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80661      1.03%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 488141      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7842218                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.031042                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.857336                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 182849                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6821189                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256648                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              493029                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18305                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66226                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 230                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5909544                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 958                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18305                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297178                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3071555                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         9151                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557490                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3818341                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5763623                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  19                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2097997                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1630363                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                73708                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5098148                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8483497                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4466380                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017113                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695367                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402781                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          154                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3320246                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111987                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439951                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          363039                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         146896                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5750061                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5484394                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5689                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       740562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7842218                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.699342                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.146855                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4491602     57.27%     57.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2217519     28.28%     85.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            694359      8.85%     94.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            199468      2.54%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             99070      1.26%     98.21% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             51654      0.66%     98.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             32019      0.41%     99.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19127      0.24%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37400      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7842218                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1782      5.43%      5.43% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8234     25.11%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     30.54% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21995     67.06%     97.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 787      2.40%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1475566     26.90%     26.90% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.90% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.90% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712169     31.22%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.54%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1119034     20.40%     94.07% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            325262      5.93%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5484394                       # Type of FU issued
system.cpu10.iq.rate                         0.699248                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     32798                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.005980                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13121940                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4657420                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2429315                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727553                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861631                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859613                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2649294                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867894                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2930                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571238                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302103                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       114516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18305                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                957842                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              796460                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5751073                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              77                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111987                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439951                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44352                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              646411                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          233                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                290                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5481421                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1117174                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2973                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         842                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1441675                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219683                       # Number of branches executed
system.cpu10.iew.exec_stores                   324501                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.698869                       # Inst execution rate
system.cpu10.iew.wb_sent                      5353839                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5288928                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4322966                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5620684                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.674327                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769117                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1764985                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           122                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             250                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7541148                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.528021                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.225914                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5418104     71.85%     71.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1309834     17.37%     89.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478447      6.34%     95.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       131148      1.74%     97.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11490      0.15%     97.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76342      1.01%     98.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6339      0.08%     98.55% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19541      0.26%     98.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        89903      1.19%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7541148                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981887                       # Number of instructions committed
system.cpu10.commit.committedOps              3981887                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678597                       # Number of memory references committed
system.cpu10.commit.loads                      540749                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183253                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424536                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65805                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738896     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540763     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137848      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981887                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               89903                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   12964182                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11724590                       # The number of ROB writes
system.cpu10.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     975797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981476                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981476                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.969940                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.969940                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.507630                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.507630                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3959428                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1966697                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   179                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54220                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.410209                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1027428                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54281                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.927949                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       714410901                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.410209                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.928285                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.928285                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2333913                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2333913                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       933546                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        933546                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93840                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93840                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1027386                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1027386                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1027386                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1027386                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        68344                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        68344                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        43992                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        43992                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       112336                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       112336                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       112336                       # number of overall misses
system.cpu10.dcache.overall_misses::total       112336                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   6352074810                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   6352074810                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   5984240842                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   5984240842                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        13932                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  12336315652                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  12336315652                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  12336315652                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  12336315652                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1001890                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1001890                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137832                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1139722                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1139722                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1139722                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1139722                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.068215                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.068215                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.319171                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.319171                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.098564                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.098564                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.098564                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.098564                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 92942.684215                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 92942.684215                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 136030.206447                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 136030.206447                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         6966                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 109816.226784                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 109816.226784                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 109816.226784                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 109816.226784                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       216473                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7790                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    27.788575                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        50803                       # number of writebacks
system.cpu10.dcache.writebacks::total           50803                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        46095                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        46095                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11826                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11826                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        57921                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        57921                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        57921                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        57921                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22249                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22249                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32166                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32166                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54415                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54415                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54415                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54415                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2473281783                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2473281783                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3847749636                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3847749636                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6321031419                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6321031419                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6321031419                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6321031419                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022207                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022207                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233371                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233371                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047744                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047744                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047744                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047744                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 111163.727943                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 111163.727943                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 119621.638873                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 119621.638873                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         5805                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 116163.400147                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 116163.400147                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 116163.400147                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 116163.400147                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              47                       # number of replacements
system.cpu10.icache.tags.tagsinuse         305.280067                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681202                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1694.532338                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   305.280067                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.596250                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.596250                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363694                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363694                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681202                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681202                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681202                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681202                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681202                       # number of overall hits
system.cpu10.icache.overall_hits::total        681202                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          444                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          444                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          444                       # number of overall misses
system.cpu10.icache.overall_misses::total          444                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      8196660                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8196660                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      8196660                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8196660                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      8196660                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8196660                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681646                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681646                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681646                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681646                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681646                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681646                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000651                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000651                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000651                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000651                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000651                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 18460.945946                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 18460.945946                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 18460.945946                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 18460.945946                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 18460.945946                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 18460.945946                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu10.icache.writebacks::total              47                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           42                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           42                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           42                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          402                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          402                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          402                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      6548040                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      6548040                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      6548040                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      6548040                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      6548040                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      6548040                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 16288.656716                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 16288.656716                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 16288.656716                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 16288.656716                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 16288.656716                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 16288.656716                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241881                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108818                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             531                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171724                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165243                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.225921                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66279                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1077970                       # DTB read hits
system.cpu11.dtb.read_misses                     7433                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1085403                       # DTB read accesses
system.cpu11.dtb.write_hits                    264375                       # DTB write hits
system.cpu11.dtb.write_misses                   57711                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                322086                       # DTB write accesses
system.cpu11.dtb.data_hits                    1342345                       # DTB hits
system.cpu11.dtb.data_misses                    65144                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1407489                       # DTB accesses
system.cpu11.itb.fetch_hits                    681142                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681221                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7805077                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6712038                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241881                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231523                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7703644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37359                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        68349                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2414                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681142                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 224                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7804038                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.860072                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.218455                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6578220     84.29%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24462      0.31%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244231      3.13%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19481      0.25%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249704      3.20%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41288      0.53%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78925      1.01%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  79951      1.02%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487776      6.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7804038                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.030990                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.859958                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183151                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6786018                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  256780                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              491304                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18436                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66285                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893692                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1058                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18436                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296751                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3066213                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10775                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556682                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3786832                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5746102                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  72                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2087588                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1604296                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                66936                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084659                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460724                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4443625                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017094                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410499                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              166                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3307293                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104874                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437330                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360659                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         153531                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5731897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5440793                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5626                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1777794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       742606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7804038                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.697177                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.146587                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4475445     57.35%     57.35% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2210288     28.32%     85.67% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            683669      8.76%     94.43% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            198929      2.55%     96.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             96103      1.23%     98.21% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             50983      0.65%     98.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31149      0.40%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19617      0.25%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             37855      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7804038                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2411      8.55%      8.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      8.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      8.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      8.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      8.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      8.55% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     29.21%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     37.76% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16970     60.19%     97.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 577      2.05%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1466311     26.95%     26.95% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.95% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.95% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712127     31.47%     58.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.67%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1087203     19.98%     94.07% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            322789      5.93%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5440793                       # Type of FU issued
system.cpu11.iq.rate                         0.697084                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28192                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005182                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         12991973                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648421                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2409868                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727469                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861513                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859583                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2601129                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867852                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2911                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574199                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303491                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        88750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18436                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                966736                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              783015                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5732972                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             119                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104874                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437330                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              147                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44069                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              633309                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           61                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                356                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5437952                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1085403                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2841                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         900                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1407489                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217914                       # Number of branches executed
system.cpu11.iew.exec_stores                   322086                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.696720                       # Inst execution rate
system.cpu11.iew.wb_sent                      5335237                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5269451                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4310302                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5611115                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.675131                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768172                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1772409                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7503816                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.527025                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.222163                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5389597     71.82%     71.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305389     17.40%     89.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477776      6.37%     95.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131022      1.75%     97.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10607      0.14%     97.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74643      0.99%     98.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6541      0.09%     98.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        20122      0.27%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        88119      1.17%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7503816                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               88119                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12907651                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11686074                       # The number of ROB writes
system.cpu11.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1013990                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.973831                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.973831                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.506629                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.506629                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3910052                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1951529                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   319                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52234                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.258984                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1021125                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52296                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.525872                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       733028697                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.258984                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.925922                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.925922                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2309154                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2309154                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       929892                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        929892                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91171                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91171                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           25                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1021063                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1021063                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1021063                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1021063                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        64610                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        64610                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42644                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42644                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       107254                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       107254                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       107254                       # number of overall misses
system.cpu11.dcache.overall_misses::total       107254                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6420203451                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6420203451                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5646145674                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5646145674                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        19737                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12066349125                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12066349125                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12066349125                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12066349125                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       994502                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       994502                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1128317                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1128317                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1128317                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1128317                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.064967                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.064967                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.318679                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.318679                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.095057                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.095057                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.095057                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.095057                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 99368.572218                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 99368.572218                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 132401.877732                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 132401.877732                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 112502.555849                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 112502.555849                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 112502.555849                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 112502.555849                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       192951                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6588                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    29.288251                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    18.230769                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        49036                       # number of writebacks
system.cpu11.dcache.writebacks::total           49036                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        44056                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        44056                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10762                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10762                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        54818                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        54818                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        54818                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        54818                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20554                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20554                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31882                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31882                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52436                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52436                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52436                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52436                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2394513738                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2394513738                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3737274270                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3737274270                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6131788008                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6131788008                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6131788008                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6131788008                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020668                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020668                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238254                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238254                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046473                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046473                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046473                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046473                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 116498.673640                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 116498.673640                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 117222.077348                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 117222.077348                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 116938.515676                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 116938.515676                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 116938.515676                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 116938.515676                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              85                       # number of replacements
system.cpu11.icache.tags.tagsinuse         324.778936                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680642                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1489.369803                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   324.778936                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.634334                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.634334                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362741                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362741                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680642                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680642                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680642                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680642                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680642                       # number of overall hits
system.cpu11.icache.overall_hits::total        680642                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          500                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          500                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          500                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          500                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          500                       # number of overall misses
system.cpu11.icache.overall_misses::total          500                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      8044569                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      8044569                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      8044569                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      8044569                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      8044569                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      8044569                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681142                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681142                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681142                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681142                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681142                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681142                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000734                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000734                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000734                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000734                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000734                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000734                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 16089.138000                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 16089.138000                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 16089.138000                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 16089.138000                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 16089.138000                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 16089.138000                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu11.icache.writebacks::total              85                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           43                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           43                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           43                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          457                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          457                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          457                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      6690843                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      6690843                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      6690843                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      6690843                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      6690843                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      6690843                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 14640.794311                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 14640.794311                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 14640.794311                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 14640.794311                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 14640.794311                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 14640.794311                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248717                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115287                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             597                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176722                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168432                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.309016                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66426                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1198136                       # DTB read hits
system.cpu12.dtb.read_misses                     6883                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1205019                       # DTB read accesses
system.cpu12.dtb.write_hits                    275944                       # DTB write hits
system.cpu12.dtb.write_misses                   57940                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                333884                       # DTB write accesses
system.cpu12.dtb.data_hits                    1474080                       # DTB hits
system.cpu12.dtb.data_misses                    64823                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1538903                       # DTB accesses
system.cpu12.itb.fetch_hits                    686577                       # ITB hits
system.cpu12.itb.fetch_misses                      75                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686652                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7912941                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6779217                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248717                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234860                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7809143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37335                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        68709                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1975                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686577                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 251                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7910084                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.857035                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.215232                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6672073     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25349      0.32%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245435      3.10%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20682      0.26%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251294      3.18%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  41861      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79552      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81545      1.03%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 492293      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7910084                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031432                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.856725                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 184740                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6881237                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260821                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496169                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18408                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66444                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 268                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962743                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1101                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18408                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300406                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3098501                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11271                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  563320                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3849469                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815950                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 119                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2097999                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1657789                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                70189                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5137132                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552695                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4535499                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017191                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733337                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403795                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              230                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          212                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3341543                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128762                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446307                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          363809                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         190516                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               240                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5612096                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5240                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       730507                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7910084                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.709486                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.166326                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4526064     57.22%     57.22% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2224731     28.13%     85.34% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            693741      8.77%     94.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            201537      2.55%     96.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            114410      1.45%     98.11% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             57243      0.72%     98.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             33776      0.43%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             19895      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38687      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7910084                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2414      4.73%      4.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      4.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      4.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.73% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8237     16.15%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     20.88% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39601     77.63%     98.51% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 758      1.49%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1504931     26.82%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.82% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713205     30.53%     57.34% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.34% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.34% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852366     15.19%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.53% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1206963     21.51%     94.04% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            334621      5.96%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5612096                       # Type of FU issued
system.cpu12.iq.rate                         0.709230                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51010                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009089                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13460814                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709111                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2486711                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729712                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862730                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860687                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2794127                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868975                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2802                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571344                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302152                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       184439                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18408                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                990944                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              784544                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802917                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              85                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128762                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446307                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              204                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44678                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              633867                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          334                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                409                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5608993                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1205019                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            3103                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         973                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1538903                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224308                       # Number of branches executed
system.cpu12.iew.exec_stores                   333884                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.708838                       # Inst execution rate
system.cpu12.iew.wb_sent                      5412848                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5347398                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4359575                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5658998                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.675779                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770379                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1768150                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           157                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             338                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7610074                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.529904                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.234049                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5473641     71.93%     71.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1314083     17.27%     89.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       480926      6.32%     95.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       131720      1.73%     97.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        12068      0.16%     97.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        76945      1.01%     98.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8544      0.11%     98.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19925      0.26%     98.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        92222      1.21%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7610074                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032607                       # Number of instructions committed
system.cpu12.commit.committedOps              4032607                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701573                       # Number of memory references committed
system.cpu12.commit.loads                      557418                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187615                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475114                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65852                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765506     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557440     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144155      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032607                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               92222                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13084687                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11832798                       # The number of ROB writes
system.cpu12.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     906126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032129                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032129                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.962472                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.962472                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.509561                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.509561                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4107506                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2009688                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016096                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835917                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   365                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58195                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.183263                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1042293                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58257                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.891292                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       754082271                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.183263                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.924738                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.924738                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2389939                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2389939                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       946271                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        946271                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95953                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95953                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           27                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1042224                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1042224                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1042224                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1042224                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        75318                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        75318                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48175                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48175                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       123493                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       123493                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       123493                       # number of overall misses
system.cpu12.dcache.overall_misses::total       123493                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   6738312807                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   6738312807                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6590271884                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6590271884                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        30186                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        30186                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  13328584691                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  13328584691                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  13328584691                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  13328584691                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1021589                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1021589                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144128                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1165717                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1165717                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1165717                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1165717                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.073726                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.073726                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.334251                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.334251                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.105937                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.105937                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.105937                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.105937                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 89464.839839                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 89464.839839                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 136798.586072                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 136798.586072                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  6037.200000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  6037.200000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  5970.857143                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 107929.880163                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 107929.880163                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 107929.880163                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 107929.880163                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       257596                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          379                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11236                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.925952                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    29.153846                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54279                       # number of writebacks
system.cpu12.dcache.writebacks::total           54279                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        49755                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        49755                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15328                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15328                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        65083                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        65083                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        65083                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        65083                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25563                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25563                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32847                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32847                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58410                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58410                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58410                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58410                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2604831210                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2604831210                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3934181783                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3934181783                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6539012993                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6539012993                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6539012993                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6539012993                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025023                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025023                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.227902                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.227902                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050107                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050107                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050107                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050107                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 101898.494308                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 101898.494308                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 119772.940695                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 119772.940695                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  4809.857143                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 111950.231005                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 111950.231005                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 111950.231005                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 111950.231005                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             106                       # number of replacements
system.cpu12.icache.tags.tagsinuse         340.245393                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            686034                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             494                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1388.732794                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   340.245393                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.664542                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.664542                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373648                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373648                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       686034                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        686034                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       686034                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         686034                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       686034                       # number of overall hits
system.cpu12.icache.overall_hits::total        686034                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          543                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          543                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          543                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          543                       # number of overall misses
system.cpu12.icache.overall_misses::total          543                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15182397                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15182397                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15182397                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15182397                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15182397                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15182397                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686577                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686577                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686577                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686577                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686577                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686577                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000791                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000791                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000791                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000791                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000791                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000791                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 27960.215470                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 27960.215470                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 27960.215470                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 27960.215470                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 27960.215470                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 27960.215470                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu12.icache.writebacks::total             106                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           49                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           49                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           49                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          494                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          494                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          494                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          494                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11108448                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11108448                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11108448                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11108448                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11108448                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11108448                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000720                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000720                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000720                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000720                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 22486.736842                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 22486.736842                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 22486.736842                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 22486.736842                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 22486.736842                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 22486.736842                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240669                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107865                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             464                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170618                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164476                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.400145                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66196                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            53                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             53                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1070818                       # DTB read hits
system.cpu13.dtb.read_misses                     6802                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1077620                       # DTB read accesses
system.cpu13.dtb.write_hits                    264484                       # DTB write hits
system.cpu13.dtb.write_misses                   57494                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                321978                       # DTB write accesses
system.cpu13.dtb.data_hits                    1335302                       # DTB hits
system.cpu13.dtb.data_misses                    64296                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1399598                       # DTB accesses
system.cpu13.itb.fetch_hits                    677974                       # ITB hits
system.cpu13.itb.fetch_misses                      75                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678049                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7793691                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10478                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677651                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240669                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230672                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7691863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36799                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        69456                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2120                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677974                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 190                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7792348                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.856950                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.214326                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6571724     84.34%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24334      0.31%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243873      3.13%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19305      0.25%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249417      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40886      0.52%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78854      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79206      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484749      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7792348                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030880                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.856802                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 181969                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6777991                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  253752                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              491000                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18180                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66186                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868861                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 938                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18180                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295431                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3053416                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         9658                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553608                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3792599                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5724078                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2082443                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1609497                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                69308                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067371                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427973                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410851                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017118                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393790                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              145                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3306561                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098047                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433888                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          356503                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164939                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710588                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5425371                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5252                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       726527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7792348                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.696243                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.144109                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4465586     57.31%     57.31% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2210611     28.37%     85.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            687224      8.82%     94.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            197717      2.54%     97.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             93327      1.20%     98.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49518      0.64%     98.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             30899      0.40%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18859      0.24%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38607      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7792348                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2099      7.68%      7.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      7.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      7.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      7.68% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8234     30.12%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     37.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16372     59.90%     97.70% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 629      2.30%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1458877     26.89%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712135     31.56%     58.45% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.45% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.45% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.71%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1079343     19.89%     94.05% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            322653      5.95%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5425371                       # Type of FU issued
system.cpu13.iq.rate                         0.696123                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27334                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005038                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12948143                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606476                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2399267                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727533                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861589                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859608                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2584819                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867882                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3016                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567570                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300154                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        84768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18180                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                962053                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              776678                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711574                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             105                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098047                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433888                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44154                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              626880                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          248                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                296                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5422682                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1077620                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2689                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         839                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1399598                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217265                       # Number of branches executed
system.cpu13.iew.exec_stores                   321978                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.695778                       # Inst execution rate
system.cpu13.iew.wb_sent                      5323787                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5258875                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4301463                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5595936                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.674761                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768676                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1754828                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             245                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7493417                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.527645                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.222248                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5378669     71.78%     71.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306215     17.43%     89.21% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477388      6.37%     95.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131245      1.75%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10534      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75325      1.01%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6302      0.08%     98.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19349      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88390      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7493417                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88390                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12881277                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11646832                       # The number of ROB writes
system.cpu13.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1025376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.971355                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.971355                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.507265                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.507265                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3889461                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1941779                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016044                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835877                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   142                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52232                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.071918                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1018589                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52294                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.478124                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       909352089                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.071918                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.922999                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.922999                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2302059                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2302059                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       927896                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        927896                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90649                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90649                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1018545                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1018545                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1018545                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1018545                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        63185                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        63185                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        43069                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        43069                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       106254                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       106254                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       106254                       # number of overall misses
system.cpu13.dcache.overall_misses::total       106254                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6232058757                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6232058757                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6041805134                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6041805134                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12273863891                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12273863891                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12273863891                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12273863891                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       991081                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       991081                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1124799                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1124799                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1124799                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1124799                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.063754                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.063754                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.322088                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.322088                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.094465                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.094465                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.094465                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.094465                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 98631.934114                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 98631.934114                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 140281.992477                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 140281.992477                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         5418                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 115514.370198                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 115514.370198                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 115514.370198                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 115514.370198                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       194411                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          560                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6772                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    28.708063                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    43.076923                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        49186                       # number of writebacks
system.cpu13.dcache.writebacks::total           49186                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        42707                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        42707                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11139                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11139                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        53846                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        53846                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        53846                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        53846                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20478                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20478                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31930                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31930                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52408                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52408                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52408                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52408                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2378811213                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2378811213                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3793171786                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3793171786                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6171982999                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6171982999                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6171982999                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6171982999                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020662                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020662                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238786                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238786                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046593                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046593                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046593                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046593                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 116164.235423                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 116164.235423                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 118796.485625                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 118796.485625                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 117767.955255                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 117767.955255                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 117767.955255                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 117767.955255                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              47                       # number of replacements
system.cpu13.icache.tags.tagsinuse         305.176600                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677533                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1685.405473                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   305.176600                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.596048                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.596048                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356350                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356350                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677533                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677533                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677533                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677533                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677533                       # number of overall hits
system.cpu13.icache.overall_hits::total        677533                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          441                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          441                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          441                       # number of overall misses
system.cpu13.icache.overall_misses::total          441                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8272125                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8272125                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8272125                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8272125                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8272125                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8272125                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677974                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677974                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677974                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677974                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677974                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677974                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000650                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000650                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 18757.653061                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 18757.653061                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 18757.653061                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 18757.653061                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 18757.653061                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 18757.653061                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           47                       # number of writebacks
system.cpu13.icache.writebacks::total              47                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           39                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           39                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           39                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          402                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          402                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          402                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      6762825                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      6762825                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      6762825                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      6762825                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      6762825                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      6762825                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000593                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000593                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000593                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 16822.947761                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 16822.947761                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 16822.947761                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 16822.947761                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 16822.947761                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 16822.947761                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245444                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112317                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             536                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174154                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166497                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.603317                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66302                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1118433                       # DTB read hits
system.cpu14.dtb.read_misses                     6848                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1125281                       # DTB read accesses
system.cpu14.dtb.write_hits                    267705                       # DTB write hits
system.cpu14.dtb.write_misses                   55890                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                323595                       # DTB write accesses
system.cpu14.dtb.data_hits                    1386138                       # DTB hits
system.cpu14.dtb.data_misses                    62738                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1448876                       # DTB accesses
system.cpu14.itb.fetch_hits                    681529                       # ITB hits
system.cpu14.itb.fetch_misses                      83                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681612                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7867660                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11112                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718557                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245444                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232800                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7764328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36813                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        69816                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2486                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681529                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 212                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7866182                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.854106                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.210716                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6637273     84.38%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  24874      0.32%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244821      3.11%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20918      0.27%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250797      3.19%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41193      0.52%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79295      1.01%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79724      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487287      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7866182                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031197                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.853946                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 183946                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6843658                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  255486                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              495115                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18161                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66315                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 254                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5912575                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1059                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18161                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298576                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3116831                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         9403                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  557969                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3795426                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5768233                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  50                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2091530                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1613775                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                64630                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099934                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484983                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467771                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017207                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711353                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388581                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              182                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3328862                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112197                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438919                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359780                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         157397                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5753983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               191                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5496403                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5539                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       736696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7866182                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.698738                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.149353                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4514199     57.39%     57.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2218389     28.20%     85.59% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            691309      8.79%     94.38% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            199576      2.54%     96.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            101547      1.29%     98.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             51900      0.66%     98.87% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             31893      0.41%     99.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19330      0.25%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38039      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7866182                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2086      5.84%      5.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      5.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      5.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      5.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      5.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      5.84% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8237     23.08%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     28.92% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24698     69.20%     98.13% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 669      1.87%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1479415     26.92%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713220     31.17%     58.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.51%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.59% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1127067     20.51%     94.10% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            324326      5.90%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5496403                       # Type of FU issued
system.cpu14.iq.rate                         0.698607                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     35690                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006493                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13170474                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4641810                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2433996                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729743                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862776                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860702                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2663101                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868988                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2724                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565102                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298920                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       122795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18161                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                976459                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              822909                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755077                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              87                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112197                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438919                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              164                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44426                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              672760                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          296                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                354                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5493541                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1125281                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2862                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         903                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1448876                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221620                       # Number of branches executed
system.cpu14.iew.exec_stores                   323595                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.698243                       # Inst execution rate
system.cpu14.iew.wb_sent                      5358054                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5294698                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4320946                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5613663                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.672970                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769720                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1747682                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7567788                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.529121                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.229488                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5439469     71.88%     71.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1310819     17.32%     89.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479600      6.34%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131070      1.73%     97.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11430      0.15%     97.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77042      1.02%     98.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8518      0.11%     98.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19711      0.26%     98.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        90129      1.19%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7567788                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004276                       # Number of instructions committed
system.cpu14.commit.committedOps              4004276                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687094                       # Number of memory references committed
system.cpu14.commit.loads                      547095                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185445                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446846                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65820                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          446      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751692     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547115     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       139999      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004276                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               90129                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   12998165                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11732471                       # The number of ROB writes
system.cpu14.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     951407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003834                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003834                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.965032                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.965032                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.508898                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.508898                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3968756                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1968197                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016098                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835916                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   293                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55018                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.951547                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1028697                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55080                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.676416                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       788256306                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.951547                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.921118                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.921118                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2339690                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2339690                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       933065                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        933065                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95564                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95564                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           25                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1028629                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1028629                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1028629                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1028629                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        69160                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        69160                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44411                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44411                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       113571                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       113571                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       113571                       # number of overall misses
system.cpu14.dcache.overall_misses::total       113571                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6449867001                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6449867001                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6634117563                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6634117563                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        16254                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13083984564                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13083984564                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13083984564                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13083984564                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1002225                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1002225                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139975                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139975                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1142200                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1142200                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1142200                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1142200                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.069006                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.069006                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.317278                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.317278                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.099432                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.099432                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.099432                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.099432                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 93260.078094                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 93260.078094                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 149380.053658                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 149380.053658                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 115205.330269                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 115205.330269                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 115205.330269                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 115205.330269                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       219577                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8291                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.483778                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    15.250000                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        51000                       # number of writebacks
system.cpu14.dcache.writebacks::total           51000                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        46153                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        46153                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12208                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12208                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        58361                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        58361                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        58361                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        58361                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23007                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23007                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32203                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32203                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55210                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55210                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55210                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55210                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2517366114                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2517366114                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3881706909                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3881706909                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6399073023                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6399073023                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6399073023                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6399073023                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022956                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022956                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.230063                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.230063                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048337                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048337                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048337                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048337                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 109417.399661                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 109417.399661                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 120538.673695                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 120538.673695                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 115904.238779                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 115904.238779                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 115904.238779                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 115904.238779                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              85                       # number of replacements
system.cpu14.icache.tags.tagsinuse         325.045791                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681028                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1477.284165                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   325.045791                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.634855                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.634855                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363519                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363519                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681028                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681028                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681028                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681028                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681028                       # number of overall hits
system.cpu14.icache.overall_hits::total        681028                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          501                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          501                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          501                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          501                       # number of overall misses
system.cpu14.icache.overall_misses::total          501                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      9880110                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      9880110                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      9880110                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      9880110                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      9880110                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      9880110                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681529                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681529                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681529                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681529                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681529                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681529                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000735                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000735                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000735                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000735                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 19720.778443                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 19720.778443                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 19720.778443                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 19720.778443                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 19720.778443                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 19720.778443                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu14.icache.writebacks::total              85                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           40                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           40                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           40                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          461                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          461                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          461                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      7876224                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      7876224                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      7876224                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      7876224                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      7876224                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      7876224                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000676                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000676                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000676                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000676                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 17085.084599                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 17085.084599                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 17085.084599                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 17085.084599                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 17085.084599                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 17085.084599                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252501                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118971                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             554                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179389                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170197                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.875940                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66494                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1106714                       # DTB read hits
system.cpu15.dtb.read_misses                     6688                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1113402                       # DTB read accesses
system.cpu15.dtb.write_hits                    272614                       # DTB write hits
system.cpu15.dtb.write_misses                   56808                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                329422                       # DTB write accesses
system.cpu15.dtb.data_hits                    1379328                       # DTB hits
system.cpu15.dtb.data_misses                    63496                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1442824                       # DTB accesses
system.cpu15.itb.fetch_hits                    689307                       # ITB hits
system.cpu15.itb.fetch_misses                      68                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689375                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7870736                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801296                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252501                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236692                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7765050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 37007                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        72055                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2095                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689307                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 220                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7868905                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.864326                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.223426                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6628142     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24706      0.31%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245461      3.12%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21137      0.27%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250821      3.19%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41584      0.53%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79571      1.01%     92.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86237      1.10%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491246      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7868905                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032081                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.864125                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 184528                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6834160                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  263132                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496772                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18258                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66442                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990863                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1017                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18258                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 300660                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3063821                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        14991                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566168                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3832952                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5845264                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2085193                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1629072                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                88844                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5152071                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8582350                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4565095                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017250                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757034                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1395037                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              257                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          244                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3345027                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131183                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444371                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364458                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         180153                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5831056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               259                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5543454                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5609                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1759131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       736941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7868905                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.704476                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.163979                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4506998     57.28%     57.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2220799     28.22%     85.50% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            694622      8.83%     94.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            202635      2.58%     96.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             94565      1.20%     98.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             52189      0.66%     98.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34275      0.44%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             21925      0.28%     99.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40897      0.52%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7868905                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2338      8.41%      8.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      8.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      8.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      8.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      8.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      8.41% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8239     29.64%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     38.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16572     59.61%     97.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 652      2.35%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1528187     27.57%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717476     30.98%     58.55% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.55% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.55% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.38%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1115268     20.12%     94.04% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            330136      5.96%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5543454                       # Type of FU issued
system.cpu15.iq.rate                         0.704312                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     27801                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005015                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13250939                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723347                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2507019                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738284                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867171                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864967                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2697991                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873260                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2889                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567632                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300236                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        90941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18258                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                955956                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              794338                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832272                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             110                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131183                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444371                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              232                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                43993                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              644820                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                372                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5540508                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1113402                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2946                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         957                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1442824                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228220                       # Number of branches executed
system.cpu15.iew.exec_stores                   329422                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.703938                       # Inst execution rate
system.cpu15.iew.wb_sent                      5436137                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5371986                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4368874                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5669676                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.682527                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770569                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1755762                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             309                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7567260                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.538195                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.247959                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5423949     71.68%     71.68% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314293     17.37%     89.04% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480426      6.35%     95.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133143      1.76%     97.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11557      0.15%     97.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79347      1.05%     98.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10947      0.14%     98.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19339      0.26%     98.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94259      1.25%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7567260                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072664                       # Number of instructions committed
system.cpu15.commit.committedOps              4072664                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707686                       # Number of memory references committed
system.cpu15.commit.loads                      563551                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191703                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515131                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65873                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795319     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563571     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144135      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072664                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94259                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13068909                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11886428                       # The number of ROB writes
system.cpu15.timesIdled                            55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     948331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072184                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072184                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.932805                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.932805                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.517383                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.517383                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4036621                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2021329                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016152                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835955                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   347                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54376                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.933498                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1049527                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54438                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.279309                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       806380677                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.933498                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.920836                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.920836                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2386008                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2386008                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       954058                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        954058                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95406                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95406                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           25                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1049464                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1049464                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1049464                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1049464                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        67495                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        67495                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48705                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48705                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       116200                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       116200                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       116200                       # number of overall misses
system.cpu15.dcache.overall_misses::total       116200                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6175929051                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6175929051                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7384779507                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7384779507                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        19737                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        19737                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  13560708558                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  13560708558                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  13560708558                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  13560708558                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1021553                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1021553                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1165664                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1165664                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1165664                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1165664                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.066071                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.066071                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.337969                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.337969                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.099686                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.099686                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.099686                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.099686                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 91502.023128                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 91502.023128                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 151622.615892                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 151622.615892                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  9868.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  9868.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 116701.450585                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 116701.450585                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 116701.450585                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 116701.450585                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       193241                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7112                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.171119                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    18.363636                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51141                       # number of writebacks
system.cpu15.dcache.writebacks::total           51141                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        45235                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        45235                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16367                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16367                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        61602                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        61602                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        61602                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        61602                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22260                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22260                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32338                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32338                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54598                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54598                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54598                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54598                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2384098407                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2384098407                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3904190289                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3904190289                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6288288696                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6288288696                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6288288696                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6288288696                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021790                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021790                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224396                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224396                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046839                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046839                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046839                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046839                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 107102.354313                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 107102.354313                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 120730.728214                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 120730.728214                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8707.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 115174.341478                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 115174.341478                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 115174.341478                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 115174.341478                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              85                       # number of replacements
system.cpu15.icache.tags.tagsinuse         324.987846                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688801                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1494.145336                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   324.987846                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.634742                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.634742                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379075                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379075                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688801                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688801                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688801                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688801                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688801                       # number of overall hits
system.cpu15.icache.overall_hits::total        688801                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          506                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          506                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          506                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          506                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          506                       # number of overall misses
system.cpu15.icache.overall_misses::total          506                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     11699397                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     11699397                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     11699397                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     11699397                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     11699397                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     11699397                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689307                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689307                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689307                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689307                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689307                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689307                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000734                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000734                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000734                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000734                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000734                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000734                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 23121.337945                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 23121.337945                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 23121.337945                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 23121.337945                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 23121.337945                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 23121.337945                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu15.icache.writebacks::total              85                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           45                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           45                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           45                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          461                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          461                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          461                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      9148680                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      9148680                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      9148680                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      9148680                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      9148680                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      9148680                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 19845.292842                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 19845.292842                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 19845.292842                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 19845.292842                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 19845.292842                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 19845.292842                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    127877                       # number of replacements
system.l2.tags.tagsinuse                 12659.698370                       # Cycle average of tags in use
system.l2.tags.total_refs                     1113872                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    143909                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.740114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6037154721                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11000.636948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      471.301776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      185.843939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       50.465608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      107.077295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.158958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       41.905344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.040487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       68.822505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.185289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       72.193502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.055304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       77.066140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.133555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       53.261846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.397062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      125.124054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.008309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       73.828898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       56.528071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       66.809331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.002085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       38.642481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.203300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       43.967545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       30.189033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.030552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       39.198243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.254167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       50.366744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.671426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.028766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.011343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.006535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.002558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.004201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.004406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.004704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.003251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.007637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.004506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.003450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.004078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.002359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.002684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.001843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.002392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.003074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.772687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          459                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14937854                       # Number of tag accesses
system.l2.tags.data_accesses                 14937854                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       824769                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           824769                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6570                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6570                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            26168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            26134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            26121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            26063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            26079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            26073                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            26133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            26013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                421527                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11784                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16071                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        19323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        17695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        22430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        17653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        19938                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        17535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        26843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        18009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        19598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            320291                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5662                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 275                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42239                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               45473                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 435                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               43829                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               48861                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               43774                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               46111                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               43598                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 384                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               53375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               44208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 385                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               45677                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 440                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43942                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 464                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               49311                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               44002                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               46294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 442                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45822                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753602                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5662                       # number of overall hits
system.l2.overall_hits::cpu00.data              55302                       # number of overall hits
system.l2.overall_hits::cpu01.inst                275                       # number of overall hits
system.l2.overall_hits::cpu01.data              42239                       # number of overall hits
system.l2.overall_hits::cpu02.inst                380                       # number of overall hits
system.l2.overall_hits::cpu02.data              45473                       # number of overall hits
system.l2.overall_hits::cpu03.inst                435                       # number of overall hits
system.l2.overall_hits::cpu03.data              43829                       # number of overall hits
system.l2.overall_hits::cpu04.inst                385                       # number of overall hits
system.l2.overall_hits::cpu04.data              48861                       # number of overall hits
system.l2.overall_hits::cpu05.inst                437                       # number of overall hits
system.l2.overall_hits::cpu05.data              43774                       # number of overall hits
system.l2.overall_hits::cpu06.inst                378                       # number of overall hits
system.l2.overall_hits::cpu06.data              46111                       # number of overall hits
system.l2.overall_hits::cpu07.inst                443                       # number of overall hits
system.l2.overall_hits::cpu07.data              43598                       # number of overall hits
system.l2.overall_hits::cpu08.inst                384                       # number of overall hits
system.l2.overall_hits::cpu08.data              53375                       # number of overall hits
system.l2.overall_hits::cpu09.inst                443                       # number of overall hits
system.l2.overall_hits::cpu09.data              44208                       # number of overall hits
system.l2.overall_hits::cpu10.inst                385                       # number of overall hits
system.l2.overall_hits::cpu10.data              45677                       # number of overall hits
system.l2.overall_hits::cpu11.inst                440                       # number of overall hits
system.l2.overall_hits::cpu11.data              43942                       # number of overall hits
system.l2.overall_hits::cpu12.inst                464                       # number of overall hits
system.l2.overall_hits::cpu12.data              49311                       # number of overall hits
system.l2.overall_hits::cpu13.inst                390                       # number of overall hits
system.l2.overall_hits::cpu13.data              44002                       # number of overall hits
system.l2.overall_hits::cpu14.inst                441                       # number of overall hits
system.l2.overall_hits::cpu14.data              46294                       # number of overall hits
system.l2.overall_hits::cpu15.inst                442                       # number of overall hits
system.l2.overall_hits::cpu15.data              45822                       # number of overall hits
system.l2.overall_hits::total                  753602                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           5890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           5883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5722                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           5959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           5936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98902                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2025                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2518                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3836                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         2440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         2503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         2715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         2661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         2378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         3072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         2372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2472                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         2291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41954                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2025                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13663                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9531                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              8330                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              8167                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              8928                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              8309                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              8261                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              8794                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              8820                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8138                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              8250                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8144                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              8585                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8081                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8587                       # number of demand (read+write) misses
system.l2.demand_misses::total                 143374                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2025                       # number of overall misses
system.l2.overall_misses::cpu00.data            13663                       # number of overall misses
system.l2.overall_misses::cpu01.inst              206                       # number of overall misses
system.l2.overall_misses::cpu01.data             9531                       # number of overall misses
system.l2.overall_misses::cpu02.inst               37                       # number of overall misses
system.l2.overall_misses::cpu02.data             8330                       # number of overall misses
system.l2.overall_misses::cpu03.inst               23                       # number of overall misses
system.l2.overall_misses::cpu03.data             8167                       # number of overall misses
system.l2.overall_misses::cpu04.inst               17                       # number of overall misses
system.l2.overall_misses::cpu04.data             8928                       # number of overall misses
system.l2.overall_misses::cpu05.inst               21                       # number of overall misses
system.l2.overall_misses::cpu05.data             8309                       # number of overall misses
system.l2.overall_misses::cpu06.inst               24                       # number of overall misses
system.l2.overall_misses::cpu06.data             8261                       # number of overall misses
system.l2.overall_misses::cpu07.inst               17                       # number of overall misses
system.l2.overall_misses::cpu07.data             8794                       # number of overall misses
system.l2.overall_misses::cpu08.inst               18                       # number of overall misses
system.l2.overall_misses::cpu08.data             8820                       # number of overall misses
system.l2.overall_misses::cpu09.inst               15                       # number of overall misses
system.l2.overall_misses::cpu09.data             8138                       # number of overall misses
system.l2.overall_misses::cpu10.inst               17                       # number of overall misses
system.l2.overall_misses::cpu10.data             8250                       # number of overall misses
system.l2.overall_misses::cpu11.inst               17                       # number of overall misses
system.l2.overall_misses::cpu11.data             8144                       # number of overall misses
system.l2.overall_misses::cpu12.inst               30                       # number of overall misses
system.l2.overall_misses::cpu12.data             8585                       # number of overall misses
system.l2.overall_misses::cpu13.inst               12                       # number of overall misses
system.l2.overall_misses::cpu13.data             8081                       # number of overall misses
system.l2.overall_misses::cpu14.inst               20                       # number of overall misses
system.l2.overall_misses::cpu14.data             8268                       # number of overall misses
system.l2.overall_misses::cpu15.inst               19                       # number of overall misses
system.l2.overall_misses::cpu15.data             8587                       # number of overall misses
system.l2.overall_misses::total                143374                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        13932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        27864                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        31347                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        29025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        30186                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        15093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       383130                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2241878458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1234662411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1276781006                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1228354341                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1347712505                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1224871097                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1276435680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1240752346                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1398441684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1228182307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1292523868                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1232039408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1346298906                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1239019135                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1287566711                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1344879895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21440399758                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    437204062                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     44172650                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      7000830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3653667                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      2900178                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3545694                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3931146                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2794527                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      2778273                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2314470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2140884                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      2292975                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      5677290                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      1852956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      2658690                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      3820851                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    528739143                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    715455116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    829949549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    527917687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    541566968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    587199072                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    575985609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    514636070                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    664888694                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    513450435                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    535255121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    495680273                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    532702290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    514815429                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    509530827                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    505010067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    516537899                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9080581106                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    437204062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   2957333574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     44172650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2064611960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      7000830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   1804698693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3653667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   1769921309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      2900178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1934911577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3545694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1800856706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3931146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   1791071750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2794527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1905641040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2778273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1911892119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2314470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1763437428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2140884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   1788204141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      2292975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1764741698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      5677290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1861114335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1852956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1748549962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      2658690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1792576778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3820851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1861417794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31049720007                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    437204062                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   2957333574                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     44172650                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2064611960                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      7000830                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   1804698693                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3653667                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   1769921309                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      2900178                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1934911577                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3545694                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1800856706                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3931146                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   1791071750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2794527                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1905641040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2778273                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1911892119                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2314470                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1763437428                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2140884                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   1788204141                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      2292975                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1764741698                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      5677290                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1861114335                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1852956                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1748549962                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      2658690                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1792576778                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3820851                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1861417794                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31049720007                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       824769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       824769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6570                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6570                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               34                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        39007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31769                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          461                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        29958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21763                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7687                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           68965                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             481                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51770                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53803                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51996                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57789                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52083                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54372                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             460                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62195                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             458                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52346                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53927                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52086                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             494                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           57896                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             402                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52083                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54562                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             461                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               896976                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7687                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          68965                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            481                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51770                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53803                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51996                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57789                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52083                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54372                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            460                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62195                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            458                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52346                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53927                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52086                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            494                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          57896                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            402                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52083                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54562                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            461                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              896976                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.823529                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.265593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.178734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.183833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.178124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.190326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.177783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.183523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.180022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.195512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.177813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.185998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.178958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.189654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.179998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.185101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.192494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.190039                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.428274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.088729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.050218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.042289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.045852                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.059701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.036957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.044776                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.032751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.042289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.037199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.060729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.029851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.043384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.041215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176059                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.110254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.192696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.112117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.123923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.107974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.130993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.106560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.149076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.081191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.120697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.104664                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.121053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.094485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.116155                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.103677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.107502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115817                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263432                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.198115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.428274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.184103                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.088729                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.154824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.050218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.157070                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.042289                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.154493                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.045852                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.159534                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.059701                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.151935                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.036957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.167850                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.044776                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.141812                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.032751                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.155466                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.042289                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.152985                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.037199                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.156357                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.060729                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.148283                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.029851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.155156                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.043384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.151534                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.041215                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.157823                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159842                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263432                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.198115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.428274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.184103                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.088729                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.154824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.050218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.157070                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.042289                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.154493                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.045852                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.159534                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.059701                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.151935                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.036957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.167850                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.044776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.141812                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.032751                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.155466                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.042289                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.152985                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.037199                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.156357                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.060729                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.148283                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.029851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.155156                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.043384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.151534                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.041215                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.157823                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159842                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  7546.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        13932                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data 15673.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 14512.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        15093                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13683.214286                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216397.534556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 216797.613872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 216770.968761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 216870.469809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 216918.156285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 216868.112075                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 216970.198878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 216838.927997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 216879.913772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 216763.555771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 216902.813895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 216793.842689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 216900.097632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216346.976602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216908.138646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 216881.131269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216784.289074                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215903.240494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 214430.339806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 189211.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 158855.086957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 170598.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 168842.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 163797.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 164383.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 154348.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst       154298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 125934.352941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 134880.882353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst       189243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst       154413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 132934.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 201097.421053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209983.774027                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216607.664547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 216358.068040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216359.707787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 216367.146624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 216279.584530                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 216454.569335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216415.504626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 216435.121745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216463.083895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 216527.152508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 216359.787429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216457.655425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216490.928932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216453.197536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 216556.632504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216486.965214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 216441.366878                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215903.240494                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216448.333016                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 214430.339806                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 216620.707166                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 189211.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216650.503361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 158855.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216716.212685                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 170598.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 216723.966958                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 168842.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216735.672885                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 163797.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216810.525360                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 164383.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216697.866727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 154348.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 216767.813946                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       154298                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216691.745884                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 125934.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 216752.017091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 134880.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 216692.251719                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst       189243                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 216786.760047                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       154413                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 216377.918822                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 132934.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 216808.995888                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 201097.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216771.607546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216564.509653                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215903.240494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216448.333016                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 214430.339806                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 216620.707166                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 189211.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216650.503361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 158855.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216716.212685                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 170598.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 216723.966958                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 168842.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216735.672885                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 163797.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216810.525360                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 164383.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216697.866727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 154348.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 216767.813946                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       154298                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216691.745884                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 125934.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 216752.017091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 134880.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 216692.251719                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst       189243                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 216786.760047                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       154413                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 216377.918822                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 132934.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 216808.995888                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 201097.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216771.607546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216564.509653                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              61231                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1240                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7085                       # number of cycles access was blocked
system.l2.blocked::no_targets                      14                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.642343                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    88.571429                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                87894                       # number of writebacks
system.l2.writebacks::total                     87894                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu03.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           226                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           80                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 308                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                308                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2411                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         5890                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         5883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5722                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         5959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         5936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98900                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2292                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         2433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         2497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         2708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         2656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         2373                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         3069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         2366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         2285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2373                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2383                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41874                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         8323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         8159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         8921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         8304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         8256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         8791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         8814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         8244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         8580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            143066                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         8323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         8159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         8921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         8304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         8256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         8791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         8814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         8244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         8580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           143066                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12746                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        24769                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        11203                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        23748                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        24032                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        23642                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        11775                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        21958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        23822                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        24024                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        22760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        25789                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        24068                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        23514                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        23918                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        11797                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       333565                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12266                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12160                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        24426                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2211368890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1217957154                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1259501237                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1211449352                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1329421914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1208258162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1259141553                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1223928990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1379513045                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1211523732                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1275015086                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1215365779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1328060861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1222141823                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1270125274                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1326611890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21149384742                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    429896332                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42487971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3661841                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       638850                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1279798                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1282466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1281587                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       426189                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       214239                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst       222427                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4055021                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       426813                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      3014746                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    488888280                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    705318639                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    818113312                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    519781542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    533514505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    578496428                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    567521381                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    506910095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    655591517                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    505599693                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    527302529                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    488254054                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    524457479                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    507016961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    501955721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    497790138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    509280407                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8946904401                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    429896332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2916687529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42487971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   2036070466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3661841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   1779282779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       638850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   1744963857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1279798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   1907918342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1282466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1775779543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1281587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   1766051648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       426189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1879520507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       214239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1885112738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1738826261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   1763269140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       222427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1739823258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4055021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1835077822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1724097544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       426813                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1767915412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      3014746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1835892297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30585177423                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    429896332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2916687529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42487971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   2036070466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3661841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   1779282779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       638850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   1744963857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1279798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   1907918342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1282466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1775779543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1281587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   1766051648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       426189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1879520507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       214239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1885112738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1738826261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   1763269140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       222427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1739823258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4055021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1835077822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1724097544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       426813                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1767915412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      3014746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1835892297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30585177423                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.265593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.178734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.183833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.178062                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.190326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.177783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.183523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.180022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.195512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.177813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.185998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.178958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.189654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.179998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.185101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.192494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.190036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.040767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.006550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.014925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.013100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.014925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.002488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.002188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.038462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.004338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.110154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.192495                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.111795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.123626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.107695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.130747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.106336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.148930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.080986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.120453                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.104390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.120708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.094286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.115908                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.103543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.107367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115596                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.198071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.184025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.040767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.154694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.006550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.156916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.014925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.154372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.013100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.159438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.014925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.151843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.167793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.002488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.141716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.155370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.152873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.002188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.156222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.148197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.155060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.004338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.151479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.157768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159498                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.198071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.413721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.184025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.040767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.154694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.006550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.156916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.014925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.154372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.013100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.159438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.014925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.151843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.167793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.002488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.141716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.155370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.152873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.002188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.156222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.148197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.155060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.004338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.151479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.030369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.157768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159498                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12384.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        11203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        11874                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        12016                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        11821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        11775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        10979                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        11911                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        12012                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        11380                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12894.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        12034                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        11757                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        11959                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        11797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 11913.035714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12266                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12213                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213452.595560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 213864.293942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213837.221902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 213961.383257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 213974.233704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213926.728399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 214030.520653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213898.809857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 213944.330800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 213823.461348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 213964.605806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 213859.894246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 213961.794909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213400.004016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 213969.891173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 213935.154007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213846.155126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213242.228175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213507.391960                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215402.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       212950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213299.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 213744.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213597.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213094.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       214239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       222427                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213422.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213406.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       215339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213302.041885                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213732.920909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213495.123173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213638.118372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213662.196636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213624.973412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213675.218750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213615.716393                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213617.307592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213693.868555                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213742.411431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213677.922976                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213715.354116                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213660.750527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213689.110685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213735.568055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213713.976920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213662.520920                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213242.228175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213520.316911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213507.391960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213715.804136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215402.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213779.019464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       212950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213869.819463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213299.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213868.214550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 213744.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213846.284080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213597.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213911.294574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213094.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213800.535434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       214239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 213877.097572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213798.876306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 213885.145560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       222427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 213816.303060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213422.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213878.534033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213484.094106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213406.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213903.861101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       215339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213873.753145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213783.690206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213242.228175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213520.316911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213507.391960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213715.804136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215402.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213779.019464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       212950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213869.819463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213299.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213868.214550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 213744.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213846.284080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213597.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213911.294574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213094.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213800.535434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       214239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 213877.097572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213798.876306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 213885.145560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       222427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 213816.303060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213422.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213878.534033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213484.094106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213406.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213903.861101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       215339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213873.753145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213783.690206                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              44165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87894                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              439                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             75                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98837                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44166                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       412333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 412333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14777088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14777088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              421                       # Total snoops (count)
system.membus.snoop_fanout::samples            312235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  312235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              312235                       # Request fanout histogram
system.membus.reqLayer0.occupancy           785211895                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          714990000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1803252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17871                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4471                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4017                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          454                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            380655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100524                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            457                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522147                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       366354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       174493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       164788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2693848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       951040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8324160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6342272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6690496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6460992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7178816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6462016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6769856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6460864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7738368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6506944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6701632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6471104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7177856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6481024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6755200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6754752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110720448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134121                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1034589                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.849679                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1014378     98.05%     98.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10156      0.98%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1639      0.16%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1078      0.10%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    831      0.08%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    807      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    678      0.07%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    592      0.06%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    571      0.06%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    543      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   490      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   491      0.05%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   475      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   481      0.05%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   479      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   723      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   177      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1034589                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4031388925                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27141084                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         243907324                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1707087                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         182805986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1487146                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190368202                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1625425                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183547764                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1417730                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         204983384                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1624155                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183787153                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1426765                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192829644                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1622990                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185230296                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1424044                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220329964                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1620441                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        184713802                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1425576                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191335387                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1615950                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184273786                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1741526                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205278921                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1419416                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184083007                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1634774                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194043788                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1615728                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        191924552                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
