TimeQuest Timing Analyzer report for aca_nios_intro
Thu Jul 10 22:18:47 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'
 13. Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'
 14. Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'
 15. Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'
 16. Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'
 17. Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'
 18. Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 19. Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 20. Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 21. Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'
 22. Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'
 23. Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'clock1'
 28. Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'
 44. Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'
 45. Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'
 46. Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'
 47. Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'
 48. Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'
 49. Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'
 50. Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'
 51. Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'
 52. Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'
 53. Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'
 54. Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'
 55. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'
 56. Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'
 57. Fast Model Minimum Pulse Width: 'clock1'
 58. Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'
 59. Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; aca_nios_intro                                   ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  50.0%      ;
;     3-4 processors         ;  25.0%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; aca_nios_intro.sdc ; OK     ; Thu Jul 10 22:18:44 2014 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; Clock Name              ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master           ; Source                    ; Targets                     ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+
; altera_reserved_tck     ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { altera_reserved_tck }     ;
; altpll_0|sd1|pll|clk[0] ; Generated ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[0] } ;
; altpll_0|sd1|pll|clk[1] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[1] } ;
; altpll_0|sd1|pll|clk[2] ; Generated ; 1.805   ; 554.02 MHz ; 0.000 ; 0.902  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clock1           ; altpll_0|sd1|pll|inclk[0] ; { altpll_0|sd1|pll|clk[2] } ;
; altpll_1|sd1|pll|clk[0] ; Generated ; 10.416  ; 96.01 MHz  ; 0.000 ; 5.208  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_1_clk_in_clk ; altpll_1|sd1|pll|inclk[0] ; { altpll_1|sd1|pll|clk[0] } ;
; clk_1_clk_in_clk        ; Base      ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_1_clk_in_clk }        ;
; clock1                  ; Base      ; 5.416   ; 184.64 MHz ; 0.000 ; 2.708  ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                           ; { clk_0 }                   ;
+-------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+---------------------------+-----------------------------+


+---------------------------------------------------------------+
; Slow Model Fmax Summary                                       ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 84.98 MHz  ; 84.98 MHz       ; altpll_0|sd1|pll|clk[2] ;      ;
; 107.23 MHz ; 107.23 MHz      ; altpll_1|sd1|pll|clk[0] ;      ;
; 180.73 MHz ; 180.73 MHz      ; altpll_0|sd1|pll|clk[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -9.963 ; -16433.622    ;
; altpll_0|sd1|pll|clk[0] ; -0.117 ; -1.166        ;
; altpll_1|sd1|pll|clk[0] ; 1.090  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.499 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.997 ; -2543.183     ;
; altpll_0|sd1|pll|clk[0] ; 1.438  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 4.730  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_1|sd1|pll|clk[0] ; 1.990 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 2.010 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 3.262 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -2.165 ; -5399.415     ;
; altpll_0|sd1|pll|clk[0] ; 1.466  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 2.439  ; 0.000         ;
; clock1                  ; 2.475  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.223 ; 0.000         ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -9.963 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 11.800     ;
; -9.957 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 11.794     ;
; -9.933 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.791     ;
; -9.867 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.009     ; 11.703     ;
; -9.863 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 11.700     ;
; -9.861 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.009     ; 11.697     ;
; -9.857 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 11.694     ;
; -9.847 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.007     ; 11.685     ;
; -9.841 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.007     ; 11.679     ;
; -9.837 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.694     ;
; -9.833 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.691     ;
; -9.817 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.100      ; 11.676     ;
; -9.795 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 11.635     ;
; -9.789 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 11.629     ;
; -9.784 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.642     ;
; -9.776 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.634     ;
; -9.776 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.637     ;
; -9.767 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]~_Duplicate_32 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.010     ; 11.602     ;
; -9.765 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.626     ;
; -9.764 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.629     ;
; -9.762 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.623     ;
; -9.761 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]~_Duplicate_32 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.010     ; 11.596     ;
; -9.756 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.623     ;
; -9.741 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.606     ;
; -9.737 ; nios_sys_cpu_0:cpu_0|W_alu_result[24]~_Duplicate_32 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.097      ; 11.593     ;
; -9.736 ; nios_sys_cpu_0:cpu_0|W_alu_result[8]                ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 11.575     ;
; -9.733 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.591     ;
; -9.730 ; nios_sys_cpu_0:cpu_0|W_alu_result[8]                ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.006     ; 11.569     ;
; -9.715 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.580     ;
; -9.714 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.572     ;
; -9.713 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.571     ;
; -9.707 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a29~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.115      ; 11.581     ;
; -9.706 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.567     ;
; -9.706 ; nios_sys_cpu_0:cpu_0|W_alu_result[8]                ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 11.566     ;
; -9.703 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.570     ;
; -9.700 ; nios_sys_cpu_0:cpu_0|W_alu_result[18]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 11.537     ;
; -9.699 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a18~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.570     ;
; -9.694 ; nios_sys_cpu_0:cpu_0|W_alu_result[18]               ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.008     ; 11.531     ;
; -9.691 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.544     ;
; -9.688 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.545     ;
; -9.684 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.542     ;
; -9.680 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.537     ;
; -9.680 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 11.540     ;
; -9.676 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.534     ;
; -9.676 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.537     ;
; -9.670 ; nios_sys_cpu_0:cpu_0|W_alu_result[18]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.528     ;
; -9.668 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 11.532     ;
; -9.668 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.100      ; 11.527     ;
; -9.666 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.519     ;
; -9.666 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 11.526     ;
; -9.664 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.529     ;
; -9.662 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.523     ;
; -9.660 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 11.526     ;
; -9.660 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.100      ; 11.519     ;
; -9.660 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 11.522     ;
; -9.656 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.523     ;
; -9.650 ; nios_sys_cpu_0:cpu_0|W_alu_result[13]~_Duplicate_30 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.010     ; 11.485     ;
; -9.648 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 11.514     ;
; -9.647 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.505     ;
; -9.646 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 11.508     ;
; -9.645 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 11.509     ;
; -9.644 ; nios_sys_cpu_0:cpu_0|W_alu_result[13]~_Duplicate_30 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.010     ; 11.479     ;
; -9.641 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a27~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.088      ; 11.488     ;
; -9.641 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.506     ;
; -9.640 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.109      ; 11.508     ;
; -9.637 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.494     ;
; -9.633 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.491     ;
; -9.631 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a26~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.084      ; 11.474     ;
; -9.625 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg8   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 11.491     ;
; -9.619 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 11.483     ;
; -9.618 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.475     ;
; -9.617 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.098      ; 11.474     ;
; -9.617 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.100      ; 11.476     ;
; -9.616 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.477     ;
; -9.615 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.106      ; 11.480     ;
; -9.614 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.472     ;
; -9.613 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.099      ; 11.471     ;
; -9.611 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a29~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.114      ; 11.484     ;
; -9.610 ; nios_sys_cpu_0:cpu_0|W_alu_result[9]                ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 11.450     ;
; -9.610 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.101      ; 11.470     ;
; -9.609 ; nios_sys_cpu_0:cpu_0|W_alu_result[13]~_Duplicate_30 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.097      ; 11.465     ;
; -9.608 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.469     ;
; -9.608 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 11.472     ;
; -9.607 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a29~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.115      ; 11.481     ;
; -9.607 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 11.473     ;
; -9.606 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.102      ; 11.467     ;
; -9.604 ; nios_sys_cpu_0:cpu_0|W_alu_result[9]                ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.005     ; 11.444     ;
; -9.603 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a3~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.108      ; 11.470     ;
; -9.603 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a18~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.111      ; 11.473     ;
; -9.599 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a18~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.112      ; 11.470     ;
; -9.599 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg9   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.107      ; 11.465     ;
; -9.598 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.100      ; 11.457     ;
; -9.597 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a5~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.100      ; 11.456     ;
; -9.596 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.109      ; 11.464     ;
; -9.595 ; nios_sys_cpu_0:cpu_0|W_alu_result[21]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.093      ; 11.447     ;
; -9.594 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.105      ; 11.458     ;
; -9.592 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a16~porta_address_reg3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.088      ; 11.439     ;
; -9.591 ; nios_sys_cpu_0:cpu_0|W_alu_result[16]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg11  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.094      ; 11.444     ;
; -9.591 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a29~porta_address_reg11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.116      ; 11.466     ;
; -9.590 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]               ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.103      ; 11.452     ;
+--------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.117 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.570      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.110 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.568      ;
; -0.059 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.511      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.038 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.496      ;
; -0.010 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.467      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.031  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.427      ;
; 0.062  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.395      ;
; 0.070  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.383      ;
; 0.082  ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.375      ;
; 0.093  ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.364      ;
; 0.100  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.354      ;
; 0.100  ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.356      ;
; 0.111  ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.345      ;
; 0.124  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.003     ; 5.329      ;
; 0.127  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.327      ;
; 0.127  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.327      ;
; 0.127  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.327      ;
; 0.128  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.130  ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.324      ;
; 0.131  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.326      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.137  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 5.321      ;
; 0.143  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.313      ;
; 0.146  ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.308      ;
; 0.172  ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.282      ;
; 0.172  ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.282      ;
; 0.172  ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.282      ;
; 0.176  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.284      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.176  ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.278      ;
; 0.182  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.184  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 5.270      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.194  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 5.266      ;
; 0.215  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 5.241      ;
; 0.237  ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.220      ;
; 0.238  ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 5.217      ;
; 0.247  ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 5.210      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.090 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 9.377      ;
; 1.413 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 9.054      ;
; 1.512 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                                                  ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.955      ;
; 1.519 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 8.945      ;
; 1.566 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.878      ;
; 1.599 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.845      ;
; 1.617 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.827      ;
; 1.650 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.794      ;
; 1.683 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[4]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 8.757      ;
; 1.692 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[10]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.764      ;
; 1.705 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[1]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.751      ;
; 1.708 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[0]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.748      ;
; 1.729 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.733      ;
; 1.730 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.732      ;
; 1.730 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.732      ;
; 1.731 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.731      ;
; 1.734 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[4]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 8.706      ;
; 1.750 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[10]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.706      ;
; 1.756 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[1]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.700      ;
; 1.759 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[0]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.697      ;
; 1.761 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 8.708      ;
; 1.781 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.653      ;
; 1.787 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.675      ;
; 1.788 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.674      ;
; 1.788 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.674      ;
; 1.789 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.673      ;
; 1.804 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 8.664      ;
; 1.825 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.642      ;
; 1.827 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|MaxDist[1]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 8.612      ;
; 1.833 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 8.635      ;
; 1.835 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                                                  ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.632      ;
; 1.847 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.620      ;
; 1.854 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.613      ;
; 1.863 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.597      ;
; 1.875 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 8.578      ;
; 1.875 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[5]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.585      ;
; 1.876 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.591      ;
; 1.879 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[10]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.577      ;
; 1.898 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.558      ;
; 1.901 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[12][5]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 8.538      ;
; 1.916 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.546      ;
; 1.917 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.545      ;
; 1.917 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.545      ;
; 1.918 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.544      ;
; 1.921 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.539      ;
; 1.927 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[4]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.533      ;
; 1.934 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.532      ;
; 1.941 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                                                  ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 8.523      ;
; 1.950 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[15]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.512      ;
; 1.954 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 8.505      ;
; 1.962 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.494      ;
; 1.963 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.497      ;
; 1.963 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.503      ;
; 1.964 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.502      ;
; 1.964 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[1]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.022     ; 8.470      ;
; 1.964 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[13][5]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.017     ; 8.475      ;
; 1.967 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 8.488      ;
; 1.969 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[5]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.491      ;
; 1.981 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[10]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 8.475      ;
; 2.005 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 8.463      ;
; 2.008 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[15]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.454      ;
; 2.015 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.451      ;
; 2.018 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.444      ;
; 2.018 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 8.441      ;
; 2.019 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 8.436      ;
; 2.019 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.443      ;
; 2.019 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.443      ;
; 2.020 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 8.442      ;
; 2.025 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.441      ;
; 2.026 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.441      ;
; 2.027 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.433      ;
; 2.027 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[5]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.433      ;
; 2.039 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.405      ;
; 2.039 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.405      ;
; 2.042 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[15]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.402      ;
; 2.048 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.419      ;
; 2.049 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][1]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.395      ;
; 2.050 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][4]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.410      ;
; 2.054 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.412      ;
; 2.071 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 8.387      ;
; 2.072 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.394      ;
; 2.074 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:6:PGGenFH:PGBlockFH|MaxDist[0]                                            ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|AddrMax[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 8.376      ;
; 2.082 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][1]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.362      ;
; 2.090 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.354      ;
; 2.090 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.354      ;
; 2.091 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[12][5]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 8.366      ;
; 2.091 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[12][5]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 8.366      ;
; 2.093 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[15]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 8.351      ;
; 2.094 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[12][5]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:1:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 8.363      ;
; 2.098 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:7:PGGenFH:PGBlockFH|MaxDist[4]                                            ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:3:NodeGen:PrefixGen|AddrMax[0]              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.008     ; 8.350      ;
; 2.100 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 8.358      ;
; 2.101 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 8.365      ;
; 2.106 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 8.361      ;
; 2.115 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 8.353      ;
; 2.124 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[0]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.336      ;
; 2.124 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[1]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.336      ;
; 2.124 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[4]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 8.336      ;
; 2.124 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[5][1]                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 8.333      ;
; 2.125 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[5][1]                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxDist[15]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 8.332      ;
; 2.125 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[5][1]                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:5:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 8.332      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                           ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped            ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                     ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.733 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.039      ;
; 0.735 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.042      ;
; 0.739 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.045      ;
; 0.746 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.749 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.773 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.792 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.817 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.123      ;
; 0.818 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.911 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.217      ;
; 0.914 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]               ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.220      ;
; 0.920 ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.226      ;
; 0.939 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                     ; usbFIFOCtrl:usbfifoctrl_0|led[1]                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 0.947 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.253      ;
; 0.955 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.960 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.266      ;
; 0.961 ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                        ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.268      ;
; 0.971 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.276      ;
; 0.974 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.280      ;
; 0.977 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 0.980 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.286      ;
; 0.981 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.287      ;
; 0.981 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.287      ;
; 1.013 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]             ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.320      ;
; 1.047 ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                        ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.354      ;
; 1.049 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.356      ;
; 1.051 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.356      ;
; 1.055 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.360      ;
; 1.056 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.361      ;
; 1.066 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.372      ;
; 1.069 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.375      ;
; 1.070 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.376      ;
; 1.070 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.376      ;
; 1.075 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.381      ;
; 1.080 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.386      ;
; 1.099 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.405      ;
; 1.106 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]             ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.412      ;
; 1.125 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.431      ;
; 1.126 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.432      ;
; 1.129 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.435      ;
; 1.148 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.156 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.156 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.462      ;
; 1.157 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.463      ;
; 1.159 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.160 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.161 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.467      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                          ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                          ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:cpu_0_instruction_master_translator|read_accepted                                                                   ; altera_merlin_master_translator:cpu_0_instruction_master_translator|read_accepted                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]                                                       ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]                                                       ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                                         ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                                        ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                          ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                          ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                     ; nios_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                  ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.499 ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]        ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[0]                          ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[0]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]       ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]       ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]     ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]     ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]   ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]   ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                        ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                        ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; FullReg:fullreg_0|FullxD                                                                                              ; FullReg:fullreg_0|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                               ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[10]                                                             ; distancecore:distancecore_0|CustomReader:c_0|address1[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[9]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[8]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[7]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[6]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[5]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[4]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[3]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|address1[2]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[0]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[0]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[1]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[1]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[3]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[0]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[1]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|control[2]                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[2]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[3]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[4]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[5]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[6]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[7]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[8]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[9]                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[10]                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|readaddress[11]                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.997 ; nios_sys_dma:dma|reset_n_OTERM1                                                                                           ; nios_sys_dma:dma|control[11]                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.008      ; 3.850      ;
; -1.922 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.560      ;
; -1.922 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.560      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.550      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.550      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.548      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.551      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.072     ; 3.551      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.548      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.548      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.550      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.550      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.550      ;
; -1.921 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.548      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 3.565      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.549      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 3.565      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.557      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 3.549      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.557      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 3.565      ;
; -1.920 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 3.565      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.535      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.555      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.535      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.555      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.553      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.556      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.556      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.553      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.553      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.555      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.555      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.555      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.553      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 3.556      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.562      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.562      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.555      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.562      ;
; -1.919 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 3.562      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.553      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.552      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.525      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.554      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[13]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.525      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 3.562      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[20]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.523      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.094     ; 3.526      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.554      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.552      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.094     ; 3.526      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[19]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.523      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[27]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.523      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.552      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.525      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 3.562      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[2]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.525      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.525      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[16]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.097     ; 3.523      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.552      ;
; -1.918 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 3.554      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.555      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.543      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.524      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.087     ; 3.532      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.095     ; 3.524      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.087     ; 3.532      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.552      ;
; -1.917 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.555      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.550      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.558      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 3.556      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.557      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.557      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.557      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 3.556      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.550      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.063     ; 3.555      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 3.557      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.558      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.558      ;
; -1.916 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 3.558      ;
; -1.915 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[31]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.089     ; 3.528      ;
; -1.915 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.090     ; 3.527      ;
; -1.915 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 3.560      ;
; -1.915 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.069     ; 3.548      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.438 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 4.026      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.443 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.007      ; 4.020      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 3.574      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 3.574      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 3.574      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 3.574      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.008      ; 3.577      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[4]                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[3]                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 3.574      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 3.573      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[0]                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 3.570      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 3.569      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 3.575      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
; 1.887 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 3.568      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 4.730 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.737      ;
; 4.730 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.737      ;
; 4.734 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.728      ;
; 4.734 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.728      ;
; 4.734 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.728      ;
; 4.740 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.724      ;
; 4.740 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 5.724      ;
; 4.741 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.728      ;
; 4.741 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.728      ;
; 4.744 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.698      ;
; 4.744 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.698      ;
; 4.744 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.698      ;
; 4.744 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.014     ; 5.698      ;
; 4.758 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.712      ;
; 4.760 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITRESET                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.707      ;
; 4.760 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_translator:distancecore_0_avalon_master_translator|read_accepted                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.698      ;
; 4.760 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|EndTSetOut                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.707      ;
; 4.760 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL                                                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.707      ;
; 4.760 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.707      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.766 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.010     ; 5.680      ;
; 4.771 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.688      ;
; 4.771 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 5.689      ;
; 4.771 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 5.690      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.690      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.690      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.690      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.685      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.690      ;
; 4.772 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 5.690      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.777 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.003     ; 5.676      ;
; 4.778 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.679      ;
; 4.778 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.679      ;
; 4.778 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 5.679      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.687      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.687      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.687      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.687      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.687      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 5.687      ;
; 4.779 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 5.679      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.689      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.689      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.013      ; 5.689      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.687      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.687      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.687      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.687      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.687      ;
; 4.780 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.011      ; 5.687      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.784 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 5.665      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|waitrequest_reset_override                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 5.675      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.014      ; 5.685      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 5.683      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; EmptyReg:emptyreg_0|readdata[0]                                                                                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
; 4.785 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 5.674      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 1.990 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 2.293      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.394 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.694      ;
; 2.411 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.717      ;
; 2.411 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.717      ;
; 2.411 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.717      ;
; 2.411 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.717      ;
; 2.411 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.717      ;
; 2.587 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 2.896      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.659 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.965      ;
; 2.663 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 2.965      ;
; 2.663 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 2.965      ;
; 2.663 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 2.965      ;
; 2.663 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 2.965      ;
; 2.663 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 2.965      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 2.911 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 3.213      ;
; 3.004 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.301      ;
; 3.004 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.301      ;
; 3.004 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.301      ;
; 3.004 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.301      ;
; 3.004 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.009     ; 3.301      ;
; 3.036 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.339      ;
; 3.036 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.339      ;
; 3.036 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.339      ;
; 3.036 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.339      ;
; 3.051 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.354      ;
; 3.051 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.354      ;
; 3.051 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.354      ;
; 3.051 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.354      ;
; 3.051 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.354      ;
; 3.051 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 3.354      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.055 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.359      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.091 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.405      ;
; 3.100 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.398      ;
; 3.100 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.398      ;
; 3.100 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.398      ;
; 3.100 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:5:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 3.398      ;
; 3.106 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.416      ;
; 3.107 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.419      ;
; 3.107 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.419      ;
; 3.107 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.419      ;
; 3.107 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.419      ;
; 3.107 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.419      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[6]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[4]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[21]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[20]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.010 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[25]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.316      ;
; 2.050 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.361      ;
; 2.050 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[2]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 2.361      ;
; 2.073 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.373      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[5]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[13]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[12]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[11]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[10]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[22]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[29]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[28]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.360 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[26]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.670      ;
; 2.364 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[9]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.674      ;
; 2.364 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[8]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.674      ;
; 2.364 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[18]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.674      ;
; 2.364 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[16]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.674      ;
; 2.364 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[24]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.004      ; 2.674      ;
; 2.379 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 2.691      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[12]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[16]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[18]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[20]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[22]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[23]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.384 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[24]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.704      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[23]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[22]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[24]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[20]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[21]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[30]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[15]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[19]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[18]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[17]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[16]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[14]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.387 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.014      ; 2.707      ;
; 2.407 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.721      ;
; 2.407 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 2.721      ;
; 2.441 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[17]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.741      ;
; 2.443 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.748      ;
; 2.446 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[27]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.751      ;
; 2.458 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[15]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.763      ;
; 2.458 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[7]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.763      ;
; 2.458 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[23]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.763      ;
; 2.458 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[19]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.763      ;
; 2.460 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.766      ;
; 2.460 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[11]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 2.766      ;
; 2.470 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.772      ;
; 2.470 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.772      ;
; 2.470 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.772      ;
; 2.470 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_full                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.772      ;
; 2.470 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.004     ; 2.772      ;
; 2.502 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[14]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 2.807      ;
; 2.521 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 2.821      ;
; 2.743 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[16]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.015      ; 3.064      ;
; 2.743 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[22]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.015      ; 3.064      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[8]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[2]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[3]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[8]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[9]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[11]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.771 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[13]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.086      ;
; 2.776 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[0]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.009      ; 3.091      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[4]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[5]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[6]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[7]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[4]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[5]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[6]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[7]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[10]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.782 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[26]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 3.096      ;
; 2.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 3.095      ;
; 2.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[0]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 3.095      ;
; 2.788 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[1]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 3.095      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.574      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.574      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.574      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 3.574      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 3.573      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.011      ; 3.579      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.011      ; 3.579      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[13]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 3.569      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[13]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.011      ; 3.579      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[12]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[12]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 3.569      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[12]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[11]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[11]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 3.569      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[11]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.011      ; 3.579      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[10]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[10]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[10]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[9]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[9]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.566      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[9]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.567      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[8]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 3.566      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 3.567      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.010      ; 3.578      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.008      ; 3.576      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.009      ; 3.577      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[6]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 3.570      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[6]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 3.572      ;
; 3.262 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 3.571      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -2.165 ; 0.902        ; 3.067          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                     ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                     ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.466 ; 2.708        ; 1.242          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.466 ; 2.708        ; 1.242          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 2.439 ; 5.208        ; 2.769          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 2.439 ; 5.208        ; 2.769          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[3]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[3]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[4]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[4]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[5]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[5]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[6]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[6]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[7]             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[7]             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl             ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl             ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[0]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[0]         ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[10]        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[10]        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[11]        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[11]        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[12]        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[12]        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[13]        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[13]        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[14]        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[14]        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[15]        ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[15]        ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[1]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[1]         ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[2]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[2]         ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[3]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[3]         ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[4]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[4]         ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[5]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[5]         ;
; 3.966 ; 5.208        ; 1.242          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[6]         ;
; 3.966 ; 5.208        ; 1.242          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[6]         ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.475 ; 5.416        ; 2.941          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 38.725 ; 41.666       ; 2.941          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 7.720 ; 7.720 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 7.704 ; 7.704 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.554 ; 7.554 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.720 ; 7.720 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.564 ; 7.564 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.531 ; 7.531 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.549 ; 7.549 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 7.534 ; 7.534 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.674 ; 7.674 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 6.242 ; 6.242 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 6.769 ; 6.769 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 7.085 ; 7.085 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.260 ; 6.260 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 6.331 ; 6.331 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 7.182 ; 7.182 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.100 ; 7.100 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.995 ; 7.995 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 8.479 ; 8.479 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.404 ; 1.404 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.404 ; 1.404 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.394 ; 1.394 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.404 ; 1.404 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.400 ; 1.400 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.410 ; 1.410 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.423 ; 1.423 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -5.976 ; -5.976 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -7.438 ; -7.438 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -7.288 ; -7.288 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -7.454 ; -7.454 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -7.298 ; -7.298 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -7.265 ; -7.265 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -7.283 ; -7.283 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -7.268 ; -7.268 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -7.408 ; -7.408 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -5.976 ; -5.976 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -6.503 ; -6.503 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -6.819 ; -6.819 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -6.476 ; -6.476 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -5.994 ; -5.994 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -6.065 ; -6.065 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -6.916 ; -6.916 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -6.834 ; -6.834 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -6.837 ; -6.837 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -7.196 ; -7.196 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -1.177 ; -1.177 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -1.207 ; -1.207 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -1.177 ; -1.177 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -1.167 ; -1.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -1.184 ; -1.184 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -1.185 ; -1.185 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -1.162 ; -1.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -1.191 ; -1.191 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -1.194 ; -1.194 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -1.201 ; -1.201 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -1.212 ; -1.212 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -1.177 ; -1.177 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -1.197 ; -1.197 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -1.184 ; -1.184 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -1.204 ; -1.204 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -1.214 ; -1.214 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -1.173 ; -1.173 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -1.203 ; -1.203 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -1.183 ; -1.183 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -1.193 ; -1.193 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -1.206 ; -1.206 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -1.214 ; -1.214 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -1.182 ; -1.182 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -1.202 ; -1.202 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -1.196 ; -1.196 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 5.824 ; 5.824 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.962 ; 4.962 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 5.824 ; 5.824 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.810 ; 5.810 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.756 ; 5.756 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.810 ; 5.810 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.390 ; 5.390 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.763 ; 5.763 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.719 ; 5.719 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.752 ; 5.752 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.749 ; 5.749 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.743 ; 5.743 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.563 ; 5.563 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.298 ; 5.298 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.303 ; 5.303 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.489 ; 5.489 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.195 ; 5.195 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.196 ; 5.196 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.104 ; 5.104 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 5.321 ; 5.321 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.004 ; 5.004 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 6.381 ; 6.381 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.917 ; 4.917 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 9.998 ; 9.998 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 9.998 ; 9.998 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.625 ; 6.625 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 8.560 ; 8.560 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 7.144 ; 7.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 5.580 ; 5.580 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 5.504 ; 5.504 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 6.945 ; 6.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 7.128 ; 7.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 6.656 ; 6.656 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 7.144 ; 7.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 6.244 ; 6.244 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 6.608 ; 6.608 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.172 ; 3.172 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167 ; 3.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129 ; 3.129 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.130 ; 3.130 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.151 ; 3.151 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161 ; 3.161 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.172 ; 3.172 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168 ; 3.168 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 4.962 ; 4.962 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.962 ; 4.962 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 5.824 ; 5.824 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.104 ; 5.104 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.756 ; 5.756 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.810 ; 5.810 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.390 ; 5.390 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.763 ; 5.763 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.719 ; 5.719 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.752 ; 5.752 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.749 ; 5.749 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.743 ; 5.743 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.563 ; 5.563 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.298 ; 5.298 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.303 ; 5.303 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.489 ; 5.489 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.195 ; 5.195 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.196 ; 5.196 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.104 ; 5.104 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 5.321 ; 5.321 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.004 ; 5.004 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 5.954 ; 5.954 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.917 ; 4.917 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 6.625 ; 6.625 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 9.998 ; 9.998 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.625 ; 6.625 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 8.560 ; 8.560 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 5.504 ; 5.504 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 5.580 ; 5.580 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 5.504 ; 5.504 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 6.945 ; 6.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 7.128 ; 7.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 6.656 ; 6.656 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 7.144 ; 7.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 6.244 ; 6.244 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 6.608 ; 6.608 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.101 ; 3.101 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.111 ; 3.111 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.111 ; 3.111 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.101 ; 3.101 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.124 ; 3.124 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.103 ; 3.103 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.136 ; 3.136 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.111 ; 3.111 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.131 ; 3.131 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.104 ; 3.104 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.124 ; 3.124 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.115 ; 3.115 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.145 ; 3.145 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.125 ; 3.125 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.135 ; 3.135 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.146 ; 3.146 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.106 ; 3.106 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.126 ; 3.126 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.460 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.389 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.374 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.379 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.349 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.374 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.353 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.353 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.870 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.848 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.848 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.888 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.460 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.460 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.905 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.919 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.460 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.389 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.374 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.379 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.349 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.374 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.353 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.353 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.870 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.848 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.848 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.888 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.460 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.460 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.905 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.919 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.460     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.389     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.374     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.379     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.349     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.374     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.353     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.353     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.870     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.848     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.848     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.888     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.460     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.460     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.905     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.919     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.460     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.389     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.384     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.374     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.379     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.349     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.374     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.353     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.353     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 4.870     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 4.848     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 4.848     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 4.888     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 4.460     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 4.460     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 4.905     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 4.919     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -2.034 ; -2556.698     ;
; altpll_0|sd1|pll|clk[0] ; 3.598  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.565  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.215 ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Recovery Summary                      ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -0.190 ; -21.885       ;
; altpll_0|sd1|pll|clk[0] ; 3.361  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 7.819  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Removal Summary                      ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; altpll_1|sd1|pll|clk[0] ; 0.771 ; 0.000         ;
; altpll_0|sd1|pll|clk[2] ; 0.778 ; 0.000         ;
; altpll_0|sd1|pll|clk[0] ; 1.773 ; 0.000         ;
+-------------------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; altpll_0|sd1|pll|clk[2] ; -1.225 ; -2664.771     ;
; altpll_0|sd1|pll|clk[0] ; 1.708  ; 0.000         ;
; clock1                  ; 2.708  ; 0.000         ;
; altpll_1|sd1|pll|clk[0] ; 3.189  ; 0.000         ;
; clk_1_clk_in_clk        ; 20.833 ; 0.000         ;
; altera_reserved_tck     ; 97.778 ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -2.034 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a12~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 3.807      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.963 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a4~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.068     ; 3.732      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.919 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a1~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 3.689      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.907 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[3]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.669      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.899 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a9~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.086     ; 3.650      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_we_reg         ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg0   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg1   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg2   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg3   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg4   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg5   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg6   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg7   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg8   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg9   ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg10  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.878 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a2~porta_address_reg11  ; nios_sys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.076     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_we_reg        ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg0  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg1  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg2  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg3  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg4  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg5  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg6  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg7  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg8  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg9  ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg10 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.877 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a10~porta_address_reg11 ; nios_sys_cpu_0:cpu_0|av_ld_byte1_data[2]                                                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 3.639      ;
; -1.872 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.067      ; 3.743      ;
; -1.867 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.071      ; 3.742      ;
; -1.865 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.067      ; 3.736      ;
; -1.863 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.070      ; 3.737      ;
; -1.860 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.071      ; 3.735      ;
; -1.858 ; nios_sys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.074      ; 3.736      ;
; -1.856 ; nios_sys_cpu_0:cpu_0|W_alu_result[20]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a11~porta_address_reg7 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.069      ; 3.729      ;
; -1.852 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a28~porta_address_reg8 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.070      ; 3.726      ;
; -1.851 ; nios_sys_cpu_0:cpu_0|W_alu_result[17]                                                                                                 ; nios_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_l2d1:auto_generated|ram_block1a8~porta_address_reg7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; 0.071      ; 3.726      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.598 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.852      ;
; 3.605 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.842      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.614 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.836      ;
; 3.618 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.832      ;
; 3.634 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.816      ;
; 3.637 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                               ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.812      ;
; 3.638 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                              ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.811      ;
; 3.645 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.802      ;
; 3.649 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.800      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.654 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.796      ;
; 3.657 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.790      ;
; 3.658 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.789      ;
; 3.665 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.784      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.673 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.777      ;
; 3.674 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.776      ;
; 3.675 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.772      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.769      ;
; 3.682 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.682 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.765      ;
; 3.689 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.758      ;
; 3.689 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.758      ;
; 3.689 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.758      ;
; 3.693 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.757      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[9]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                          ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.749      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[13]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[12]                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[8]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.698 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altera_merlin_width_adapter:width_adapter|data_reg[3]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.753      ;
; 3.705 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; usbFIFOCtrl:usbfifoctrl_0|reg_ep_address[0]                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.744      ;
; 3.709 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.739      ;
; 3.709 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                             ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[2]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.740      ;
; 3.715 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.735      ;
; 3.715 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.735      ;
; 3.715 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.735      ;
; 3.715 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                   ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[13]                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.735      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.565 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.891      ;
; 7.626 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.830      ;
; 7.633 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.815      ;
; 7.655 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.793      ;
; 7.663 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                                                  ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.793      ;
; 7.677 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.777      ;
; 7.691 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.759      ;
; 7.692 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[13]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.762      ;
; 7.700 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[1]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.748      ;
; 7.701 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[0]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.747      ;
; 7.710 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[1]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.738      ;
; 7.711 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[0]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.737      ;
; 7.721 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.718      ;
; 7.724 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.715      ;
; 7.724 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                                                  ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.732      ;
; 7.725 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.728      ;
; 7.731 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.708      ;
; 7.734 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.009     ; 2.705      ;
; 7.740 ; NDimReg:ndimreg|NDim0[2]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.708      ;
; 7.743 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[4]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.689      ;
; 7.752 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.021     ; 2.675      ;
; 7.753 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[4]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.679      ;
; 7.754 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[0]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.696      ;
; 7.758 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[0]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.691      ;
; 7.758 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[1]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.691      ;
; 7.758 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[7]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.691      ;
; 7.758 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[12]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.696      ;
; 7.762 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[10][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.695      ;
; 7.763 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.684      ;
; 7.763 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.684      ;
; 7.763 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.684      ;
; 7.763 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.684      ;
; 7.769 ; NDimReg:ndimreg|NDim0[3]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.679      ;
; 7.772 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:1:NodeGen:PrefixGen|MaxDist[1]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.016     ; 2.660      ;
; 7.772 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[11][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:2:PGGenFH:PGBlockFH|MaxDist[7]                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.685      ;
; 7.776 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.678      ;
; 7.777 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.672      ;
; 7.777 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[8]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.672      ;
; 7.777 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[9]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.672      ;
; 7.777 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.672      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][4]                                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][9]                                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][11]                                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][15]                                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][3]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][1]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][2]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.777 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][0]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.002     ; 2.669      ;
; 7.780 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[5]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.672      ;
; 7.780 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[0]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.669      ;
; 7.780 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[1]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.669      ;
; 7.780 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[7]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.669      ;
; 7.781 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[13][13]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.661      ;
; 7.781 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[13][14]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.006     ; 2.661      ;
; 7.785 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.662      ;
; 7.785 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.662      ;
; 7.785 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.662      ;
; 7.785 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.662      ;
; 7.787 ; NDimReg:ndimreg|NDim0[4]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.661      ;
; 7.789 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.665      ;
; 7.789 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.665      ;
; 7.789 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.665      ;
; 7.791 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[4]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.661      ;
; 7.794 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.656      ;
; 7.795 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.662      ;
; 7.795 ; NDimReg:ndimreg|NDim0[0]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.655      ;
; 7.799 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[8]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.650      ;
; 7.799 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[8]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.650      ;
; 7.799 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|T[9]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.650      ;
; 7.799 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|Q[9]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.650      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.651      ;
; 7.802 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[0]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.653      ;
; 7.802 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[1]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.653      ;
; 7.802 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|T[7]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.653      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][4]                                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][9]                                                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][11]                                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[4][15]                                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][3]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][1]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][2]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|ClRamxD[4][0]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.012      ; 2.658      ;
; 7.802 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.652      ;
; 7.802 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.652      ;
; 7.803 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[11]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.650      ;
; 7.804 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[12]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.649      ;
; 7.805 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[14][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[13]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.648      ;
; 7.806 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.001     ; 2.641      ;
; 7.806 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[13][13]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.650      ;
; 7.806 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:0:TreeGenInt:0:NodeGen:PrefixGen|AddrMax[3]                               ; KnnWrapper:knnclasscore|knnclass:c0|KRam:c5|DistRamxD[13][14]                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.650      ;
; 7.807 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:2:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[1]                               ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\TreeGenExt:1:TreeGenInt:0:NodeGen:PrefixGen|MaxDist[0]~_Duplicate_1 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.021     ; 2.620      ;
; 7.807 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[2]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.646      ;
; 7.807 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.646      ;
; 7.807 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[6]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.646      ;
; 7.807 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[14]                                                                                           ; distancecore:distancecore_0|CustomReader:c_0|Q[7]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.646      ;
; 7.811 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[3]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.640      ;
; 7.816 ; NDimReg:ndimreg|NDim0[1]                                                                                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.634      ;
; 7.816 ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|DataInxD[15][0]                                                                                   ; KnnWrapper:knnclasscore|knnclass:c0|FindMaxDist:c1|MuxCompDist:\GenPGLayer:0:PGGenFH:PGBlockFH|MaxDist[14]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.637      ;
; 7.816 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[0]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.635      ;
; 7.816 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                                                            ; distancecore:distancecore_0|CustomReader:c_0|T[1]                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.635      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                         ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                               ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|count[0]                                                                           ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped            ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                     ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]             ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                 ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]           ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]            ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                   ; altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                    ; altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.256 ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.262 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]          ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.414      ;
; 0.278 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.430      ;
; 0.279 ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                               ; altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.431      ;
; 0.300 ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                     ; usbFIFOCtrl:usbfifoctrl_0|led[1]                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.304 ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                          ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.456      ;
; 0.310 ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                        ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 0.464      ;
; 0.310 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.462      ;
; 0.315 ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[8]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.469      ;
; 0.319 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.321 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; usbFIFOCtrl:usbfifoctrl_0|readdata[8]                                                                                        ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 0.476      ;
; 0.323 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.476      ;
; 0.324 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; altera_merlin_width_adapter:width_adapter|use_reg                                                                            ; altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                 ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[6]                                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.330 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                         ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]               ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                       ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                           ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]             ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.489      ;
; 0.354 ; altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[4]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[0]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                   ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                   ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[9]                                    ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                    ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; nios_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_sys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; nios_sys_cpu_0:cpu_0|nios_sys_cpu_0_test_bench:the_nios_sys_cpu_0_test_bench|d_write                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[1]                                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                          ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                          ; altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:cpu_0_instruction_master_translator|read_accepted                                                                   ; altera_merlin_master_translator:cpu_0_instruction_master_translator|read_accepted                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]                                                       ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]                                                       ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_count[1]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[0]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[1]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; nios_sys_sdram_controller:sdram_controller|i_refs[2]                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.111                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.000                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.000                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; nios_sys_sdram_controller:sdram_controller|i_next.101                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; nios_sys_sdram_controller:sdram_controller|i_state.101                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; nios_sys_sdram_controller:sdram_controller|init_done                                                                                                ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|entries[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|wr_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.010000000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; nios_sys_sdram_controller:sdram_controller|active_rnw                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000001000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[0]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[2]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; nios_sys_sdram_controller:sdram_controller|m_count[3]                                                                                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; nios_sys_sdram_controller:sdram_controller|m_next.000010000                                                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; nios_sys_sdram_controller:sdram_controller|m_state.000000001                                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; nios_sys_sdram_controller:sdram_controller|ack_refresh_request                                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; nios_sys_sdram_controller:sdram_controller|refresh_request                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; nios_sys_sdram_controller:sdram_controller|nios_sys_sdram_controller_input_efifo_module:the_nios_sys_sdram_controller_input_efifo_module|rd_address ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[19]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; nios_sys_sdram_controller:sdram_controller|active_cs_n                                                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[18]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[17]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[11]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_addr[9]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[10]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[16]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_addr[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[1]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[0]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; nios_sys_sdram_controller:sdram_controller|i_cmd[2]                                                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                                         ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|nios_sys_dma_mem_read_idle                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                                        ; nios_sys_dma:dma|nios_sys_dma_mem_read:the_nios_sys_dma_mem_read|read_select                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; altera_avalon_sc_fifo:performance_counter_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                          ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                          ; altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                     ; nios_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                  ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altera_avalon_sc_fifo:cache_0_s2_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]                                                                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[15]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision                                                         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[23]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[31]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[7]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[14]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[22]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[30]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[6]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[29]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[21]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[13]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; nios_sys_sdram_controller:sdram_controller|active_data[5]                                                                                           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[20]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; nios_sys_sdram_controller:sdram_controller|active_data[12]                                                                                          ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]        ; altera_avalon_sc_fifo:emptyreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[1]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[0]                          ; altera_merlin_slave_translator:baseqaddr_0_avalon_slave_0_translator|wait_latency_counter[0]                          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]       ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]       ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]     ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]     ; altera_avalon_sc_fifo:baseqaddr_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]   ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]   ; altera_avalon_sc_fifo:skipaddrreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                        ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[1]                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                        ; altera_merlin_slave_translator:skipaddrreg_0_avalon_slave_0_translator|wait_latency_counter[0]                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altera_avalon_sc_fifo:knnclasscore_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:knnclasscore_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[1]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]           ; altera_avalon_sc_fifo:ndimreg_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altera_merlin_slave_translator:ndimreg_avalon_slave_0_translator|wait_latency_counter[0]                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[1]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]         ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altera_merlin_slave_translator:fullreg_0_avalon_slave_0_translator|wait_latency_counter[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FullReg:fullreg_0|FullxD                                                                                              ; FullReg:fullreg_0|FullxD                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                               ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                               ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; EndTSetReg:endtsetreg_0|EndTSet                                                                                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITRESET                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[10]                                                             ; distancecore:distancecore_0|CustomReader:c_0|address1[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[9]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[8]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[7]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[6]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[5]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[4]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[3]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|address1[2]                                                              ; distancecore:distancecore_0|CustomReader:c_0|address1[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[1]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[2]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[3]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[4]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[5]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[6]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[7]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[8]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[9]                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[10]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[11]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[12]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[13]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[14]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; distancecore:distancecore_0|CustomReader:c_0|NTrCount[15]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[0]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[0]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[1]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[1]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[3]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[3]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[4]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[5]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[6]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[7]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[8]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]                                                             ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[9]                                                             ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                            ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[10]                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.190 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_23 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.901      ;
; -0.190 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_21 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.901      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_30 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.892      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_29 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.891      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 1.899      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.892      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_28 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.891      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.892      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_18 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.892      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.057     ; 1.899      ;
; -0.189 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_17 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.064     ; 1.892      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[23]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.905      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.893      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[21]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.905      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.890      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_20 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.889      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.893      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_19 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.889      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_27 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.889      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.893      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.890      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_16 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.889      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.893      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.905      ;
; -0.188 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.905      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_31 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.895      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[30]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[29]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.895      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.051     ; 1.903      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[12]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[28]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.895      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[18]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.051     ; 1.903      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_26 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[17]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.898      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.895      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.058     ; 1.896      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.052     ; 1.902      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.052     ; 1.902      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.052     ; 1.902      ;
; -0.187 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.052     ; 1.902      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.893      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.055     ; 1.898      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[14]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.897      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_22 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.897      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.067     ; 1.886      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[13]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.894      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[20]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.893      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.897      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[19]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.893      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[27]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.893      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[3]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.897      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[2]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.894      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.055     ; 1.898      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.893      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[16]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.060     ; 1.893      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_24 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.897      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.897      ;
; -0.186 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.059     ; 1.894      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[23]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.887      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[31]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.899      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[21]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.065     ; 1.887      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[26]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.052     ; 1.900      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|oe~_Duplicate_25 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.055     ; 1.897      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.902      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.899      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.896      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[5]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.056     ; 1.896      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.899      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[8]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.902      ;
; -0.185 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[10]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.899      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[15]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.897      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 1.902      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[22]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.901      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[30]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.878      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[6]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.890      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[29]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.877      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[5]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.885      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[12]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.878      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[28]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.877      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[11]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.878      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[18]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.878      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[10]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.066     ; 1.885      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[17]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.073     ; 1.878      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 1.902      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[1]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.054     ; 1.897      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_data[24]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.050     ; 1.901      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[4]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.889      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[7]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 1.902      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[9]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.061     ; 1.890      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_addr[11]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.898      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_bank[0]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.049     ; 1.902      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_cmd[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.053     ; 1.898      ;
; -0.184 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|m_dqm[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.062     ; 1.889      ;
; -0.183 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[14]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.879      ;
; -0.183 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[13]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.074     ; 1.876      ;
; -0.183 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[20]      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.075     ; 1.875      ;
; -0.183 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_sys_sdram_controller:sdram_controller|za_data[4]       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1.805        ; -0.071     ; 1.879      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 3.361 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 2.090      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.365 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 2.085      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.930      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.932      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.930      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.930      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.930      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.004      ; 1.930      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.000      ; 1.926      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.932      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.932      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.924      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.925      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.924      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.004     ; 1.922      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.006      ; 1.932      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.003      ; 1.929      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.924      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.925      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.924      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.925      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.005      ; 1.931      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[7]                                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.002     ; 1.924      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[7]                                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.925      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.001      ; 1.927      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; -0.001     ; 1.925      ;
; 3.522 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 5.416        ; 0.002      ; 1.928      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                              ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 7.819 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[9]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.637      ;
; 7.819 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[10]~_emulated                                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.637      ;
; 7.822 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[6]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.631      ;
; 7.822 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[7]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.631      ;
; 7.822 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NDimCount[8]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.631      ;
; 7.827 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[5]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.626      ;
; 7.827 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[6]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.626      ;
; 7.827 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[7]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.630      ;
; 7.827 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|Address1xD[8]~_emulated                                                                                 ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.630      ;
; 7.836 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|AddressxD[2]                                                                                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.621      ;
; 7.837 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITRESET                                                                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.618      ;
; 7.837 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|EndTSetOut                                                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.618      ;
; 7.837 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.ASKFULL                                                                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.618      ;
; 7.837 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; distancecore:distancecore_0|CustomReader:c_0|NextStatexT.WAITFULL                                                                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.618      ;
; 7.845 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.591      ;
; 7.845 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.591      ;
; 7.845 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.591      ;
; 7.845 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.012     ; 2.591      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.859 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; -0.007     ; 2.582      ;
; 7.861 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_translator:distancecore_0_avalon_master_translator|read_accepted                                                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.001      ; 2.588      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:endtsetreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[0]                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:endtsetreg_0_avalon_slave_0_translator|wait_latency_counter[1]                                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.582      ;
; 7.866 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.584      ;
; 7.867 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.587      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.587      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.587      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.587      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.583      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.586      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.586      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.586      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.586      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.586      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.006      ; 2.586      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.587      ;
; 7.868 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.007      ; 2.587      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.588      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.588      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.588      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.587      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.587      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.587      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.587      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.587      ;
; 7.869 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.587      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.870 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:fullreg_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.000      ; 2.578      ;
; 7.871 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.579      ;
; 7.871 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.579      ;
; 7.871 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.579      ;
; 7.871 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.002      ; 2.579      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.586      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.586      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.586      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.009      ; 2.585      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.586      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.586      ;
; 7.872 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.010      ; 2.586      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.580      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.580      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.578      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.578      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.578      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.003      ; 2.578      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_translator:distancecore_0_avalon_master_1_translator|read_accepted                                                              ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.004      ; 2.579      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.580      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.008      ; 2.583      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.580      ;
; 7.873 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 10.416       ; 0.005      ; 2.580      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_1|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[10]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[11]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[12]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[13]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[14]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[15]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[16]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[17]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[18]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.771 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[19]         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 0.920      ;
; 0.894 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.894 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.894 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.894 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.894 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[0]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[1]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[2]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[3]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[4]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[5]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[6]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[7]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[8]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.900 ; distancecore:distancecore_0|CustomReader:c_0|SumReset                                                                         ; distancecore:distancecore_0|EucDis:c_1|Summation:SummationBlk|AccumulatorxD[9]          ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.005     ; 1.047      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.981 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.998 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                                                           ; distancecore:distancecore_0|OverflowLatch:c_2|LatchxD                                   ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.153      ;
; 1.004 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0]                     ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.154      ;
; 1.004 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|MuxKRamSel                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.154      ;
; 1.004 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.UpdateMaxState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.154      ;
; 1.004 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.CheckEndCompState    ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.154      ;
; 1.004 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.InitState            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.154      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|Go[0]                            ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KRamWrEn                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.StoreDistState       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.VoterState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[0]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[1]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[2]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[3]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[4]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[5]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[6]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.091 ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl                                                                    ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|KCountxD[7]                      ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.241      ;
; 1.101 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DropEn                           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.256      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[3]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[0]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[2]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|CounterUpdMaxT[1]                ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.MaxClassState        ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|NextStatexT.ClassState           ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                       ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.123 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|EndClass                         ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.273      ;
; 1.136 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[0]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.294      ;
; 1.136 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[1]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.294      ;
; 1.136 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[2]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.294      ;
; 1.136 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[3]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.294      ;
; 1.136 ; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|ClKRamAddrxD[4]                  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.294      ;
; 1.137 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.287      ;
; 1.137 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.287      ;
; 1.137 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.287      ;
; 1.137 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.287      ;
; 1.143 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.293      ;
; 1.143 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.293      ;
; 1.143 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.293      ;
; 1.143 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.293      ;
; 1.143 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:9:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.293      ;
; 1.143 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:8:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.293      ;
; 1.148 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.299      ;
; 1.148 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.299      ;
; 1.148 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.299      ;
; 1.148 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.299      ;
; 1.149 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:6:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.300      ;
; 1.149 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.300      ;
; 1.149 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.300      ;
; 1.149 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.300      ;
; 1.149 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.300      ;
; 1.149 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:7:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.300      ;
; 1.164 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[0]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.308      ;
; 1.164 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[1]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.308      ;
; 1.164 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[2]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.308      ;
; 1.164 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[3]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.308      ;
; 1.164 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:1:CountClBlk|CountxD[4]  ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 1.308      ;
; 1.168 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.327      ;
; 1.168 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[1] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.327      ;
; 1.168 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[2] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.327      ;
; 1.168 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[3] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.327      ;
; 1.168 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:10:CountClBlk|CountxD[4] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.327      ;
; 1.168 ; KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|VoterReset                                                             ; KnnWrapper:knnclasscore|knnclass:c0|Voter:c7|CountCl:\CountGen:11:CountClBlk|CountxD[0] ; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 0.000        ; 0.007      ; 1.327      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                                                            ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[6]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[4]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[3]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[2]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[1]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[21]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[20]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[25]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.800 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[31]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.957      ;
; 0.800 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[2]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 0.957      ;
; 0.811 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[1]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 0.958      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[5]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[13]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[12]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[11]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[10]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[0]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[22]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[29]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[28]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.878 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[26]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.036      ;
; 0.883 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[9]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.040      ;
; 0.883 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[8]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.040      ;
; 0.883 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[18]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.040      ;
; 0.883 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[16]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.040      ;
; 0.883 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[24]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.005      ; 1.040      ;
; 0.890 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[8]                                                              ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.006      ; 1.048      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[12]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[13]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[15]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[16]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[17]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[18]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[19]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[20]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[21]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[22]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[27]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[23]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[23]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[22]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|readaddress[24]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[24]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[20]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[21]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[30]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[15]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[19]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[18]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[17]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[16]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[14]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.891 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[13]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.011      ; 1.054      ;
; 0.904 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[0] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.063      ;
; 0.904 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_read_data_mux:the_nios_sys_dma_read_data_mux|readdata_mux_select[1] ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.007      ; 1.063      ;
; 0.922 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|wraddress[0]               ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.001     ; 1.073      ;
; 0.923 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[27]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.076      ;
; 0.927 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[17]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 1.074      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[15]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[7]         ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[23]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[19]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.082      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[12]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.931 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|dma_ctl_readdata[11]                                                             ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.947 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|rdaddress_reg[1]           ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.093      ;
; 0.947 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[0]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.093      ;
; 0.947 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|estimated_wraddress[1]     ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.093      ;
; 0.947 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_full                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.093      ;
; 0.947 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_data[14]        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.100      ;
; 0.947 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|fifo_empty                 ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.006     ; 1.093      ;
; 0.973 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|nios_sys_dma_fifo_module:the_nios_sys_dma_fifo_module|last_write_collision       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; -0.005     ; 1.120      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[16]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 1.160      ;
; 0.995 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[22]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.013      ; 1.160      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[3]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[8]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[9]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[2]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[3]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[8]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[9]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[11]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.013 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[13]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.173      ;
; 1.016 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[0]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.176      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[1]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[2]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[4]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[5]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[6]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[7]                                                                   ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writelength[14]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[4]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[5]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[6]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[7]                                                                        ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[10]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.017 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|length[26]                                                                       ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.008      ; 1.177      ;
; 1.018 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|control[12]                                                                      ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.171      ;
; 1.018 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[0]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.171      ;
; 1.018 ; nios_sys_dma:dma|reset_n_OTERM1 ; nios_sys_dma:dma|writeaddress[1]                                                                  ; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 0.000        ; 0.001      ; 1.171      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                           ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.773 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.003     ; 1.922      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.930      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|use_reg~_Duplicate_3                                                                                                                    ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.932      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                           ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:usbfifoctrl_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.930      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.930      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.930      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.004      ; 1.930      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_agent:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                          ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R2                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.932      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.932      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_commit                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_read                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_write                                                                                                                                               ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.PKTEND                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.W1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.IDLE                                                                                                                                              ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R0                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|state.R1                                                                                                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.927      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[14]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[14]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.924      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[14]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.925      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.924      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.004     ; 1.922      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.006      ; 1.932      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.003      ; 1.929      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[15]                                                                                                                                        ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_in[15]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.924      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|readdata[15]                                                                                                                                            ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.925      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 1.924      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                  ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                 ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 1.925      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                      ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                     ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                             ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.928      ;
; 1.774 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; usbFIFOCtrl:usbfifoctrl_0|reg_data_out[7]                                                                                                                                         ; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.005      ; 1.931      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[2]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_bytena_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg1   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg2   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg3   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg4   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg5   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg6   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_datain_reg7   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a10~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a11~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a12~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a13~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a14~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a15~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg1 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg2 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg3 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg4 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg5 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg6 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg7 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_address_reg8 ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_bytena_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg1  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg2  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg3  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg4  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg5  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg6  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_datain_reg7  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a16~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a17~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a18~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a19~portb_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a1~portb_memory_reg0   ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~porta_memory_reg0  ;
; -1.225 ; 0.902        ; 2.127          ; High Pulse Width ; altpll_0|sd1|pll|clk[2] ; Rise       ; nios_sys_cache_0:cache_0|altsyncram:the_altsyncram|altsyncram_i8v1:auto_generated|ram_block1a20~portb_memory_reg0  ;
+--------+--------------+----------------+------------------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                   ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                     ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                     ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_sc_fifo:usbfifoctrl_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 1.708 ; 2.708        ; 1.000          ; High Pulse Width ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 1.708 ; 2.708        ; 1.000          ; Low Pulse Width  ; altpll_0|sd1|pll|clk[0] ; Rise       ; altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock1'                                                                   ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[0]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[1]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|clk[2]   ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; altpll_0|sd1|pll|inclk[0] ;
; 2.708 ; 2.708        ; 0.000          ; High Pulse Width ; clock1 ; Rise       ; clk_0|combout             ;
; 2.708 ; 2.708        ; 0.000          ; Low Pulse Width  ; clock1 ; Rise       ; clk_0|combout             ;
; 3.036 ; 5.416        ; 2.380          ; Port Rate        ; clock1 ; Rise       ; clk_0                     ;
+-------+--------------+----------------+------------------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altpll_1|sd1|pll|clk[0]'                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[10] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[11] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[12] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[13] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[14] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[15] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[16] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[17] ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[2]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[3]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[4]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[5]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[6]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[7]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[8]  ;
; 3.189 ; 5.208        ; 2.019          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 3.189 ; 5.208        ; 2.019          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; distancecore:distancecore_0|EucDis:c_1|TwoPower:TwoPowerBlk|MultxD[9]  ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[10]                                    ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[2]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[3]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[4]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[5]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[6]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[7]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[8]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; BaseQAddr:baseqaddr_0|QAddress0[9]                                     ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EmptyReg:emptyreg_0|readdata[0]                                        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; EndTSetReg:endtsetreg_0|EndTSet                                        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; FullReg:fullreg_0|FullxD                                               ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[0]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[1]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[2]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[3]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[3]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[4]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[4]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[5]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[5]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[6]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[6]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[7]             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|KVal[7]             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl             ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|StartCl             ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[0]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[0]         ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[10]        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[10]        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[11]        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[11]        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[12]        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[12]        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[13]        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[13]        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[14]        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[14]        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[15]        ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[15]        ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[1]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[1]         ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[2]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[2]         ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[3]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[3]         ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[4]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[4]         ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[5]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[5]         ;
; 4.208 ; 5.208        ; 1.000          ; High Pulse Width ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[6]         ;
; 4.208 ; 5.208        ; 1.000          ; Low Pulse Width  ; altpll_1|sd1|pll|clk[0] ; Rise       ; KnnWrapper:knnclasscore|knnclass:c0|AvInterface:c8|readdata[6]         ;
+-------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_1_clk_in_clk'                                                                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|clk[0]   ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; altpll_1|sd1|pll|inclk[0] ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk|combout  ;
; 39.286 ; 41.666       ; 2.380          ; Port Rate        ; clk_1_clk_in_clk ; Rise       ; clk_1_clk_in_clk          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 4.005 ; 4.005 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 4.001 ; 4.001 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 3.915 ; 3.915 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 4.005 ; 4.005 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 3.918 ; 3.918 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 3.887 ; 3.887 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 3.909 ; 3.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 3.890 ; 3.890 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 3.971 ; 3.971 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 3.482 ; 3.482 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 3.652 ; 3.652 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 3.731 ; 3.731 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 3.627 ; 3.627 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 3.500 ; 3.500 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 3.502 ; 3.502 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 3.816 ; 3.816 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 3.743 ; 3.743 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 3.997 ; 3.997 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 4.135 ; 4.135 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.077 ; 1.077 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.043 ; 1.043 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.071 ; 1.071 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.043 ; 1.043 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.033 ; 1.033 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.048 ; 1.048 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.027 ; 1.027 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.056 ; 1.056 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.058 ; 1.058 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.076 ; 1.076 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.043 ; 1.043 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.061 ; 1.061 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.047 ; 1.047 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.077 ; 1.077 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.037 ; 1.037 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.067 ; 1.067 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.047 ; 1.047 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.057 ; 1.057 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.066 ; 1.066 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.069 ; 1.069 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.077 ; 1.077 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.046 ; 1.046 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.065 ; 1.065 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.060 ; 1.060 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.362 ; -3.362 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -3.881 ; -3.881 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -3.795 ; -3.795 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -3.885 ; -3.885 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -3.798 ; -3.798 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -3.767 ; -3.767 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -3.789 ; -3.789 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -3.770 ; -3.770 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -3.851 ; -3.851 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.362 ; -3.362 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.532 ; -3.532 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.611 ; -3.611 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.507 ; -3.507 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -3.380 ; -3.380 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -3.382 ; -3.382 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -3.696 ; -3.696 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -3.623 ; -3.623 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.606 ; -3.606 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.742 ; -3.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.942 ; -0.942 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.942 ; -0.942 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.932 ; -0.932 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.942 ; -0.942 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.936 ; -0.936 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.959 ; -0.959 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 2.087  ; 2.087  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.794  ; 1.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 2.087  ; 2.087  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 2.091  ; 2.091  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.065  ; 2.065  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.091  ; 2.091  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.946  ; 1.946  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.066  ; 2.066  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.027  ; 2.027  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.056  ; 2.056  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.054  ; 2.054  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.045  ; 2.045  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.934  ; 1.934  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.884  ; 1.884  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.890  ; 1.890  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.978  ; 1.978  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.835  ; 1.835  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.849  ; 1.849  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.903  ; 1.903  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.820  ; 1.820  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.216  ; 2.216  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.742  ; 1.742  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.746  ; 1.746  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 3.624  ; 3.624  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 3.624  ; 3.624  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.436  ; 2.436  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.957  ; 2.957  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 2.455  ; 2.455  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.036  ; 2.036  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 1.990  ; 1.990  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.408  ; 2.408  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.435  ; 2.435  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.278  ; 2.278  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.455  ; 2.455  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.190  ; 2.190  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.313  ; 2.313  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.163  ; 1.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.126  ; 1.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.158  ; 1.158  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.126  ; 1.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.121  ; 1.121  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.151  ; 1.151  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.126  ; 1.126  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.162  ; 1.162  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.163  ; 1.163  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.160  ; 1.160  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.123  ; 1.123  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.144  ; 1.144  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.149  ; 1.149  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.794  ; 1.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.794  ; 1.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 2.087  ; 2.087  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.065  ; 2.065  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.091  ; 2.091  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.946  ; 1.946  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.066  ; 2.066  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.027  ; 2.027  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.056  ; 2.056  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.054  ; 2.054  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.045  ; 2.045  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.934  ; 1.934  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.884  ; 1.884  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.890  ; 1.890  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.978  ; 1.978  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.835  ; 1.835  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.849  ; 1.849  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.903  ; 1.903  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.820  ; 1.820  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.097  ; 2.097  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.742  ; 1.742  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.746  ; 1.746  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.436  ; 2.436  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 3.624  ; 3.624  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.436  ; 2.436  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.957  ; 2.957  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 1.990  ; 1.990  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.036  ; 2.036  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 1.990  ; 1.990  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.408  ; 2.408  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.435  ; 2.435  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.278  ; 2.278  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.455  ; 2.455  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.190  ; 2.190  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.313  ; 2.313  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.106  ; 1.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.106  ; 1.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.603 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.951 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.946 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.936 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.941 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.911 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.936 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.920 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.920 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.724 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.723 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.723 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.739 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.603 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.603 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.756 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.770 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.603 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.951 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.946 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.936 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.941 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.911 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.936 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.920 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.920 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.724 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.723 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.723 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.739 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.603 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.603 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.756 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.770 ;      ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-------+------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                     ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.603     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.951     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.946     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.936     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.941     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.911     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.936     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.920     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.920     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.724     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.723     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.723     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.739     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.603     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.603     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.756     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.770     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                             ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; Data Port                                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.603     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 1.951     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 1.946     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.936     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 1.941     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 1.911     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 1.936     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 1.920     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 1.920     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.724     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.723     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.723     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.739     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.603     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.603     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.756     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.770     ;           ; Rise       ; altpll_0|sd1|pll|clk[0] ;
+----------------------------------------------+------------+-----------+-----------+------------+-------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Clock                    ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack         ; -9.963     ; 0.215 ; -1.997    ; 0.771   ; -2.165              ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 97.223              ;
;  altpll_0|sd1|pll|clk[0] ; -0.117     ; 0.215 ; 1.438     ; 1.773   ; 1.466               ;
;  altpll_0|sd1|pll|clk[2] ; -9.963     ; 0.215 ; -1.997    ; 0.778   ; -2.165              ;
;  altpll_1|sd1|pll|clk[0] ; 1.090      ; 0.215 ; 4.730     ; 0.771   ; 2.439               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 20.833              ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 2.475               ;
; Design-wide TNS          ; -16434.788 ; 0.0   ; -2543.183 ; 0.0     ; -5399.415           ;
;  altera_reserved_tck     ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  altpll_0|sd1|pll|clk[0] ; -1.166     ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  altpll_0|sd1|pll|clk[2] ; -16433.622 ; 0.000 ; -2543.183 ; 0.000   ; -5399.415           ;
;  altpll_1|sd1|pll|clk[0] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  clk_1_clk_in_clk        ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock1                  ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
+--------------------------+------------+-------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 7.720 ; 7.720 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 7.704 ; 7.704 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 7.554 ; 7.554 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 7.720 ; 7.720 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 7.564 ; 7.564 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 7.531 ; 7.531 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 7.549 ; 7.549 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 7.534 ; 7.534 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 7.674 ; 7.674 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 6.242 ; 6.242 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 6.769 ; 6.769 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 7.085 ; 7.085 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 6.742 ; 6.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 6.260 ; 6.260 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 6.331 ; 6.331 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 7.182 ; 7.182 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 7.100 ; 7.100 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 7.995 ; 7.995 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; 8.479 ; 8.479 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.404 ; 1.404 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.434 ; 1.434 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.404 ; 1.404 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.394 ; 1.394 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.412 ; 1.412 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.389 ; 1.389 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.418 ; 1.418 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.421 ; 1.421 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.428 ; 1.428 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.439 ; 1.439 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.404 ; 1.404 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.424 ; 1.424 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.411 ; 1.411 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.431 ; 1.431 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.400 ; 1.400 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.430 ; 1.430 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.410 ; 1.410 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.420 ; 1.420 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.433 ; 1.433 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.441 ; 1.441 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.409 ; 1.409 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.429 ; 1.429 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.423 ; 1.423 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; -3.362 ; -3.362 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; -3.881 ; -3.881 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; -3.795 ; -3.795 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; -3.885 ; -3.885 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; -3.798 ; -3.798 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; -3.767 ; -3.767 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; -3.789 ; -3.789 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; -3.770 ; -3.770 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; -3.851 ; -3.851 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; -3.362 ; -3.362 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; -3.532 ; -3.532 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; -3.611 ; -3.611 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; -3.507 ; -3.507 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; -3.380 ; -3.380 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; -3.382 ; -3.382 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; -3.696 ; -3.696 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; -3.623 ; -3.623 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGB_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.606 ; -3.606 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FLAGC_n_to_the_usbFIFOCtrl_0                 ; clock1     ; -3.742 ; -3.742 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; -0.942 ; -0.942 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; -0.970 ; -0.970 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; -0.942 ; -0.942 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; -0.932 ; -0.932 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; -0.947 ; -0.947 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; -0.926 ; -0.926 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; -0.955 ; -0.955 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; -0.957 ; -0.957 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; -0.975 ; -0.975 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; -0.942 ; -0.942 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; -0.960 ; -0.960 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; -0.936 ; -0.936 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; -0.966 ; -0.966 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; -0.946 ; -0.946 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; -0.956 ; -0.956 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; -0.965 ; -0.965 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; -0.968 ; -0.968 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; -0.976 ; -0.976 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; -0.945 ; -0.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; -0.964 ; -0.964 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; -0.959 ; -0.959 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 5.824 ; 5.824 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 4.962 ; 4.962 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 5.824 ; 5.824 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 5.810 ; 5.810 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 5.756 ; 5.756 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 5.810 ; 5.810 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 5.390 ; 5.390 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 5.763 ; 5.763 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 5.719 ; 5.719 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 5.752 ; 5.752 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 5.749 ; 5.749 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 5.743 ; 5.743 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 5.563 ; 5.563 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 5.298 ; 5.298 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 5.303 ; 5.303 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 5.489 ; 5.489 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 5.195 ; 5.195 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 5.196 ; 5.196 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 5.104 ; 5.104 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 5.321 ; 5.321 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 5.004 ; 5.004 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 6.381 ; 6.381 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.909 ; 4.909 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 4.917 ; 4.917 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 9.998 ; 9.998 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 9.998 ; 9.998 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 6.625 ; 6.625 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 8.560 ; 8.560 ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; 1.139 ;       ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;       ; 1.139 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 7.144 ; 7.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 5.580 ; 5.580 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 5.504 ; 5.504 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 6.945 ; 6.945 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 7.128 ; 7.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 6.656 ; 6.656 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 7.144 ; 7.144 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 6.244 ; 6.244 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 6.608 ; 6.608 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 3.117 ; 3.117 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 3.134 ; 3.134 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 3.142 ; 3.142 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 3.119 ; 3.119 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 3.128 ; 3.128 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 3.143 ; 3.143 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 3.148 ; 3.148 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 3.172 ; 3.172 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 3.167 ; 3.167 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 3.127 ; 3.127 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 3.129 ; 3.129 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 3.163 ; 3.163 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 3.153 ; 3.153 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 3.162 ; 3.162 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 3.137 ; 3.137 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 3.130 ; 3.130 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 3.150 ; 3.150 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 3.171 ; 3.171 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 3.151 ; 3.151 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 3.161 ; 3.161 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 3.172 ; 3.172 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 3.168 ; 3.168 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 3.160 ; 3.160 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 3.152 ; 3.152 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 3.158 ; 3.158 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 3.132 ; 3.132 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 3.157 ; 3.157 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 3.141 ; 3.141 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 3.159 ; 3.159 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 3.169 ; 3.169 ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; Data Port                                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+
; FIFO_add_from_the_usbFIFOCtrl_0[*]           ; clock1     ; 1.794  ; 1.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[0]          ; clock1     ; 1.794  ; 1.794  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_add_from_the_usbFIFOCtrl_0[1]          ; clock1     ; 2.087  ; 2.087  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_data_to_and_from_the_usbFIFOCtrl_0[*]   ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[0]  ; clock1     ; 2.065  ; 2.065  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[1]  ; clock1     ; 2.091  ; 2.091  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[2]  ; clock1     ; 1.946  ; 1.946  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[3]  ; clock1     ; 2.066  ; 2.066  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[4]  ; clock1     ; 2.027  ; 2.027  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[5]  ; clock1     ; 2.056  ; 2.056  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[6]  ; clock1     ; 2.054  ; 2.054  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[7]  ; clock1     ; 2.045  ; 2.045  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[8]  ; clock1     ; 1.934  ; 1.934  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[9]  ; clock1     ; 1.884  ; 1.884  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[10] ; clock1     ; 1.890  ; 1.890  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[11] ; clock1     ; 1.978  ; 1.978  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[12] ; clock1     ; 1.835  ; 1.835  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[13] ; clock1     ; 1.833  ; 1.833  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[14] ; clock1     ; 1.849  ; 1.849  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  FIFO_data_to_and_from_the_usbFIFOCtrl_0[15] ; clock1     ; 1.903  ; 1.903  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_oe_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.820  ; 1.820  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_pktend_from_the_usbFIFOCtrl_0           ; clock1     ; 2.097  ; 2.097  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_rd_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.742  ; 1.742  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; FIFO_wr_n_from_the_usbFIFOCtrl_0             ; clock1     ; 1.746  ; 1.746  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; led_from_the_usbFIFOCtrl_0[*]                ; clock1     ; 2.436  ; 2.436  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[0]               ; clock1     ; 3.624  ; 3.624  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[1]               ; clock1     ; 2.436  ; 2.436  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
;  led_from_the_usbFIFOCtrl_0[2]               ; clock1     ; 2.957  ; 2.957  ; Rise       ; altpll_0|sd1|pll|clk[0] ;
; altpll_0_c1_clk                              ; clock1     ; -0.119 ;        ; Rise       ; altpll_0|sd1|pll|clk[1] ;
; altpll_0_c1_clk                              ; clock1     ;        ; -0.119 ; Fall       ; altpll_0|sd1|pll|clk[1] ;
; out_port_from_the_pio_0[*]                   ; clock1     ; 1.990  ; 1.990  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[0]                  ; clock1     ; 2.036  ; 2.036  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[1]                  ; clock1     ; 1.990  ; 1.990  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[2]                  ; clock1     ; 2.408  ; 2.408  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[3]                  ; clock1     ; 2.435  ; 2.435  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[4]                  ; clock1     ; 2.278  ; 2.278  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[5]                  ; clock1     ; 2.455  ; 2.455  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[6]                  ; clock1     ; 2.190  ; 2.190  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  out_port_from_the_pio_0[7]                  ; clock1     ; 2.313  ; 2.313  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_addr_from_the_sdram_0[*]                  ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[0]                 ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[1]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[2]                 ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[3]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[4]                 ; clock1     ; 1.100  ; 1.100  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[5]                 ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[6]                 ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[7]                 ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[8]                 ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[9]                 ; clock1     ; 1.101  ; 1.101  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[10]                ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_addr_from_the_sdram_0[11]                ; clock1     ; 1.109  ; 1.109  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ba_from_the_sdram_0[*]                    ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[0]                   ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_ba_from_the_sdram_0[1]                   ; clock1     ; 1.124  ; 1.124  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cas_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_cs_n_from_the_sdram_0                     ; clock1     ; 1.129  ; 1.129  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dq_to_and_from_the_sdram_0[*]             ; clock1     ; 1.106  ; 1.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[0]            ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[1]            ; clock1     ; 1.148  ; 1.148  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[2]            ; clock1     ; 1.133  ; 1.133  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[3]            ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[4]            ; clock1     ; 1.106  ; 1.106  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[5]            ; clock1     ; 1.131  ; 1.131  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[6]            ; clock1     ; 1.111  ; 1.111  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[7]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[8]            ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[9]            ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[10]           ; clock1     ; 1.141  ; 1.141  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[11]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[12]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[13]           ; clock1     ; 1.143  ; 1.143  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[14]           ; clock1     ; 1.116  ; 1.116  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[15]           ; clock1     ; 1.138  ; 1.138  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[16]           ; clock1     ; 1.112  ; 1.112  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[17]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[18]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[19]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[20]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[21]           ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[22]           ; clock1     ; 1.152  ; 1.152  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[23]           ; clock1     ; 1.132  ; 1.132  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[24]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[25]           ; clock1     ; 1.153  ; 1.153  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[26]           ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[27]           ; clock1     ; 1.142  ; 1.142  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[28]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[29]           ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[30]           ; clock1     ; 1.134  ; 1.134  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dq_to_and_from_the_sdram_0[31]           ; clock1     ; 1.139  ; 1.139  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_dqm_from_the_sdram_0[*]                   ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[0]                  ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[1]                  ; clock1     ; 1.113  ; 1.113  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[2]                  ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
;  zs_dqm_from_the_sdram_0[3]                  ; clock1     ; 1.122  ; 1.122  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_ras_n_from_the_sdram_0                    ; clock1     ; 1.140  ; 1.140  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
; zs_we_n_from_the_sdram_0                     ; clock1     ; 1.150  ; 1.150  ; Rise       ; altpll_0|sd1|pll|clk[2] ;
+----------------------------------------------+------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3801     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 521530   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 67       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 177      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 49685    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 3801     ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[0] ; 45       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 34       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 521530   ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[2] ; 67       ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_1|sd1|pll|clk[0] ; 177      ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 49685    ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 252      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1750     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 714      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; altpll_0|sd1|pll|clk[0] ; altpll_0|sd1|pll|clk[0] ; 252      ; 0        ; 0        ; 0        ;
; altpll_0|sd1|pll|clk[2] ; altpll_0|sd1|pll|clk[2] ; 1750     ; 0        ; 0        ; 0        ;
; altpll_1|sd1|pll|clk[0] ; altpll_1|sd1|pll|clk[0] ; 714      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 88    ; 88   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jul 10 22:18:42 2014
Info: Command: quartus_sta knn_acc -c aca_nios_intro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'aca_nios_intro.sdc'
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Warning (114001): Time value "5.4166 ns" truncated to "5.416 ns"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_1_clk_in_clk clk_1_clk_in_clk
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[0]} {altpll_0|sd1|pll|clk[0]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[1]} {altpll_0|sd1|pll|clk[1]}
    Info (332110): create_generated_clock -source {altpll_0|sd1|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {altpll_0|sd1|pll|clk[2]} {altpll_0|sd1|pll|clk[2]}
    Info (332110): create_generated_clock -source {altpll_1|sd1|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {altpll_1|sd1|pll|clk[0]} {altpll_1|sd1|pll|clk[0]}
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.963    -16433.622 altpll_0|sd1|pll|clk[2] 
    Info (332119):    -0.117        -1.166 altpll_0|sd1|pll|clk[0] 
    Info (332119):     1.090         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.499         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.499         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -1.997
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.997     -2543.183 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.438         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     4.730         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.990         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.010         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.262         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.165     -5399.415 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.466         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.439         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     2.475         0.000 clock1 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: KnnWrapper:knnclasscore|knnclass:c0|ControllerClass:c0|DistReset[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: altpll_0|sd1|pll|clk[0] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[0] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[1] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[1] does not match the master clock period requirement: 20.833
    Warning (332056): Clock: altpll_0|sd1|pll|clk[2] with master clock period: 5.416 found on PLL node: altpll_0|sd1|pll|clk[2] does not match the master clock period requirement: 20.833
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.034
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.034     -2556.698 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.598         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.565         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.215         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     0.215         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case recovery slack is -0.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.190       -21.885 altpll_0|sd1|pll|clk[2] 
    Info (332119):     3.361         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     7.819         0.000 altpll_1|sd1|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.771
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.771         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):     0.778         0.000 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.773         0.000 altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.225
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.225     -2664.771 altpll_0|sd1|pll|clk[2] 
    Info (332119):     1.708         0.000 altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.708         0.000 clock1 
    Info (332119):     3.189         0.000 altpll_1|sd1|pll|clk[0] 
    Info (332119):    20.833         0.000 clk_1_clk_in_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 423 megabytes
    Info: Processing ended: Thu Jul 10 22:18:47 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


