`timescale 1ns/1ns
module MUX(input[]in0,in1,sel,out);
    parameter n;
    input [n-1:0] in0,in1;
    input sel;
    output [n-1:0] out;

    assign out = sel? in1: in0;
endmodule 
  