{"vcs1":{"timestamp_begin":1681660534.169393772, "rt":1.03, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681660535.236653091, "rt":1.39, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681660536.647162856, "rt":0.69, "ut":0.06, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681660533.879855358}
{"VCS_COMP_START_TIME": 1681660533.879855358}
{"VCS_COMP_END_TIME": 1681660537.920339250}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222600}}
