<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>I/O Assignment Warnings</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Pin Name</TH>
<TH>Reason</TH>
</TR>
</thead><tbody><TR >
<TD >KEY[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[2]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[3]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CLK</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CKE</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[2]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[3]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[4]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[5]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[6]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[7]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[8]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[9]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[10]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[11]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[12]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_BA[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_BA[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CS_N</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CAS_N</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_RAS_N</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_WE_N</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_UDQM</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_LDQM</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_DACDAT</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_XCK</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >FPGA_I2C_SCLK</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[2]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[3]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[4]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[5]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[6]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[7]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[4]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[5]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[6]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[7]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[8]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[9]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[10]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[11]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[12]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[13]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[14]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[15]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[16]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[17]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[18]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[19]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[20]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[21]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[22]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[23]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[24]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[25]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[26]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[27]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[28]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[29]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[30]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[31]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[32]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[33]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[34]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[35]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[2]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[3]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[4]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[5]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[6]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[7]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[8]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[9]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[10]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[11]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[12]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[13]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[14]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[15]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_ADCLRCK</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_BCLK</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_DACLRCK</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >FPGA_I2C_SDAT</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[2]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[3]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >CLOCK2_50</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[0]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[3]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[4]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[6]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[5]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[7]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_ADCDAT</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[2]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[1]</TD>
<TD >Incomplete set of assignments</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[2]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[3]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CLK</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CKE</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[2]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[3]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[4]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[5]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[6]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[7]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[8]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[9]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[10]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[11]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_ADDR[12]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_BA[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_BA[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CS_N</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_CAS_N</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_RAS_N</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_WE_N</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_UDQM</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_LDQM</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_DACDAT</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_XCK</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >FPGA_I2C_SCLK</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[2]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[3]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[4]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[5]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[6]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >LEDR[7]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[4]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[5]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[6]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[7]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[8]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[9]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[10]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[11]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[12]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[13]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[14]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[15]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[16]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[17]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[18]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[19]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[20]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[21]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[22]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[23]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[24]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[25]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[26]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[27]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[28]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[29]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[30]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[31]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[32]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[33]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[34]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[35]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[2]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[3]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[4]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[5]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[6]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[7]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[8]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[9]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[10]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[11]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[12]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[13]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[14]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >DRAM_DQ[15]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_ADCLRCK</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_BCLK</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_DACLRCK</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >FPGA_I2C_SDAT</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[2]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >GPIO_0[3]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >CLOCK2_50</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >KEY[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[0]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[3]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[4]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[6]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[5]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[7]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >AUD_ADCDAT</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[2]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody><tbody><TR >
<TD >SW[1]</TD>
<TD >Missing location assignment</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
