Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 123 dtrace files:

===========================================================================
..tick():::ENTER
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_rdata
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == last_mem_valid
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_pseudo_trigger
trap == compressed_instr
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_alu_reg_reg
trap == is_compare
trap == dbg_rs2val_valid
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_store
trap == latched_stalu
trap == latched_compr
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
mem_valid == mem_instr
mem_valid == mem_state
mem_la_wdata == reg_op2
pcpi_insn == trace_data
pcpi_insn == reg_out
pcpi_insn == reg_sh
pcpi_insn == irq_pending
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == dbg_rs2val
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == next_irq_pending
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
next_insn_opcode == mem_rdata_word
next_insn_opcode == mem_rdata_q
mem_do_prefetch == dbg_rs1val_valid
mem_do_rinst == dbg_valid_insn
instr_jal == is_lui_auipc_jal
instr_lw == is_lb_lh_lw_lbu_lhu
instr_lw == is_lbu_lhu_lw
instr_addi == is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi == is_alu_reg_imm
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoded_rs1 == dbg_insn_rs1
decoded_rs1 == cached_insn_rs1
decoded_rs2 == dbg_insn_rs2
decoded_rs2 == cached_insn_rs2
decoded_imm == dbg_insn_imm
decoded_imm == cached_insn_imm
decoder_trigger_q == decoder_pseudo_trigger_q
decoder_trigger_q == dbg_next
decoder_trigger_q == latched_branch
decoder_trigger_q == cpuregs_write
new_ascii_instr == dbg_ascii_instr
new_ascii_instr == cached_ascii_instr
dbg_rs1val == cpuregs_rs1
alu_out == alu_add_sub
alu_ltu == alu_lts
trap == 0
mem_valid one of { 0, 1 }
mem_wstrb one of { 0, 15 }
mem_la_wdata >= -1
mem_la_wstrb == 15
pcpi_insn == -1
irq_mask == 4294967295L
mem_do_prefetch one of { 0, 1 }
mem_do_rinst == 1
instr_jal one of { 0, 1 }
instr_lw one of { 0, 1 }
instr_addi one of { 0, 1 }
decoded_rd one of { 0, 1, 2 }
decoded_rs2 >= 0
decoded_imm >= 0
decoder_trigger_q one of { 0, 1 }
is_lui_auipc_jal_jalr_addi_add_sub one of { 0, 1 }
new_ascii_instr one of { 27767, 6971756, 1633969257 }
dbg_rs1val >= -1
q_insn_imm >= 0
q_insn_rs2 >= 0
cpu_state one of { 1, 8, 64 }
dbg_ascii_state one of { 1702389091, 439788790632L, 465541358957L }
alu_out >= -1
alu_out_q >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0, 1 }
alu_ltu one of { -1, 0, 1 }
cpuregs_wrdata one of { -1, 24 }
cpuregs_wrdata != 0
cpuregs_rs2 one of { -1, 0, 1020 }
trap <= mem_valid
trap < mem_addr
trap <= mem_wstrb
trap != mem_la_wdata
trap < count_cycle
trap < count_instr
trap <= reg_pc
trap < reg_next_pc
trap <= reg_op1
trap <= next_insn_opcode
trap < dbg_insn_opcode
trap <= dbg_insn_addr
trap <= mem_do_prefetch
trap <= instr_jal
trap <= instr_lw
trap <= instr_addi
trap <= decoded_rd
trap <= decoded_rs1
trap <= decoded_rs2
trap <= decoded_imm
trap < decoded_imm_j
trap <= decoder_trigger_q
trap <= is_lui_auipc_jal_jalr_addi_add_sub
trap < new_ascii_instr
trap < q_ascii_instr
trap <= q_insn_imm
trap < q_insn_opcode
trap <= q_insn_rs1
trap <= q_insn_rs2
trap <= cached_insn_opcode
trap < cpu_state
trap < dbg_ascii_state
trap != alu_out
trap != alu_out_q
trap != cpuregs_wrdata
mem_valid < mem_addr
mem_valid != mem_wstrb
mem_valid < mem_la_wstrb
mem_valid > pcpi_insn
mem_valid < count_cycle
mem_valid <= count_instr
mem_valid != reg_pc
mem_valid < reg_next_pc
mem_valid < dbg_insn_opcode
mem_valid != dbg_insn_addr
mem_valid < irq_mask
mem_valid >= mem_do_prefetch
mem_valid <= mem_do_rinst
mem_valid >= instr_lw
mem_valid >= instr_addi
mem_valid < decoded_imm_j
mem_valid != decoder_trigger_q
mem_valid < new_ascii_instr
mem_valid < q_ascii_instr
mem_valid < q_insn_opcode
mem_valid <= cpu_state
mem_valid < dbg_ascii_state
mem_valid != alu_out_q
mem_valid >= alu_eq
mem_valid >= alu_ltu
mem_valid != cpuregs_wrdata
mem_valid != cpuregs_rs2
mem_addr > mem_wstrb
mem_addr != mem_la_wdata
mem_addr != mem_la_wstrb
mem_addr > pcpi_insn
mem_addr != count_cycle
mem_addr >= reg_pc
mem_addr >= reg_next_pc
mem_addr < dbg_insn_opcode
mem_addr != dbg_insn_addr
mem_addr < irq_mask
mem_addr > mem_do_prefetch
mem_addr > mem_do_rinst
mem_addr > instr_jal
mem_addr > instr_lw
mem_addr > instr_addi
mem_addr > decoded_rd
mem_addr != decoded_rs1
mem_addr != decoded_rs2
mem_addr != decoded_imm
mem_addr < decoded_imm_j
mem_addr > decoder_trigger_q
mem_addr > is_lui_auipc_jal_jalr_addi_add_sub
mem_addr < new_ascii_instr
mem_addr < q_ascii_instr
mem_addr != q_insn_imm
mem_addr < q_insn_opcode
mem_addr != q_insn_rs1
mem_addr != q_insn_rs2
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr != alu_out_q
mem_addr > alu_eq
mem_addr > alu_ltu
mem_addr > cpuregs_wrdata
mem_addr != cpuregs_rs2
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata < dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata < decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata < q_ascii_instr
mem_wdata < q_insn_opcode
mem_wdata < dbg_ascii_state
mem_wdata != alu_out
mem_wdata != alu_ltu
mem_wstrb <= mem_la_wstrb
mem_wstrb > pcpi_insn
mem_wstrb < count_cycle
mem_wstrb != count_instr
mem_wstrb <= reg_pc
mem_wstrb != reg_next_pc
mem_wstrb <= reg_op1
mem_wstrb < dbg_insn_opcode
mem_wstrb <= dbg_insn_addr
mem_wstrb < irq_mask
mem_wstrb != mem_do_rinst
mem_wstrb <= decoded_rs1
mem_wstrb <= decoded_rs2
mem_wstrb <= decoded_imm
mem_wstrb < decoded_imm_j
mem_wstrb >= decoder_trigger_q
mem_wstrb < new_ascii_instr
mem_wstrb < q_ascii_instr
mem_wstrb < q_insn_opcode
mem_wstrb <= cached_insn_opcode
mem_wstrb < cpu_state
mem_wstrb < dbg_ascii_state
mem_wstrb != alu_out
mem_wstrb != alu_out_q
mem_wstrb != cpuregs_wrdata
mem_la_wdata >= pcpi_insn
mem_la_wdata != count_cycle
mem_la_wdata != count_instr
mem_la_wdata < dbg_insn_opcode
mem_la_wdata < irq_mask
instr_lw % mem_la_wdata == 0
mem_la_wdata != instr_lw
mem_la_wdata != decoded_rd
mem_la_wdata <= decoded_imm
mem_la_wdata <= decoded_imm_j
mem_la_wdata != decoder_trigger_q
mem_la_wdata < new_ascii_instr
mem_la_wdata < q_ascii_instr
q_insn_imm % mem_la_wdata == 0
mem_la_wdata < q_insn_opcode
mem_la_wdata != q_insn_rs1
mem_la_wdata != cpu_state
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_out
alu_eq % mem_la_wdata == 0
mem_la_wdata >= alu_eq
mem_la_wdata >= alu_ltu
mem_la_wdata != cpuregs_rs2
mem_la_wstrb != count_cycle
mem_la_wstrb != reg_pc
mem_la_wstrb != reg_next_pc
mem_la_wstrb < dbg_insn_opcode
mem_la_wstrb != dbg_insn_addr
mem_la_wstrb > mem_do_prefetch
mem_la_wstrb > instr_jal
mem_la_wstrb > instr_lw
mem_la_wstrb > instr_addi
mem_la_wstrb > decoded_rd
mem_la_wstrb != decoded_rs1
mem_la_wstrb != decoded_rs2
mem_la_wstrb != decoded_imm
mem_la_wstrb < decoded_imm_j
mem_la_wstrb > decoder_trigger_q
mem_la_wstrb > is_lui_auipc_jal_jalr_addi_add_sub
mem_la_wstrb < new_ascii_instr
mem_la_wstrb < q_ascii_instr
mem_la_wstrb != q_insn_imm
mem_la_wstrb < q_insn_opcode
mem_la_wstrb != q_insn_rs1
mem_la_wstrb != q_insn_rs2
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != alu_out_q
mem_la_wstrb != alu_shl
mem_la_wstrb > alu_eq
mem_la_wstrb > alu_ltu
mem_la_wstrb != cpuregs_wrdata
mem_la_wstrb != cpuregs_rs2
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_next_pc
pcpi_insn < reg_op1
pcpi_insn < next_insn_opcode
pcpi_insn < dbg_insn_opcode
pcpi_insn < dbg_insn_addr
pcpi_insn < mem_do_prefetch
pcpi_insn < instr_jal
pcpi_insn < instr_lw
pcpi_insn < instr_addi
pcpi_insn < decoded_rd
pcpi_insn < decoded_rs1
pcpi_insn < decoded_rs2
pcpi_insn < decoded_imm
pcpi_insn < decoded_imm_j
pcpi_insn < decoder_trigger_q
pcpi_insn < is_lui_auipc_jal_jalr_addi_add_sub
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_rs1val
pcpi_insn < q_ascii_instr
pcpi_insn < q_insn_imm
pcpi_insn < q_insn_opcode
pcpi_insn < q_insn_rs1
pcpi_insn < q_insn_rs2
pcpi_insn < cached_insn_opcode
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_out
pcpi_insn <= alu_out_q
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= alu_ltu
pcpi_insn <= cpuregs_wrdata
pcpi_insn <= cpuregs_rs2
count_cycle > count_instr
count_cycle > reg_pc
count_cycle > reg_next_pc
count_cycle != reg_op1
count_cycle != next_insn_opcode
count_cycle < dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle > mem_do_prefetch
count_cycle > mem_do_rinst
count_cycle > instr_jal
count_cycle > instr_lw
count_cycle > instr_addi
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle != decoded_rs2
count_cycle != decoded_imm
count_cycle < decoded_imm_j
count_cycle > decoder_trigger_q
count_cycle > is_lui_auipc_jal_jalr_addi_add_sub
count_cycle < new_ascii_instr
count_cycle != dbg_rs1val
count_cycle < q_ascii_instr
count_cycle != q_insn_imm
count_cycle < q_insn_opcode
count_cycle > q_insn_rs1
count_cycle != q_insn_rs2
count_cycle != cached_insn_opcode
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out
count_cycle != alu_out_q
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > alu_ltu
count_cycle > cpuregs_wrdata
count_cycle != cpuregs_rs2
count_instr != reg_op1
count_instr != next_insn_opcode
count_instr < dbg_insn_opcode
count_instr < irq_mask
count_instr >= mem_do_prefetch
count_instr >= mem_do_rinst
count_instr > instr_jal
count_instr > instr_lw
count_instr >= instr_addi
count_instr >= decoded_rd
count_instr != decoded_rs1
count_instr != decoded_rs2
count_instr != decoded_imm
count_instr < decoded_imm_j
count_instr > decoder_trigger_q
count_instr >= is_lui_auipc_jal_jalr_addi_add_sub
count_instr < new_ascii_instr
count_instr != dbg_rs1val
count_instr < q_ascii_instr
count_instr != q_insn_imm
count_instr < q_insn_opcode
count_instr != q_insn_rs1
count_instr != q_insn_rs2
count_instr != cached_insn_opcode
count_instr < dbg_ascii_state
count_instr != alu_out
count_instr != alu_out_q
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr >= alu_ltu
count_instr != cpuregs_wrdata
count_instr != cpuregs_rs2
reg_pc < dbg_insn_opcode
reg_pc <= dbg_insn_addr
reg_pc < irq_mask
reg_pc != mem_do_prefetch
reg_pc != mem_do_rinst
reg_pc >= instr_jal
reg_pc >= instr_lw
reg_pc != instr_addi
reg_pc != decoded_rd
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc < decoded_imm_j
reg_pc >= decoder_trigger_q
reg_pc != is_lui_auipc_jal_jalr_addi_add_sub
reg_pc < new_ascii_instr
reg_pc < q_ascii_instr
reg_pc != q_insn_imm
reg_pc < q_insn_opcode
reg_pc != q_insn_rs2
reg_pc != cpu_state
reg_pc < dbg_ascii_state
reg_pc != alu_out_q
reg_pc >= alu_eq
reg_pc != alu_ltu
reg_pc != cpuregs_wrdata
reg_pc != cpuregs_rs2
reg_next_pc < dbg_insn_opcode
reg_next_pc != dbg_insn_addr
reg_next_pc < irq_mask
reg_next_pc > mem_do_prefetch
reg_next_pc > mem_do_rinst
reg_next_pc > instr_jal
reg_next_pc > instr_lw
reg_next_pc > instr_addi
reg_next_pc > decoded_rd
reg_next_pc != decoded_rs1
reg_next_pc != decoded_rs2
reg_next_pc != decoded_imm
reg_next_pc < decoded_imm_j
reg_next_pc > decoder_trigger_q
reg_next_pc > is_lui_auipc_jal_jalr_addi_add_sub
reg_next_pc < new_ascii_instr
reg_next_pc < q_ascii_instr
reg_next_pc != q_insn_imm
reg_next_pc < q_insn_opcode
reg_next_pc != q_insn_rs1
reg_next_pc != q_insn_rs2
reg_next_pc != cpu_state
reg_next_pc < dbg_ascii_state
reg_next_pc != alu_out_q
reg_next_pc > alu_eq
reg_next_pc > alu_ltu
reg_next_pc != cpuregs_wrdata
reg_next_pc != cpuregs_rs2
reg_op1 < dbg_insn_opcode
reg_op1 < irq_mask
reg_op1 >= instr_jal
reg_op1 >= instr_lw
reg_op1 < decoded_imm_j
reg_op1 >= decoder_trigger_q
reg_op1 < new_ascii_instr
reg_op1 >= dbg_rs1val
reg_op1 < q_ascii_instr
reg_op1 < q_insn_opcode
reg_op1 < dbg_ascii_state
reg_op1 != alu_out
reg_op1 != alu_out_q
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_op1 != alu_ltu
reg_op1 > cpuregs_wrdata
reg_op1 != cpuregs_rs2
next_insn_opcode <= dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode >= instr_lw
next_insn_opcode != decoded_imm_j
next_insn_opcode >= decoder_trigger_q
next_insn_opcode != new_ascii_instr
next_insn_opcode >= dbg_rs1val
next_insn_opcode != q_ascii_instr
next_insn_opcode <= q_insn_opcode
next_insn_opcode <= cached_insn_opcode
next_insn_opcode < dbg_ascii_state
next_insn_opcode != alu_out
next_insn_opcode != alu_out_q
next_insn_opcode >= alu_eq
next_insn_opcode != cpuregs_rs2
dbg_insn_opcode > dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode > mem_do_prefetch
dbg_insn_opcode > mem_do_rinst
dbg_insn_opcode > instr_jal
dbg_insn_opcode > instr_lw
dbg_insn_opcode > instr_addi
dbg_insn_opcode > decoded_rd
dbg_insn_opcode > decoded_rs1
dbg_insn_opcode > decoded_rs2
dbg_insn_opcode != decoded_imm
dbg_insn_opcode != decoded_imm_j
dbg_insn_opcode > decoder_trigger_q
dbg_insn_opcode > is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode > dbg_rs1val
dbg_insn_opcode != q_ascii_instr
dbg_insn_opcode != q_insn_imm
dbg_insn_opcode >= q_insn_opcode
dbg_insn_opcode > q_insn_rs1
dbg_insn_opcode > q_insn_rs2
dbg_insn_opcode >= cached_insn_opcode
dbg_insn_opcode > cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode > alu_out
dbg_insn_opcode > alu_out_q
dbg_insn_opcode > alu_shl
dbg_insn_opcode > alu_shr
dbg_insn_opcode > alu_eq
dbg_insn_opcode > alu_ltu
dbg_insn_opcode > cpuregs_wrdata
dbg_insn_opcode > cpuregs_rs2
dbg_insn_addr < irq_mask
dbg_insn_addr != mem_do_prefetch
dbg_insn_addr != mem_do_rinst
dbg_insn_addr >= instr_jal
dbg_insn_addr >= instr_lw
dbg_insn_addr != instr_addi
dbg_insn_addr != decoded_rd
dbg_insn_addr != decoded_rs2
dbg_insn_addr != decoded_imm
dbg_insn_addr < decoded_imm_j
dbg_insn_addr >= decoder_trigger_q
dbg_insn_addr != is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_addr < new_ascii_instr
dbg_insn_addr < q_ascii_instr
dbg_insn_addr != q_insn_imm
dbg_insn_addr < q_insn_opcode
dbg_insn_addr != q_insn_rs2
dbg_insn_addr != cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr != alu_out_q
dbg_insn_addr >= alu_eq
dbg_insn_addr != alu_ltu
dbg_insn_addr != cpuregs_wrdata
dbg_insn_addr != cpuregs_rs2
irq_mask > mem_do_prefetch
irq_mask > instr_jal
irq_mask > instr_lw
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > decoder_trigger_q
irq_mask > is_lui_auipc_jal_jalr_addi_add_sub
irq_mask > new_ascii_instr
irq_mask > dbg_rs1val
irq_mask > q_ascii_instr
irq_mask > q_insn_imm
irq_mask > q_insn_opcode
irq_mask > q_insn_rs1
irq_mask > q_insn_rs2
irq_mask > cached_insn_opcode
irq_mask > cpu_state
irq_mask != dbg_ascii_state
irq_mask > alu_out
irq_mask > alu_out_q
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > alu_ltu
irq_mask > cpuregs_wrdata
irq_mask > cpuregs_rs2
mem_do_prefetch <= mem_do_rinst
mem_do_prefetch != instr_jal
mem_do_prefetch >= instr_lw
mem_do_prefetch >= instr_addi
mem_do_prefetch <= decoded_rd
mem_do_prefetch < decoded_imm_j
mem_do_prefetch < new_ascii_instr
mem_do_prefetch < q_ascii_instr
mem_do_prefetch < q_insn_opcode
mem_do_prefetch <= cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch != alu_out_q
mem_do_prefetch % alu_out_q == 0
mem_do_prefetch >= alu_eq
mem_do_prefetch >= alu_ltu
mem_do_prefetch != cpuregs_wrdata
mem_do_prefetch != cpuregs_rs2
mem_do_rinst >= instr_jal
mem_do_rinst >= instr_lw
mem_do_rinst >= instr_addi
mem_do_rinst < decoded_imm_j
mem_do_rinst >= decoder_trigger_q
mem_do_rinst >= is_lui_auipc_jal_jalr_addi_add_sub
mem_do_rinst < new_ascii_instr
mem_do_rinst < q_ascii_instr
mem_do_rinst < q_insn_opcode
mem_do_rinst <= cpu_state
mem_do_rinst < dbg_ascii_state
mem_do_rinst != alu_out_q
mem_do_rinst != alu_shl
mem_do_rinst >= alu_eq
mem_do_rinst >= alu_ltu
mem_do_rinst != cpuregs_wrdata
mem_do_rinst != cpuregs_rs2
instr_jal != decoded_rd
instr_jal <= decoded_rs1
instr_jal <= decoded_rs2
instr_jal <= decoded_imm
instr_jal < decoded_imm_j
instr_jal >= decoder_trigger_q
instr_jal <= is_lui_auipc_jal_jalr_addi_add_sub
instr_jal < new_ascii_instr
instr_jal < q_ascii_instr
instr_jal < q_insn_opcode
instr_jal <= q_insn_rs1
instr_jal <= q_insn_rs2
instr_jal < cpu_state
instr_jal < dbg_ascii_state
instr_jal != alu_out
instr_jal != alu_out_q
instr_jal != cpuregs_wrdata
instr_lw <= decoded_rd
instr_lw <= decoded_rs1
instr_lw != decoded_rs2
instr_lw != decoded_imm
instr_lw < decoded_imm_j
instr_lw != is_lui_auipc_jal_jalr_addi_add_sub
instr_lw < new_ascii_instr
instr_lw < q_ascii_instr
instr_lw < q_insn_opcode
instr_lw <= q_insn_rs1
instr_lw != q_insn_rs2
instr_lw <= cached_insn_opcode
instr_lw % cpu_state == 0
instr_lw <= cpu_state
instr_lw < dbg_ascii_state
instr_lw != alu_out
instr_lw % alu_out == 0
instr_lw != alu_out_q
instr_lw % alu_out_q == 0
instr_lw != cpuregs_wrdata
instr_lw != cpuregs_rs2
instr_addi <= decoded_rd
instr_addi != decoded_rs1
instr_addi <= decoded_rs2
instr_addi <= decoded_imm
instr_addi < decoded_imm_j
instr_addi <= is_lui_auipc_jal_jalr_addi_add_sub
instr_addi < new_ascii_instr
instr_addi < q_ascii_instr
instr_addi <= q_insn_imm
instr_addi < q_insn_opcode
instr_addi != q_insn_rs1
instr_addi <= q_insn_rs2
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi != alu_out_q
instr_addi % alu_out_q == 0
instr_addi >= alu_eq
instr_addi >= alu_ltu
instr_addi != cpuregs_wrdata
decoded_rd != decoded_rs2
decoded_rd != decoded_imm
decoded_rd < decoded_imm_j
decoded_rd < new_ascii_instr
decoded_rd < q_ascii_instr
decoded_rd < q_insn_opcode
decoded_rd != q_insn_rs2
decoded_rd != cpu_state
decoded_rd < dbg_ascii_state
decoded_rd != alu_out_q
decoded_rd % alu_out_q == 0
decoded_rd >= alu_eq
decoded_rd >= alu_ltu
decoded_rd != cpuregs_wrdata
decoded_rd % cpuregs_wrdata == 0
decoded_rd != cpuregs_rs2
decoded_rs1 != decoded_rs2
decoded_rs1 != decoded_imm
decoded_rs1 < decoded_imm_j
decoded_rs1 >= decoder_trigger_q
decoded_rs1 != is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs1 < new_ascii_instr
decoded_rs1 < q_ascii_instr
decoded_rs1 != q_insn_imm
decoded_rs1 < q_insn_opcode
decoded_rs1 >= q_insn_rs1
decoded_rs1 != q_insn_rs2
decoded_rs1 <= cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 != alu_out_q
decoded_rs1 >= alu_eq
decoded_rs1 != alu_ltu
decoded_rs1 > cpuregs_wrdata
decoded_rs1 != cpuregs_rs2
decoded_rs2 <= decoded_imm
decoded_rs2 < decoded_imm_j
decoded_rs2 >= decoder_trigger_q
decoded_rs2 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs2 < new_ascii_instr
decoded_rs2 < q_ascii_instr
decoded_rs2 < q_insn_opcode
decoded_rs2 != q_insn_rs1
decoded_rs2 >= q_insn_rs2
decoded_rs2 != cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 != alu_out_q
decoded_rs2 != alu_shl
decoded_rs2 >= alu_eq
decoded_rs2 >= alu_ltu
decoded_rs2 != cpuregs_wrdata
decoded_imm <= decoded_imm_j
decoded_imm >= decoder_trigger_q
decoded_imm >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm != new_ascii_instr
decoded_imm != q_ascii_instr
decoded_imm >= q_insn_imm
decoded_imm != q_insn_opcode
decoded_imm != q_insn_rs1
decoded_imm >= q_insn_rs2
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm > alu_out_q
decoded_imm != alu_shl
decoded_imm >= alu_eq
decoded_imm >= alu_ltu
decoded_imm > cpuregs_wrdata
decoded_imm_j > decoder_trigger_q
decoded_imm_j > is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm_j != new_ascii_instr
decoded_imm_j > dbg_rs1val
decoded_imm_j != q_ascii_instr
decoded_imm_j >= q_insn_imm
decoded_imm_j != q_insn_opcode
decoded_imm_j > q_insn_rs1
decoded_imm_j > q_insn_rs2
decoded_imm_j != cached_insn_opcode
decoded_imm_j > cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_out
decoded_imm_j > alu_out_q
decoded_imm_j > alu_shl
decoded_imm_j > alu_shr
decoded_imm_j > alu_eq
decoded_imm_j > alu_ltu
decoded_imm_j > cpuregs_wrdata
decoded_imm_j > cpuregs_rs2
decoder_trigger_q <= is_lui_auipc_jal_jalr_addi_add_sub
decoder_trigger_q < new_ascii_instr
decoder_trigger_q < q_ascii_instr
decoder_trigger_q < q_insn_opcode
decoder_trigger_q <= q_insn_rs1
decoder_trigger_q <= q_insn_rs2
decoder_trigger_q <= cached_insn_opcode
decoder_trigger_q < cpu_state
decoder_trigger_q < dbg_ascii_state
decoder_trigger_q != alu_out
decoder_trigger_q != alu_out_q
decoder_trigger_q != cpuregs_wrdata
is_lui_auipc_jal_jalr_addi_add_sub < new_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub < q_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub < q_insn_opcode
is_lui_auipc_jal_jalr_addi_add_sub <= q_insn_rs2
is_lui_auipc_jal_jalr_addi_add_sub < cpu_state
is_lui_auipc_jal_jalr_addi_add_sub < dbg_ascii_state
is_lui_auipc_jal_jalr_addi_add_sub != alu_out_q
is_lui_auipc_jal_jalr_addi_add_sub != alu_shl
is_lui_auipc_jal_jalr_addi_add_sub >= alu_eq
is_lui_auipc_jal_jalr_addi_add_sub >= alu_ltu
is_lui_auipc_jal_jalr_addi_add_sub != cpuregs_wrdata
new_ascii_instr > dbg_rs1val
new_ascii_instr >= q_ascii_instr
new_ascii_instr != q_insn_imm
new_ascii_instr != q_insn_opcode
new_ascii_instr > q_insn_rs1
new_ascii_instr > q_insn_rs2
new_ascii_instr != cached_insn_opcode
new_ascii_instr > cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_out
new_ascii_instr > alu_out_q
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > alu_ltu
new_ascii_instr > cpuregs_wrdata
new_ascii_instr > cpuregs_rs2
dbg_rs1val < q_ascii_instr
dbg_rs1val < q_insn_opcode
dbg_rs1val <= cached_insn_opcode
dbg_rs1val < dbg_ascii_state
dbg_rs1val != alu_out
dbg_rs1val != alu_out_q
dbg_rs1val != alu_ltu
q_ascii_instr != q_insn_imm
q_ascii_instr != q_insn_opcode
q_ascii_instr > q_insn_rs1
q_ascii_instr > q_insn_rs2
q_ascii_instr != cached_insn_opcode
q_ascii_instr > cpu_state
q_ascii_instr < dbg_ascii_state
q_ascii_instr > alu_out
q_ascii_instr > alu_out_q
q_ascii_instr != alu_shl
q_ascii_instr > alu_shr
q_ascii_instr > alu_eq
q_ascii_instr > alu_ltu
q_ascii_instr > cpuregs_wrdata
q_ascii_instr > cpuregs_rs2
q_insn_imm != q_insn_opcode
q_insn_imm != q_insn_rs1
q_insn_imm != cpu_state
q_insn_imm < dbg_ascii_state
q_insn_imm != alu_out_q
q_insn_imm >= alu_eq
q_insn_imm >= alu_ltu
q_insn_imm != cpuregs_wrdata
q_insn_imm % cpuregs_wrdata == 0
q_insn_opcode > q_insn_rs1
q_insn_opcode > q_insn_rs2
q_insn_opcode > cpu_state
q_insn_opcode < dbg_ascii_state
q_insn_opcode > alu_out
q_insn_opcode > alu_out_q
q_insn_opcode != alu_shl
q_insn_opcode > alu_shr
q_insn_opcode > alu_eq
q_insn_opcode > alu_ltu
q_insn_opcode > cpuregs_wrdata
q_insn_opcode > cpuregs_rs2
q_insn_rs1 != q_insn_rs2
q_insn_rs1 <= cpu_state
q_insn_rs1 < dbg_ascii_state
q_insn_rs1 != alu_out_q
q_insn_rs1 >= alu_eq
q_insn_rs1 != alu_ltu
q_insn_rs1 != cpuregs_wrdata
q_insn_rs1 != cpuregs_rs2
q_insn_rs2 != cpu_state
q_insn_rs2 < dbg_ascii_state
q_insn_rs2 != alu_out_q
q_insn_rs2 != alu_shl
q_insn_rs2 >= alu_eq
q_insn_rs2 >= alu_ltu
q_insn_rs2 != cpuregs_wrdata
cached_insn_opcode < dbg_ascii_state
cached_insn_opcode != alu_out
cached_insn_opcode != alu_out_q
cached_insn_opcode >= alu_eq
cached_insn_opcode > cpuregs_wrdata
cached_insn_opcode != cpuregs_rs2
cpu_state < dbg_ascii_state
cpu_state != alu_out_q
cpu_state > alu_eq
cpu_state > alu_ltu
cpu_state > cpuregs_wrdata
cpu_state != cpuregs_rs2
dbg_ascii_state > alu_out
dbg_ascii_state > alu_out_q
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > alu_ltu
dbg_ascii_state % cpuregs_wrdata == 0
dbg_ascii_state > cpuregs_wrdata
dbg_ascii_state > cpuregs_rs2
alu_out % alu_out_q == 0
alu_out >= alu_out_q
alu_out >= alu_shr
alu_out >= alu_eq
alu_out >= alu_ltu
alu_out >= cpuregs_wrdata
alu_out != cpuregs_rs2
alu_eq % alu_out_q == 0
alu_ltu % alu_out_q == 0
alu_out_q >= cpuregs_wrdata
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != cpuregs_rs2
alu_shr != cpuregs_rs2
alu_eq % cpuregs_wrdata == 0
alu_eq != cpuregs_rs2
alu_ltu % cpuregs_wrdata == 0
alu_ltu != cpuregs_rs2
1012 * mem_valid + mem_addr - reg_next_pc - 1012 == 0
4.28447755E9 * mem_valid - next_insn_opcode + cached_insn_opcode - 4.28447755E9 == 0
4.294967284E9 * mem_valid + 4.294967284E9 * instr_jal - q_insn_imm - 4.294967284E9 == 0
30 * mem_valid + decoded_rs1 - q_insn_rs1 - 30 == 0
19 * mem_valid + decoded_rs2 - q_insn_rs2 - 19 == 0
15 * mem_addr - 1012 * mem_wstrb - 15 * reg_next_pc == 0
mem_addr - reg_next_pc - 1012 * decoder_trigger_q == 0
25 * mem_addr - 25 * reg_next_pc - 1012 * cpuregs_wrdata - 1012 == 0
4.294967284E9 * mem_wstrb + 6.442450926E10 * mem_do_prefetch + 15 * q_insn_imm - 6.442450926E10 == 0
2 * mem_wstrb - decoded_rs1 + q_insn_rs1 == 0
19 * mem_wstrb - 15 * decoded_rs2 + 15 * q_insn_rs2 == 0
1020 * mem_la_wdata - 4.385161594924E12 * mem_do_prefetch - 1021 * decoded_imm + 4.385161595944E12 == 0
39940 * mem_la_wdata + 4.385119856684E12 * mem_do_prefetch + 1021 * decoded_imm_j - 4.385161636904E12 == 0
reg_op1 + 4.38086662968E12 * mem_do_prefetch + 1020 * decoded_imm - 4.3808666307E12 == 0
1997 * reg_op1 - 2.19041242524E11 * mem_do_prefetch - 51 * decoded_imm_j + 2.19041294544E11 == 0
reg_op1 + 1021 * mem_do_prefetch - dbg_rs1val - 1021 == 0
reg_op1 - 1021 * instr_jal - dbg_rs1val == 0
1019 * next_insn_opcode - 4.5936722373739786E18 * mem_do_prefetch - 1069547667 * decoded_imm + 4.5936722384435267E18 == 0
22188 * next_insn_opcode + 1.53119998471133338E18 * mem_do_prefetch + 356515889 * decoded_imm_j - 1.53122407948117555E18 == 0
next_insn_opcode + 2139095334 * instr_jal + 1069547667 * decoded_rd - 2139095334 == 0
4.294965245E9 * next_insn_opcode + 4.5936722373739786E18 * decoded_rd + 2139095334 * decoded_imm - 9.1873444768870533E18 == 0
2.147516414E9 * next_insn_opcode + 2.29679997706700006E18 * decoded_rd + 1069547667 * decoded_imm_j - 4.5936722384435267E18 == 0
next_insn_opcode - cached_insn_opcode + 171379102 * cpuregs_wrdata + 171379102 == 0
4.380866628659E12 * mem_do_prefetch + 1020 * decoded_imm + dbg_rs1val - 4.380866629679E12 == 0
7.0177252435202109E18 * mem_do_prefetch + 1633941490 * decoded_imm - q_ascii_instr - 7.0177252435201833E18 == 0
4.294966263E9 * mem_do_prefetch + decoded_imm - alu_out - 4.294966263E9 == 0
8.589934567E9 * mem_do_prefetch + 2 * decoded_imm - alu_eq - 8.589934568E9 == 0
8.589934567E9 * mem_do_prefetch + 2 * decoded_imm - alu_ltu - 8.589934568E9 == 0
2.19043281461E11 * mem_do_prefetch + 51 * decoded_imm_j - 1997 * dbg_rs1val - 2.19043333481E11 == 0
7.0176583173483546E17 * mem_do_prefetch + 163394149 * decoded_imm_j + 3994 * q_ascii_instr - 7.0177252447008E17 == 0
4.37657068958E12 * mem_do_prefetch + 1019 * decoded_imm_j + 66564 * alu_out - 4.37663962424E12 == 0
4.294966264E9 * mem_do_prefetch + decoded_imm_j + 39940 * alu_eq - 4.294967284E9 == 0
4.294946294E9 * mem_do_prefetch + decoded_imm_j + 19970 * alu_ltu - 4.294967284E9 == 0
4.294967284E9 * mem_do_prefetch + 4.294967284E9 * decoder_trigger_q + q_insn_imm - 4.294967284E9 == 0
1.073741821E11 * mem_do_prefetch + 25 * q_insn_imm + 4.294967284E9 * cpuregs_wrdata - 1.03079214816E11 == 0
1.073741821E11 * instr_jal - 25 * q_insn_imm - 4.294967284E9 * cpuregs_wrdata - 4.294967284E9 == 0
decoded_rs1 - 30 * decoder_trigger_q - q_insn_rs1 == 0
5 * decoded_rs1 - 5 * q_insn_rs1 - 6 * cpuregs_wrdata - 6 == 0
decoded_rs2 - 19 * decoder_trigger_q - q_insn_rs2 == 0
25 * decoded_rs2 - 25 * q_insn_rs2 - 19 * cpuregs_wrdata - 19 == 0
===========================================================================
..tick():::EXIT
trap == mem_wstrb
trap == pcpi_valid
trap == eoi
trap == trace_valid
trap == irq_delay
trap == irq_active
trap == timer
trap == pcpi_int_wr
trap == pcpi_int_wait
trap == pcpi_int_ready
trap == mem_wordsize
trap == mem_do_rdata
trap == mem_do_wdata
trap == mem_la_secondword
trap == mem_la_firstword_reg
trap == prefetched_high_word
trap == clear_prefetched_high_word
trap == instr_lui
trap == instr_auipc
trap == instr_jalr
trap == instr_beq
trap == instr_bne
trap == instr_blt
trap == instr_bge
trap == instr_bltu
trap == instr_bgeu
trap == instr_lb
trap == instr_lh
trap == instr_lbu
trap == instr_lhu
trap == instr_sb
trap == instr_sh
trap == instr_sw
trap == instr_slti
trap == instr_sltiu
trap == instr_xori
trap == instr_ori
trap == instr_andi
trap == instr_slli
trap == instr_srli
trap == instr_srai
trap == instr_add
trap == instr_sub
trap == instr_sll
trap == instr_slt
trap == instr_sltu
trap == instr_xor
trap == instr_srl
trap == instr_sra
trap == instr_or
trap == instr_and
trap == instr_rdcycle
trap == instr_rdcycleh
trap == instr_rdinstr
trap == instr_rdinstrh
trap == instr_ecall_ebreak
trap == instr_getq
trap == instr_setq
trap == instr_retirq
trap == instr_maskirq
trap == instr_waitirq
trap == instr_timer
trap == decoder_trigger
trap == decoder_trigger_q
trap == decoder_pseudo_trigger
trap == decoder_pseudo_trigger_q
trap == compressed_instr
trap == is_slli_srli_srai
trap == is_sb_sh_sw
trap == is_sll_srl_sra
trap == is_slti_blt_slt
trap == is_sltiu_bltu_sltu
trap == is_beq_bne_blt_bge_bltu_bgeu
trap == is_alu_reg_reg
trap == is_compare
trap == dbg_rs2val_valid
trap == dbg_next
trap == irq_state
trap == set_mem_do_rinst
trap == set_mem_do_rdata
trap == set_mem_do_wdata
trap == latched_branch
trap == latched_compr
trap == latched_trace
trap == latched_is_lu
trap == latched_is_lh
trap == latched_is_lb
trap == pcpi_timeout
trap == do_waitirq
trap == alu_wait
trap == alu_wait_2
trap == clear_prefetched_high_word_q
trap == orig(trap)
trap == orig(pcpi_valid)
trap == orig(eoi)
trap == orig(trace_valid)
trap == orig(irq_delay)
trap == orig(irq_active)
trap == orig(timer)
trap == orig(pcpi_int_wr)
trap == orig(pcpi_int_wait)
trap == orig(pcpi_int_ready)
trap == orig(mem_wordsize)
trap == orig(mem_do_rdata)
trap == orig(mem_do_wdata)
trap == orig(mem_la_secondword)
trap == orig(mem_la_firstword_reg)
trap == orig(last_mem_valid)
trap == orig(prefetched_high_word)
trap == orig(clear_prefetched_high_word)
trap == orig(instr_lui)
trap == orig(instr_auipc)
trap == orig(instr_jalr)
trap == orig(instr_beq)
trap == orig(instr_bne)
trap == orig(instr_blt)
trap == orig(instr_bge)
trap == orig(instr_bltu)
trap == orig(instr_bgeu)
trap == orig(instr_lb)
trap == orig(instr_lh)
trap == orig(instr_lbu)
trap == orig(instr_lhu)
trap == orig(instr_sb)
trap == orig(instr_sh)
trap == orig(instr_sw)
trap == orig(instr_slti)
trap == orig(instr_sltiu)
trap == orig(instr_xori)
trap == orig(instr_ori)
trap == orig(instr_andi)
trap == orig(instr_slli)
trap == orig(instr_srli)
trap == orig(instr_srai)
trap == orig(instr_add)
trap == orig(instr_sub)
trap == orig(instr_sll)
trap == orig(instr_slt)
trap == orig(instr_sltu)
trap == orig(instr_xor)
trap == orig(instr_srl)
trap == orig(instr_sra)
trap == orig(instr_or)
trap == orig(instr_and)
trap == orig(instr_rdcycle)
trap == orig(instr_rdcycleh)
trap == orig(instr_rdinstr)
trap == orig(instr_rdinstrh)
trap == orig(instr_ecall_ebreak)
trap == orig(instr_getq)
trap == orig(instr_setq)
trap == orig(instr_retirq)
trap == orig(instr_maskirq)
trap == orig(instr_waitirq)
trap == orig(instr_timer)
trap == orig(decoder_trigger)
trap == orig(decoder_pseudo_trigger)
trap == orig(compressed_instr)
trap == orig(is_slli_srli_srai)
trap == orig(is_sb_sh_sw)
trap == orig(is_sll_srl_sra)
trap == orig(is_slti_blt_slt)
trap == orig(is_sltiu_bltu_sltu)
trap == orig(is_beq_bne_blt_bge_bltu_bgeu)
trap == orig(is_alu_reg_reg)
trap == orig(is_compare)
trap == orig(dbg_rs2val_valid)
trap == orig(irq_state)
trap == orig(set_mem_do_rinst)
trap == orig(set_mem_do_rdata)
trap == orig(set_mem_do_wdata)
trap == orig(latched_store)
trap == orig(latched_stalu)
trap == orig(latched_compr)
trap == orig(latched_trace)
trap == orig(latched_is_lu)
trap == orig(latched_is_lh)
trap == orig(latched_is_lb)
trap == orig(pcpi_timeout)
trap == orig(do_waitirq)
trap == orig(alu_wait)
trap == orig(alu_wait_2)
trap == orig(clear_prefetched_high_word_q)
mem_valid == mem_instr
mem_valid == mem_state
mem_valid == mem_do_rinst
mem_valid == last_mem_valid
mem_valid == dbg_valid_insn
mem_valid == orig(mem_do_rinst)
mem_valid == orig(dbg_valid_insn)
mem_addr == reg_next_pc
mem_addr == orig(reg_next_pc)
mem_wdata == orig(mem_wdata)
mem_la_wdata == reg_op2
mem_la_wdata == orig(mem_la_wdata)
mem_la_wdata == orig(reg_op2)
mem_la_wstrb == orig(mem_la_wstrb)
pcpi_insn == trace_data
pcpi_insn == reg_sh
pcpi_insn == irq_pending
pcpi_insn == pcpi_int_rd
pcpi_insn == mem_16bit_buffer
pcpi_insn == dbg_rs2val
pcpi_insn == current_pc
pcpi_insn == pcpi_timeout_counter
pcpi_insn == next_irq_pending
pcpi_insn == alu_out_0
pcpi_insn == alu_out_0_q
pcpi_insn == decoded_rs
pcpi_insn == orig(pcpi_insn)
pcpi_insn == orig(trace_data)
pcpi_insn == orig(reg_out)
pcpi_insn == orig(reg_sh)
pcpi_insn == orig(irq_pending)
pcpi_insn == orig(pcpi_int_rd)
pcpi_insn == orig(mem_16bit_buffer)
pcpi_insn == orig(dbg_rs2val)
pcpi_insn == orig(current_pc)
pcpi_insn == orig(pcpi_timeout_counter)
pcpi_insn == orig(next_irq_pending)
pcpi_insn == orig(alu_out_0)
pcpi_insn == orig(alu_out_0_q)
pcpi_insn == orig(decoded_rs)
count_instr == orig(count_instr)
reg_op1 == orig(reg_op1)
next_insn_opcode == mem_rdata_q
next_insn_opcode == cached_insn_opcode
next_insn_opcode == orig(next_insn_opcode)
next_insn_opcode == orig(mem_rdata_word)
next_insn_opcode == orig(mem_rdata_q)
dbg_insn_opcode == q_insn_opcode
dbg_insn_opcode == orig(dbg_insn_opcode)
dbg_insn_addr == orig(dbg_insn_addr)
irq_mask == orig(irq_mask)
mem_do_prefetch == dbg_rs1val_valid
mem_do_prefetch == latched_store
mem_do_prefetch == orig(mem_do_prefetch)
mem_do_prefetch == orig(dbg_rs1val_valid)
instr_jal == is_lui_auipc_jal
instr_jal == orig(instr_jal)
instr_jal == orig(is_lui_auipc_jal)
instr_lw == is_lb_lh_lw_lbu_lhu
instr_lw == is_lbu_lhu_lw
instr_lw == orig(instr_lw)
instr_lw == orig(is_lb_lh_lw_lbu_lhu)
instr_lw == orig(is_lbu_lhu_lw)
instr_addi == is_jalr_addi_slti_sltiu_xori_ori_andi
instr_addi == is_alu_reg_imm
instr_addi == latched_stalu
instr_addi == cpuregs_write
instr_addi == orig(instr_addi)
instr_addi == orig(is_jalr_addi_slti_sltiu_xori_ori_andi)
instr_addi == orig(is_alu_reg_imm)
decoded_rd == dbg_insn_rd
decoded_rd == q_insn_rd
decoded_rd == cached_insn_rd
decoded_rd == latched_rd
decoded_rd == orig(decoded_rd)
decoded_rd == orig(dbg_insn_rd)
decoded_rd == orig(q_insn_rd)
decoded_rd == orig(cached_insn_rd)
decoded_rd == orig(latched_rd)
decoded_rs1 == dbg_insn_rs1
decoded_rs1 == q_insn_rs1
decoded_rs1 == cached_insn_rs1
decoded_rs1 == orig(decoded_rs1)
decoded_rs1 == orig(dbg_insn_rs1)
decoded_rs1 == orig(cached_insn_rs1)
decoded_rs2 == dbg_insn_rs2
decoded_rs2 == q_insn_rs2
decoded_rs2 == cached_insn_rs2
decoded_rs2 == orig(decoded_rs2)
decoded_rs2 == orig(dbg_insn_rs2)
decoded_rs2 == orig(cached_insn_rs2)
decoded_imm == dbg_insn_imm
decoded_imm == q_insn_imm
decoded_imm == cached_insn_imm
decoded_imm == orig(decoded_imm)
decoded_imm == orig(dbg_insn_imm)
decoded_imm == orig(cached_insn_imm)
decoded_imm_j == orig(decoded_imm_j)
is_lui_auipc_jal_jalr_addi_add_sub == orig(is_lui_auipc_jal_jalr_addi_add_sub)
new_ascii_instr == dbg_ascii_instr
new_ascii_instr == q_ascii_instr
new_ascii_instr == cached_ascii_instr
new_ascii_instr == orig(new_ascii_instr)
new_ascii_instr == orig(dbg_ascii_instr)
new_ascii_instr == orig(cached_ascii_instr)
dbg_rs1val == cpuregs_rs1
dbg_rs1val == orig(dbg_rs1val)
dbg_rs1val == orig(cpuregs_rs1)
alu_out == alu_out_q
alu_out == alu_add_sub
alu_out == orig(alu_out)
alu_out == orig(alu_add_sub)
alu_shl == orig(alu_shl)
alu_shr == orig(alu_shr)
alu_eq == orig(alu_eq)
alu_ltu == alu_lts
alu_ltu == orig(alu_ltu)
alu_ltu == orig(alu_lts)
cpuregs_rs2 == orig(cpuregs_rs2)
trap == 0
mem_valid == 1
mem_la_wdata >= -1
mem_la_wstrb == 15
pcpi_insn == -1
reg_pc one of { 0, 8, 12 }
reg_out one of { -1, 13, 1020 }
irq_mask == 4294967295L
mem_do_prefetch one of { 0, 1 }
instr_jal one of { 0, 1 }
instr_lw one of { 0, 1 }
instr_addi one of { 0, 1 }
decoded_rd one of { 0, 1, 2 }
decoded_rs2 >= 0
decoded_imm >= 0
is_lui_auipc_jal_jalr_addi_add_sub one of { 0, 1 }
new_ascii_instr one of { 27767, 6971756, 1633969257 }
dbg_rs1val >= -1
cpu_state one of { 1, 64 }
dbg_ascii_state one of { 439788790632L, 465541358957L }
alu_out >= -1
alu_shl >= -1
alu_shr >= -1
alu_eq one of { -1, 0, 1 }
alu_ltu one of { -1, 0, 1 }
cpuregs_wrdata >= -1
cpuregs_rs2 one of { -1, 0, 1020 }
trap < mem_addr
trap != mem_la_wdata
trap < count_cycle
trap < count_instr
trap <= reg_pc
trap <= reg_op1
trap != reg_out
trap <= next_insn_opcode
trap < dbg_insn_opcode
trap <= dbg_insn_addr
trap < mem_rdata_word
trap <= mem_do_prefetch
trap <= instr_jal
trap <= instr_lw
trap <= instr_addi
trap <= decoded_rd
trap <= decoded_rs1
trap <= decoded_rs2
trap <= decoded_imm
trap < decoded_imm_j
trap <= is_lui_auipc_jal_jalr_addi_add_sub
trap < new_ascii_instr
trap < cpu_state
trap < dbg_ascii_state
trap != alu_out
trap != cpuregs_wrdata
trap <= orig(mem_valid)
trap < orig(mem_addr)
trap <= orig(mem_wstrb)
trap < orig(count_cycle)
trap <= orig(reg_pc)
trap <= orig(decoder_trigger_q)
trap < orig(q_ascii_instr)
trap <= orig(q_insn_imm)
trap < orig(q_insn_opcode)
trap <= orig(q_insn_rs1)
trap <= orig(q_insn_rs2)
trap <= orig(cached_insn_opcode)
trap < orig(cpu_state)
trap < orig(dbg_ascii_state)
trap != orig(alu_out_q)
trap != orig(cpuregs_wrdata)
mem_valid < mem_addr
mem_valid < count_cycle
mem_valid <= count_instr
mem_valid != reg_pc
mem_valid != reg_out
mem_valid < dbg_insn_opcode
mem_valid != dbg_insn_addr
mem_valid < mem_rdata_word
mem_valid >= mem_do_prefetch
mem_valid >= instr_jal
mem_valid >= instr_lw
mem_valid >= instr_addi
mem_valid < decoded_imm_j
mem_valid >= is_lui_auipc_jal_jalr_addi_add_sub
mem_valid < new_ascii_instr
mem_valid <= cpu_state
mem_valid < dbg_ascii_state
mem_valid != alu_shl
mem_valid >= alu_eq
mem_valid >= alu_ltu
mem_valid != cpuregs_rs2
mem_valid >= orig(mem_valid)
mem_valid < orig(mem_addr)
mem_valid != orig(mem_wstrb)
mem_valid < orig(count_cycle)
mem_valid != orig(reg_pc)
mem_valid >= orig(decoder_trigger_q)
mem_valid < orig(q_ascii_instr)
mem_valid < orig(q_insn_opcode)
mem_valid <= orig(cpu_state)
mem_valid < orig(dbg_ascii_state)
mem_valid != orig(alu_out_q)
mem_valid != orig(cpuregs_wrdata)
mem_addr != mem_la_wstrb
mem_addr > pcpi_insn
mem_addr < count_cycle
mem_addr >= reg_pc
mem_addr != reg_out
mem_addr < dbg_insn_opcode
mem_addr != dbg_insn_addr
mem_addr < irq_mask
mem_addr < mem_rdata_word
mem_addr > mem_do_prefetch
mem_addr > instr_jal
mem_addr > instr_lw
mem_addr > instr_addi
mem_addr > decoded_rd
mem_addr != decoded_rs1
mem_addr != decoded_rs2
mem_addr != decoded_imm
mem_addr < decoded_imm_j
mem_addr > is_lui_auipc_jal_jalr_addi_add_sub
mem_addr < new_ascii_instr
mem_addr != cpu_state
mem_addr < dbg_ascii_state
mem_addr > alu_eq
mem_addr > alu_ltu
mem_addr != cpuregs_rs2
mem_addr > orig(mem_valid)
mem_addr <= orig(mem_addr)
mem_addr != orig(mem_wstrb)
mem_addr < orig(count_cycle)
mem_addr > orig(decoder_trigger_q)
mem_addr < orig(q_ascii_instr)
mem_addr != orig(q_insn_imm)
mem_addr < orig(q_insn_opcode)
mem_addr != orig(q_insn_rs1)
mem_addr != orig(q_insn_rs2)
mem_addr != orig(cpu_state)
mem_addr < orig(dbg_ascii_state)
mem_addr != orig(alu_out_q)
mem_addr != orig(cpuregs_wrdata)
mem_wdata >= pcpi_insn
mem_wdata < count_cycle
mem_wdata < count_instr
mem_wdata <= reg_op1
mem_wdata < dbg_insn_opcode
mem_wdata < irq_mask
mem_wdata < mem_rdata_word
mem_wdata < decoded_imm_j
mem_wdata < new_ascii_instr
mem_wdata != cpu_state
mem_wdata < dbg_ascii_state
mem_wdata != alu_out
mem_wdata != alu_ltu
mem_wdata != cpuregs_wrdata
mem_wdata < orig(count_cycle)
mem_wdata < orig(q_ascii_instr)
mem_wdata < orig(q_insn_opcode)
mem_wdata < orig(dbg_ascii_state)
mem_la_wdata >= pcpi_insn
mem_la_wdata != count_cycle
mem_la_wdata != count_instr
mem_la_wdata < dbg_insn_opcode
mem_la_wdata < irq_mask
mem_la_wdata < mem_rdata_word
instr_lw % mem_la_wdata == 0
mem_la_wdata != instr_lw
mem_la_wdata != decoded_rd
mem_la_wdata <= decoded_imm
mem_la_wdata <= decoded_imm_j
mem_la_wdata < new_ascii_instr
mem_la_wdata != cpu_state
mem_la_wdata < dbg_ascii_state
mem_la_wdata <= alu_out
alu_eq % mem_la_wdata == 0
mem_la_wdata >= alu_eq
mem_la_wdata >= alu_ltu
mem_la_wdata != cpuregs_rs2
mem_la_wdata != orig(mem_addr)
mem_la_wdata != orig(count_cycle)
mem_la_wdata != orig(decoder_trigger_q)
mem_la_wdata < orig(q_ascii_instr)
orig(q_insn_imm) % mem_la_wdata == 0
mem_la_wdata < orig(q_insn_opcode)
mem_la_wdata != orig(q_insn_rs1)
mem_la_wdata != orig(cpu_state)
mem_la_wdata < orig(dbg_ascii_state)
mem_la_wstrb != count_cycle
mem_la_wstrb > reg_pc
mem_la_wstrb != reg_out
mem_la_wstrb < dbg_insn_opcode
mem_la_wstrb != dbg_insn_addr
mem_la_wstrb < mem_rdata_word
mem_la_wstrb > mem_do_prefetch
mem_la_wstrb > instr_jal
mem_la_wstrb > instr_lw
mem_la_wstrb > instr_addi
mem_la_wstrb > decoded_rd
mem_la_wstrb != decoded_rs1
mem_la_wstrb != decoded_rs2
mem_la_wstrb != decoded_imm
mem_la_wstrb < decoded_imm_j
mem_la_wstrb > is_lui_auipc_jal_jalr_addi_add_sub
mem_la_wstrb < new_ascii_instr
mem_la_wstrb != cpu_state
mem_la_wstrb < dbg_ascii_state
mem_la_wstrb != alu_shl
mem_la_wstrb > alu_eq
mem_la_wstrb > alu_ltu
mem_la_wstrb != cpuregs_rs2
mem_la_wstrb > orig(mem_valid)
mem_la_wstrb != orig(mem_addr)
mem_la_wstrb >= orig(mem_wstrb)
mem_la_wstrb != orig(count_cycle)
mem_la_wstrb != orig(reg_pc)
mem_la_wstrb > orig(decoder_trigger_q)
mem_la_wstrb < orig(q_ascii_instr)
mem_la_wstrb != orig(q_insn_imm)
mem_la_wstrb < orig(q_insn_opcode)
mem_la_wstrb != orig(q_insn_rs1)
mem_la_wstrb != orig(q_insn_rs2)
mem_la_wstrb != orig(cpu_state)
mem_la_wstrb < orig(dbg_ascii_state)
mem_la_wstrb != orig(alu_out_q)
mem_la_wstrb != orig(cpuregs_wrdata)
pcpi_insn < count_cycle
pcpi_insn < count_instr
pcpi_insn < reg_pc
pcpi_insn < reg_op1
pcpi_insn <= reg_out
pcpi_insn < next_insn_opcode
pcpi_insn < dbg_insn_opcode
pcpi_insn < dbg_insn_addr
pcpi_insn < mem_rdata_word
pcpi_insn < mem_do_prefetch
pcpi_insn < instr_jal
pcpi_insn < instr_lw
pcpi_insn < instr_addi
pcpi_insn < decoded_rd
pcpi_insn < decoded_rs1
pcpi_insn < decoded_rs2
pcpi_insn < decoded_imm
pcpi_insn < decoded_imm_j
pcpi_insn < is_lui_auipc_jal_jalr_addi_add_sub
pcpi_insn < new_ascii_instr
pcpi_insn <= dbg_rs1val
pcpi_insn < cpu_state
pcpi_insn < dbg_ascii_state
pcpi_insn <= alu_out
pcpi_insn <= alu_shl
pcpi_insn <= alu_shr
pcpi_insn <= alu_eq
pcpi_insn <= alu_ltu
pcpi_insn <= cpuregs_wrdata
pcpi_insn <= cpuregs_rs2
pcpi_insn < orig(mem_valid)
pcpi_insn < orig(mem_addr)
pcpi_insn < orig(mem_wstrb)
pcpi_insn < orig(count_cycle)
pcpi_insn < orig(reg_pc)
pcpi_insn < orig(decoder_trigger_q)
pcpi_insn < orig(q_ascii_instr)
pcpi_insn < orig(q_insn_imm)
pcpi_insn < orig(q_insn_opcode)
pcpi_insn < orig(q_insn_rs1)
pcpi_insn < orig(q_insn_rs2)
pcpi_insn < orig(cached_insn_opcode)
pcpi_insn < orig(cpu_state)
pcpi_insn < orig(dbg_ascii_state)
pcpi_insn <= orig(alu_out_q)
pcpi_insn <= orig(cpuregs_wrdata)
count_cycle > count_instr
count_cycle > reg_pc
count_cycle != reg_op1
count_cycle != reg_out
count_cycle != next_insn_opcode
count_cycle < dbg_insn_opcode
count_cycle > dbg_insn_addr
count_cycle < irq_mask
count_cycle < mem_rdata_word
count_cycle > mem_do_prefetch
count_cycle > instr_jal
count_cycle > instr_lw
count_cycle > instr_addi
count_cycle > decoded_rd
count_cycle > decoded_rs1
count_cycle != decoded_rs2
count_cycle != decoded_imm
count_cycle < decoded_imm_j
count_cycle > is_lui_auipc_jal_jalr_addi_add_sub
count_cycle < new_ascii_instr
count_cycle != dbg_rs1val
count_cycle != cpu_state
count_cycle < dbg_ascii_state
count_cycle != alu_out
count_cycle != alu_shl
count_cycle != alu_shr
count_cycle > alu_eq
count_cycle > alu_ltu
count_cycle != cpuregs_wrdata
count_cycle != cpuregs_rs2
count_cycle > orig(mem_valid)
count_cycle != orig(mem_addr)
count_cycle > orig(mem_wstrb)
count_cycle > orig(count_cycle)
count_cycle > orig(reg_pc)
count_cycle > orig(decoder_trigger_q)
count_cycle < orig(q_ascii_instr)
count_cycle != orig(q_insn_imm)
count_cycle < orig(q_insn_opcode)
count_cycle > orig(q_insn_rs1)
count_cycle != orig(q_insn_rs2)
count_cycle != orig(cached_insn_opcode)
count_cycle != orig(cpu_state)
count_cycle < orig(dbg_ascii_state)
count_cycle != orig(alu_out_q)
count_cycle > orig(cpuregs_wrdata)
count_instr != reg_op1
count_instr != reg_out
count_instr != next_insn_opcode
count_instr < dbg_insn_opcode
count_instr < irq_mask
count_instr < mem_rdata_word
count_instr >= mem_do_prefetch
count_instr > instr_jal
count_instr > instr_lw
count_instr >= instr_addi
count_instr >= decoded_rd
count_instr != decoded_rs1
count_instr != decoded_rs2
count_instr != decoded_imm
count_instr < decoded_imm_j
count_instr >= is_lui_auipc_jal_jalr_addi_add_sub
count_instr < new_ascii_instr
count_instr != dbg_rs1val
count_instr < dbg_ascii_state
count_instr != alu_out
count_instr != alu_shl
count_instr != alu_shr
count_instr > alu_eq
count_instr >= alu_ltu
count_instr != cpuregs_wrdata
count_instr != cpuregs_rs2
count_instr >= orig(mem_valid)
count_instr != orig(mem_wstrb)
count_instr < orig(count_cycle)
count_instr > orig(decoder_trigger_q)
count_instr < orig(q_ascii_instr)
count_instr != orig(q_insn_imm)
count_instr < orig(q_insn_opcode)
count_instr != orig(q_insn_rs1)
count_instr != orig(q_insn_rs2)
count_instr != orig(cached_insn_opcode)
count_instr < orig(dbg_ascii_state)
count_instr != orig(alu_out_q)
count_instr != orig(cpuregs_wrdata)
reg_pc != reg_out
reg_pc < dbg_insn_opcode
reg_pc <= dbg_insn_addr
reg_pc < irq_mask
reg_pc < mem_rdata_word
reg_pc != mem_do_prefetch
reg_pc >= instr_jal
reg_pc >= instr_lw
reg_pc != instr_addi
reg_pc != decoded_rd
reg_pc != decoded_rs2
reg_pc != decoded_imm
reg_pc < decoded_imm_j
reg_pc != is_lui_auipc_jal_jalr_addi_add_sub
reg_pc < new_ascii_instr
reg_pc != cpu_state
reg_pc < dbg_ascii_state
reg_pc >= alu_eq
reg_pc != alu_ltu
reg_pc != cpuregs_rs2
reg_pc != orig(mem_valid)
reg_pc <= orig(mem_addr)
reg_pc < orig(count_cycle)
reg_pc <= orig(reg_pc)
reg_pc >= orig(decoder_trigger_q)
reg_pc < orig(q_ascii_instr)
reg_pc != orig(q_insn_imm)
reg_pc < orig(q_insn_opcode)
reg_pc != orig(q_insn_rs2)
reg_pc != orig(cpu_state)
reg_pc < orig(dbg_ascii_state)
reg_pc != orig(alu_out_q)
reg_pc != orig(cpuregs_wrdata)
reg_op1 < dbg_insn_opcode
reg_op1 < irq_mask
reg_op1 < mem_rdata_word
reg_op1 >= instr_jal
reg_op1 >= instr_lw
reg_op1 < decoded_imm_j
reg_op1 < new_ascii_instr
reg_op1 >= dbg_rs1val
reg_op1 != cpu_state
reg_op1 < dbg_ascii_state
reg_op1 != alu_out
reg_op1 >= alu_shr
reg_op1 >= alu_eq
reg_op1 != alu_ltu
reg_op1 != cpuregs_wrdata
reg_op1 != cpuregs_rs2
reg_op1 >= orig(mem_wstrb)
reg_op1 != orig(count_cycle)
reg_op1 >= orig(decoder_trigger_q)
reg_op1 < orig(q_ascii_instr)
reg_op1 < orig(q_insn_opcode)
reg_op1 < orig(dbg_ascii_state)
reg_op1 != orig(alu_out_q)
reg_op1 > orig(cpuregs_wrdata)
reg_out < dbg_insn_opcode
reg_out != dbg_insn_addr
reg_out < irq_mask
reg_out < mem_rdata_word
reg_out != mem_do_prefetch
instr_jal % reg_out == 0
reg_out != instr_jal
instr_lw % reg_out == 0
reg_out != instr_lw
reg_out != instr_addi
reg_out != decoded_rd
reg_out != decoded_rs1
reg_out != decoded_rs2
reg_out <= decoded_imm_j
reg_out != is_lui_auipc_jal_jalr_addi_add_sub
reg_out < new_ascii_instr
reg_out != cpu_state
reg_out < dbg_ascii_state
reg_out != orig(mem_valid)
reg_out != orig(mem_addr)
orig(mem_wstrb) % reg_out == 0
reg_out != orig(mem_wstrb)
reg_out != orig(count_cycle)
reg_out != orig(reg_pc)
orig(decoder_trigger_q) % reg_out == 0
reg_out != orig(decoder_trigger_q)
reg_out < orig(q_ascii_instr)
reg_out < orig(q_insn_opcode)
reg_out != orig(q_insn_rs1)
reg_out != orig(q_insn_rs2)
reg_out != orig(cpu_state)
reg_out < orig(dbg_ascii_state)
next_insn_opcode <= dbg_insn_opcode
next_insn_opcode < irq_mask
next_insn_opcode != mem_rdata_word
next_insn_opcode >= instr_lw
next_insn_opcode != decoded_imm_j
next_insn_opcode != new_ascii_instr
next_insn_opcode >= dbg_rs1val
next_insn_opcode != cpu_state
next_insn_opcode < dbg_ascii_state
next_insn_opcode != alu_out
next_insn_opcode >= alu_eq
next_insn_opcode != cpuregs_wrdata
next_insn_opcode != cpuregs_rs2
next_insn_opcode != orig(count_cycle)
next_insn_opcode >= orig(decoder_trigger_q)
next_insn_opcode != orig(q_ascii_instr)
next_insn_opcode <= orig(q_insn_opcode)
next_insn_opcode <= orig(cached_insn_opcode)
next_insn_opcode < orig(dbg_ascii_state)
next_insn_opcode != orig(alu_out_q)
dbg_insn_opcode > dbg_insn_addr
dbg_insn_opcode < irq_mask
dbg_insn_opcode != mem_rdata_word
dbg_insn_opcode > mem_do_prefetch
dbg_insn_opcode > instr_jal
dbg_insn_opcode > instr_lw
dbg_insn_opcode > instr_addi
dbg_insn_opcode > decoded_rd
dbg_insn_opcode > decoded_rs1
dbg_insn_opcode > decoded_rs2
dbg_insn_opcode != decoded_imm
dbg_insn_opcode != decoded_imm_j
dbg_insn_opcode > is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_opcode != new_ascii_instr
dbg_insn_opcode > dbg_rs1val
dbg_insn_opcode > cpu_state
dbg_insn_opcode < dbg_ascii_state
dbg_insn_opcode > alu_out
dbg_insn_opcode > alu_shl
dbg_insn_opcode > alu_shr
dbg_insn_opcode > alu_eq
dbg_insn_opcode > alu_ltu
dbg_insn_opcode > cpuregs_wrdata
dbg_insn_opcode > cpuregs_rs2
dbg_insn_opcode > orig(mem_valid)
dbg_insn_opcode > orig(mem_addr)
dbg_insn_opcode > orig(mem_wstrb)
dbg_insn_opcode > orig(count_cycle)
dbg_insn_opcode > orig(reg_pc)
dbg_insn_opcode > orig(decoder_trigger_q)
dbg_insn_opcode != orig(q_ascii_instr)
dbg_insn_opcode != orig(q_insn_imm)
dbg_insn_opcode >= orig(q_insn_opcode)
dbg_insn_opcode > orig(q_insn_rs1)
dbg_insn_opcode > orig(q_insn_rs2)
dbg_insn_opcode >= orig(cached_insn_opcode)
dbg_insn_opcode > orig(cpu_state)
dbg_insn_opcode < orig(dbg_ascii_state)
dbg_insn_opcode > orig(alu_out_q)
dbg_insn_opcode > orig(cpuregs_wrdata)
dbg_insn_addr < irq_mask
dbg_insn_addr < mem_rdata_word
dbg_insn_addr != mem_do_prefetch
dbg_insn_addr >= instr_jal
dbg_insn_addr >= instr_lw
dbg_insn_addr != instr_addi
dbg_insn_addr != decoded_rd
dbg_insn_addr != decoded_rs2
dbg_insn_addr != decoded_imm
dbg_insn_addr < decoded_imm_j
dbg_insn_addr != is_lui_auipc_jal_jalr_addi_add_sub
dbg_insn_addr < new_ascii_instr
dbg_insn_addr != cpu_state
dbg_insn_addr < dbg_ascii_state
dbg_insn_addr >= alu_eq
dbg_insn_addr != alu_ltu
dbg_insn_addr != cpuregs_rs2
dbg_insn_addr != orig(mem_valid)
dbg_insn_addr != orig(mem_addr)
dbg_insn_addr >= orig(mem_wstrb)
dbg_insn_addr < orig(count_cycle)
dbg_insn_addr >= orig(reg_pc)
dbg_insn_addr >= orig(decoder_trigger_q)
dbg_insn_addr < orig(q_ascii_instr)
dbg_insn_addr != orig(q_insn_imm)
dbg_insn_addr < orig(q_insn_opcode)
dbg_insn_addr != orig(q_insn_rs2)
dbg_insn_addr != orig(cpu_state)
dbg_insn_addr < orig(dbg_ascii_state)
dbg_insn_addr != orig(alu_out_q)
dbg_insn_addr != orig(cpuregs_wrdata)
irq_mask > mem_rdata_word
irq_mask > mem_do_prefetch
irq_mask > instr_jal
irq_mask > instr_lw
irq_mask > instr_addi
irq_mask > decoded_rd
irq_mask > decoded_rs1
irq_mask > decoded_rs2
irq_mask > decoded_imm
irq_mask > decoded_imm_j
irq_mask > is_lui_auipc_jal_jalr_addi_add_sub
irq_mask > new_ascii_instr
irq_mask > dbg_rs1val
irq_mask > cpu_state
irq_mask < dbg_ascii_state
irq_mask > alu_out
irq_mask > alu_shl
irq_mask > alu_shr
irq_mask > alu_eq
irq_mask > alu_ltu
irq_mask > cpuregs_wrdata
irq_mask > cpuregs_rs2
irq_mask > orig(mem_valid)
irq_mask > orig(mem_addr)
irq_mask > orig(mem_wstrb)
irq_mask > orig(count_cycle)
irq_mask > orig(reg_pc)
irq_mask > orig(decoder_trigger_q)
irq_mask > orig(q_ascii_instr)
irq_mask > orig(q_insn_imm)
irq_mask > orig(q_insn_opcode)
irq_mask > orig(q_insn_rs1)
irq_mask > orig(q_insn_rs2)
irq_mask > orig(cached_insn_opcode)
irq_mask > orig(cpu_state)
irq_mask != orig(dbg_ascii_state)
irq_mask > orig(alu_out_q)
irq_mask > orig(cpuregs_wrdata)
mem_rdata_word > mem_do_prefetch
mem_rdata_word > instr_jal
mem_rdata_word > instr_lw
mem_rdata_word > instr_addi
mem_rdata_word > decoded_rd
mem_rdata_word > decoded_rs1
mem_rdata_word > decoded_rs2
mem_rdata_word != decoded_imm
mem_rdata_word != decoded_imm_j
mem_rdata_word > is_lui_auipc_jal_jalr_addi_add_sub
mem_rdata_word != new_ascii_instr
mem_rdata_word > dbg_rs1val
mem_rdata_word > cpu_state
mem_rdata_word < dbg_ascii_state
mem_rdata_word > alu_out
mem_rdata_word != alu_shl
mem_rdata_word > alu_shr
mem_rdata_word > alu_eq
mem_rdata_word > alu_ltu
mem_rdata_word > cpuregs_wrdata
mem_rdata_word > cpuregs_rs2
mem_rdata_word > orig(mem_valid)
mem_rdata_word > orig(mem_addr)
mem_rdata_word > orig(mem_wstrb)
mem_rdata_word > orig(count_cycle)
mem_rdata_word > orig(reg_pc)
mem_rdata_word > orig(decoder_trigger_q)
mem_rdata_word != orig(q_ascii_instr)
mem_rdata_word != orig(q_insn_imm)
mem_rdata_word != orig(q_insn_opcode)
mem_rdata_word > orig(q_insn_rs1)
mem_rdata_word > orig(q_insn_rs2)
mem_rdata_word != orig(cached_insn_opcode)
mem_rdata_word > orig(cpu_state)
mem_rdata_word < orig(dbg_ascii_state)
mem_rdata_word > orig(alu_out_q)
mem_rdata_word > orig(cpuregs_wrdata)
mem_do_prefetch != instr_jal
mem_do_prefetch >= instr_lw
mem_do_prefetch >= instr_addi
mem_do_prefetch <= decoded_rd
mem_do_prefetch < decoded_imm_j
mem_do_prefetch < new_ascii_instr
mem_do_prefetch <= cpu_state
mem_do_prefetch < dbg_ascii_state
mem_do_prefetch >= alu_eq
mem_do_prefetch >= alu_ltu
mem_do_prefetch != cpuregs_rs2
mem_do_prefetch <= orig(mem_valid)
mem_do_prefetch < orig(mem_addr)
mem_do_prefetch < orig(count_cycle)
mem_do_prefetch != orig(reg_pc)
mem_do_prefetch < orig(q_ascii_instr)
mem_do_prefetch < orig(q_insn_opcode)
mem_do_prefetch <= orig(cpu_state)
mem_do_prefetch < orig(dbg_ascii_state)
mem_do_prefetch != orig(alu_out_q)
mem_do_prefetch % orig(alu_out_q) == 0
mem_do_prefetch != orig(cpuregs_wrdata)
instr_jal != decoded_rd
instr_jal <= decoded_rs1
instr_jal <= decoded_rs2
instr_jal <= decoded_imm
instr_jal < decoded_imm_j
instr_jal <= is_lui_auipc_jal_jalr_addi_add_sub
instr_jal < new_ascii_instr
instr_jal < cpu_state
instr_jal < dbg_ascii_state
instr_jal != alu_out
instr_jal != cpuregs_wrdata
instr_jal % cpuregs_wrdata == 0
instr_jal < orig(mem_addr)
instr_jal < orig(count_cycle)
instr_jal <= orig(reg_pc)
instr_jal >= orig(decoder_trigger_q)
instr_jal < orig(q_ascii_instr)
instr_jal < orig(q_insn_opcode)
instr_jal <= orig(q_insn_rs1)
instr_jal <= orig(q_insn_rs2)
instr_jal < orig(cpu_state)
instr_jal < orig(dbg_ascii_state)
instr_jal != orig(alu_out_q)
instr_jal != orig(cpuregs_wrdata)
instr_lw <= decoded_rd
instr_lw <= decoded_rs1
instr_lw != decoded_rs2
instr_lw != decoded_imm
instr_lw < decoded_imm_j
instr_lw != is_lui_auipc_jal_jalr_addi_add_sub
instr_lw < new_ascii_instr
instr_lw <= cpu_state
instr_lw < dbg_ascii_state
instr_lw != alu_out
instr_lw % alu_out == 0
instr_lw != cpuregs_wrdata
instr_lw % cpuregs_wrdata == 0
instr_lw != cpuregs_rs2
instr_lw <= orig(mem_valid)
instr_lw < orig(mem_addr)
instr_lw < orig(count_cycle)
instr_lw <= orig(reg_pc)
instr_lw < orig(q_ascii_instr)
instr_lw < orig(q_insn_opcode)
instr_lw <= orig(q_insn_rs1)
instr_lw != orig(q_insn_rs2)
instr_lw <= orig(cached_insn_opcode)
instr_lw % orig(cpu_state) == 0
instr_lw <= orig(cpu_state)
instr_lw < orig(dbg_ascii_state)
instr_lw != orig(alu_out_q)
instr_lw % orig(alu_out_q) == 0
instr_lw != orig(cpuregs_wrdata)
instr_addi <= decoded_rd
instr_addi != decoded_rs1
instr_addi <= decoded_rs2
instr_addi <= decoded_imm
instr_addi < decoded_imm_j
instr_addi <= is_lui_auipc_jal_jalr_addi_add_sub
instr_addi < new_ascii_instr
instr_addi < cpu_state
instr_addi < dbg_ascii_state
instr_addi >= alu_eq
instr_addi >= alu_ltu
instr_addi <= orig(mem_valid)
instr_addi < orig(mem_addr)
instr_addi < orig(count_cycle)
instr_addi != orig(reg_pc)
instr_addi < orig(q_ascii_instr)
instr_addi <= orig(q_insn_imm)
instr_addi < orig(q_insn_opcode)
instr_addi != orig(q_insn_rs1)
instr_addi <= orig(q_insn_rs2)
instr_addi < orig(cpu_state)
instr_addi < orig(dbg_ascii_state)
instr_addi != orig(alu_out_q)
instr_addi % orig(alu_out_q) == 0
instr_addi != orig(cpuregs_wrdata)
decoded_rd != decoded_rs2
decoded_rd != decoded_imm
decoded_rd < decoded_imm_j
decoded_rd < new_ascii_instr
decoded_rd != cpu_state
decoded_rd < dbg_ascii_state
decoded_rd >= alu_eq
decoded_rd >= alu_ltu
decoded_rd != cpuregs_rs2
decoded_rd < orig(mem_addr)
decoded_rd < orig(count_cycle)
decoded_rd != orig(reg_pc)
decoded_rd < orig(q_ascii_instr)
decoded_rd < orig(q_insn_opcode)
decoded_rd != orig(q_insn_rs2)
decoded_rd != orig(cpu_state)
decoded_rd < orig(dbg_ascii_state)
decoded_rd != orig(alu_out_q)
decoded_rd % orig(alu_out_q) == 0
decoded_rd != orig(cpuregs_wrdata)
decoded_rd % orig(cpuregs_wrdata) == 0
decoded_rs1 != decoded_rs2
decoded_rs1 != decoded_imm
decoded_rs1 < decoded_imm_j
decoded_rs1 != is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs1 < new_ascii_instr
decoded_rs1 <= cpu_state
decoded_rs1 < dbg_ascii_state
decoded_rs1 >= alu_eq
decoded_rs1 != alu_ltu
decoded_rs1 != cpuregs_rs2
decoded_rs1 != orig(mem_addr)
decoded_rs1 >= orig(mem_wstrb)
decoded_rs1 < orig(count_cycle)
decoded_rs1 >= orig(decoder_trigger_q)
decoded_rs1 < orig(q_ascii_instr)
decoded_rs1 != orig(q_insn_imm)
decoded_rs1 < orig(q_insn_opcode)
decoded_rs1 >= orig(q_insn_rs1)
decoded_rs1 != orig(q_insn_rs2)
decoded_rs1 <= orig(cpu_state)
decoded_rs1 < orig(dbg_ascii_state)
decoded_rs1 != orig(alu_out_q)
decoded_rs1 > orig(cpuregs_wrdata)
decoded_rs2 <= decoded_imm
decoded_rs2 < decoded_imm_j
decoded_rs2 >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_rs2 < new_ascii_instr
decoded_rs2 < cpu_state
decoded_rs2 < dbg_ascii_state
decoded_rs2 != alu_shl
decoded_rs2 >= alu_eq
decoded_rs2 >= alu_ltu
decoded_rs2 != orig(mem_addr)
decoded_rs2 >= orig(mem_wstrb)
decoded_rs2 != orig(count_cycle)
decoded_rs2 != orig(reg_pc)
decoded_rs2 >= orig(decoder_trigger_q)
decoded_rs2 < orig(q_ascii_instr)
decoded_rs2 < orig(q_insn_opcode)
decoded_rs2 != orig(q_insn_rs1)
decoded_rs2 >= orig(q_insn_rs2)
decoded_rs2 != orig(cpu_state)
decoded_rs2 < orig(dbg_ascii_state)
decoded_rs2 != orig(alu_out_q)
decoded_rs2 != orig(cpuregs_wrdata)
decoded_imm <= decoded_imm_j
decoded_imm >= is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm != new_ascii_instr
decoded_imm != cpu_state
decoded_imm < dbg_ascii_state
decoded_imm != alu_shl
decoded_imm >= alu_eq
decoded_imm >= alu_ltu
decoded_imm != orig(mem_addr)
decoded_imm >= orig(mem_wstrb)
decoded_imm != orig(count_cycle)
decoded_imm != orig(reg_pc)
decoded_imm >= orig(decoder_trigger_q)
decoded_imm != orig(q_ascii_instr)
decoded_imm >= orig(q_insn_imm)
decoded_imm != orig(q_insn_opcode)
decoded_imm != orig(q_insn_rs1)
decoded_imm >= orig(q_insn_rs2)
decoded_imm != orig(cpu_state)
decoded_imm < orig(dbg_ascii_state)
decoded_imm > orig(alu_out_q)
decoded_imm > orig(cpuregs_wrdata)
decoded_imm_j > is_lui_auipc_jal_jalr_addi_add_sub
decoded_imm_j != new_ascii_instr
decoded_imm_j > dbg_rs1val
decoded_imm_j > cpu_state
decoded_imm_j < dbg_ascii_state
decoded_imm_j >= alu_out
decoded_imm_j > alu_shl
decoded_imm_j > alu_shr
decoded_imm_j > alu_eq
decoded_imm_j > alu_ltu
decoded_imm_j >= cpuregs_wrdata
decoded_imm_j > cpuregs_rs2
decoded_imm_j > orig(mem_valid)
decoded_imm_j > orig(mem_addr)
decoded_imm_j > orig(mem_wstrb)
decoded_imm_j > orig(count_cycle)
decoded_imm_j > orig(reg_pc)
decoded_imm_j > orig(decoder_trigger_q)
decoded_imm_j != orig(q_ascii_instr)
decoded_imm_j >= orig(q_insn_imm)
decoded_imm_j != orig(q_insn_opcode)
decoded_imm_j > orig(q_insn_rs1)
decoded_imm_j > orig(q_insn_rs2)
decoded_imm_j != orig(cached_insn_opcode)
decoded_imm_j > orig(cpu_state)
decoded_imm_j < orig(dbg_ascii_state)
decoded_imm_j > orig(alu_out_q)
decoded_imm_j > orig(cpuregs_wrdata)
is_lui_auipc_jal_jalr_addi_add_sub < new_ascii_instr
is_lui_auipc_jal_jalr_addi_add_sub < cpu_state
is_lui_auipc_jal_jalr_addi_add_sub < dbg_ascii_state
is_lui_auipc_jal_jalr_addi_add_sub != alu_shl
is_lui_auipc_jal_jalr_addi_add_sub >= alu_eq
is_lui_auipc_jal_jalr_addi_add_sub >= alu_ltu
is_lui_auipc_jal_jalr_addi_add_sub < orig(mem_addr)
is_lui_auipc_jal_jalr_addi_add_sub < orig(count_cycle)
is_lui_auipc_jal_jalr_addi_add_sub != orig(reg_pc)
is_lui_auipc_jal_jalr_addi_add_sub >= orig(decoder_trigger_q)
is_lui_auipc_jal_jalr_addi_add_sub < orig(q_ascii_instr)
is_lui_auipc_jal_jalr_addi_add_sub < orig(q_insn_opcode)
is_lui_auipc_jal_jalr_addi_add_sub <= orig(q_insn_rs2)
is_lui_auipc_jal_jalr_addi_add_sub < orig(cpu_state)
is_lui_auipc_jal_jalr_addi_add_sub < orig(dbg_ascii_state)
is_lui_auipc_jal_jalr_addi_add_sub != orig(alu_out_q)
is_lui_auipc_jal_jalr_addi_add_sub != orig(cpuregs_wrdata)
new_ascii_instr > dbg_rs1val
new_ascii_instr > cpu_state
new_ascii_instr < dbg_ascii_state
new_ascii_instr > alu_out
new_ascii_instr != alu_shl
new_ascii_instr > alu_shr
new_ascii_instr > alu_eq
new_ascii_instr > alu_ltu
new_ascii_instr > cpuregs_wrdata
new_ascii_instr > cpuregs_rs2
new_ascii_instr > orig(mem_valid)
new_ascii_instr > orig(mem_addr)
new_ascii_instr > orig(mem_wstrb)
new_ascii_instr > orig(count_cycle)
new_ascii_instr > orig(reg_pc)
new_ascii_instr > orig(decoder_trigger_q)
new_ascii_instr >= orig(q_ascii_instr)
new_ascii_instr != orig(q_insn_imm)
new_ascii_instr != orig(q_insn_opcode)
new_ascii_instr > orig(q_insn_rs1)
new_ascii_instr > orig(q_insn_rs2)
new_ascii_instr != orig(cached_insn_opcode)
new_ascii_instr > orig(cpu_state)
new_ascii_instr < orig(dbg_ascii_state)
new_ascii_instr > orig(alu_out_q)
new_ascii_instr > orig(cpuregs_wrdata)
dbg_rs1val != cpu_state
dbg_rs1val < dbg_ascii_state
dbg_rs1val != alu_out
dbg_rs1val != alu_ltu
dbg_rs1val != orig(count_cycle)
dbg_rs1val < orig(q_ascii_instr)
dbg_rs1val < orig(q_insn_opcode)
dbg_rs1val <= orig(cached_insn_opcode)
dbg_rs1val < orig(dbg_ascii_state)
dbg_rs1val != orig(alu_out_q)
cpu_state < dbg_ascii_state
cpu_state != alu_out
cpu_state != alu_shr
cpu_state > alu_eq
cpu_state > alu_ltu
cpu_state != cpuregs_wrdata
cpu_state != cpuregs_rs2
cpu_state >= orig(mem_valid)
cpu_state != orig(mem_addr)
cpu_state > orig(mem_wstrb)
cpu_state != orig(count_cycle)
cpu_state != orig(reg_pc)
cpu_state > orig(decoder_trigger_q)
cpu_state < orig(q_ascii_instr)
cpu_state != orig(q_insn_imm)
cpu_state < orig(q_insn_opcode)
cpu_state >= orig(q_insn_rs1)
cpu_state > orig(q_insn_rs2)
cpu_state != orig(cached_insn_opcode)
cpu_state % orig(cpu_state) == 0
cpu_state >= orig(cpu_state)
cpu_state < orig(dbg_ascii_state)
cpu_state != orig(alu_out_q)
cpu_state > orig(cpuregs_wrdata)
dbg_ascii_state > alu_out
dbg_ascii_state > alu_shl
dbg_ascii_state > alu_shr
dbg_ascii_state > alu_eq
dbg_ascii_state > alu_ltu
dbg_ascii_state > cpuregs_wrdata
dbg_ascii_state > cpuregs_rs2
dbg_ascii_state > orig(mem_valid)
dbg_ascii_state > orig(mem_addr)
dbg_ascii_state > orig(mem_wstrb)
dbg_ascii_state > orig(count_cycle)
dbg_ascii_state > orig(reg_pc)
dbg_ascii_state > orig(decoder_trigger_q)
dbg_ascii_state > orig(q_ascii_instr)
dbg_ascii_state > orig(q_insn_imm)
dbg_ascii_state > orig(q_insn_opcode)
dbg_ascii_state > orig(q_insn_rs1)
dbg_ascii_state > orig(q_insn_rs2)
dbg_ascii_state > orig(cached_insn_opcode)
dbg_ascii_state > orig(cpu_state)
dbg_ascii_state >= orig(dbg_ascii_state)
dbg_ascii_state > orig(alu_out_q)
dbg_ascii_state > orig(cpuregs_wrdata)
alu_out >= alu_shr
alu_out >= alu_eq
alu_out >= alu_ltu
alu_out % cpuregs_wrdata == 0
alu_out >= cpuregs_wrdata
alu_out != cpuregs_rs2
alu_out != orig(mem_wstrb)
alu_out != orig(count_cycle)
alu_out != orig(decoder_trigger_q)
alu_out < orig(q_ascii_instr)
alu_out < orig(q_insn_opcode)
alu_out != orig(cached_insn_opcode)
alu_out < orig(dbg_ascii_state)
alu_out % orig(alu_out_q) == 0
alu_out >= orig(alu_out_q)
alu_out >= orig(cpuregs_wrdata)
alu_shl >= alu_shr
alu_shl >= alu_eq
alu_shl != cpuregs_rs2
alu_shl != orig(count_cycle)
alu_shl != orig(q_ascii_instr)
alu_shl != orig(q_insn_opcode)
alu_shl != orig(q_insn_rs2)
alu_shl < orig(dbg_ascii_state)
alu_shr != cpuregs_rs2
alu_shr != orig(count_cycle)
alu_shr < orig(q_ascii_instr)
alu_shr < orig(q_insn_opcode)
alu_shr < orig(dbg_ascii_state)
alu_eq != cpuregs_rs2
alu_eq <= orig(mem_valid)
alu_eq < orig(mem_addr)
alu_eq < orig(count_cycle)
alu_eq <= orig(reg_pc)
alu_eq < orig(q_ascii_instr)
alu_eq <= orig(q_insn_imm)
alu_eq < orig(q_insn_opcode)
alu_eq <= orig(q_insn_rs1)
alu_eq <= orig(q_insn_rs2)
alu_eq <= orig(cached_insn_opcode)
alu_eq < orig(cpu_state)
alu_eq < orig(dbg_ascii_state)
alu_eq % orig(alu_out_q) == 0
alu_eq % orig(cpuregs_wrdata) == 0
alu_ltu != cpuregs_rs2
alu_ltu <= orig(mem_valid)
alu_ltu < orig(mem_addr)
alu_ltu < orig(count_cycle)
alu_ltu != orig(reg_pc)
alu_ltu < orig(q_ascii_instr)
alu_ltu <= orig(q_insn_imm)
alu_ltu < orig(q_insn_opcode)
alu_ltu != orig(q_insn_rs1)
alu_ltu <= orig(q_insn_rs2)
alu_ltu < orig(cpu_state)
alu_ltu < orig(dbg_ascii_state)
alu_ltu % orig(alu_out_q) == 0
alu_ltu % orig(cpuregs_wrdata) == 0
cpuregs_wrdata != orig(mem_wstrb)
orig(mem_wstrb) % cpuregs_wrdata == 0
cpuregs_wrdata != orig(count_cycle)
cpuregs_wrdata != orig(decoder_trigger_q)
orig(decoder_trigger_q) % cpuregs_wrdata == 0
cpuregs_wrdata < orig(q_ascii_instr)
cpuregs_wrdata < orig(q_insn_opcode)
cpuregs_wrdata != orig(cached_insn_opcode)
cpuregs_wrdata < orig(dbg_ascii_state)
cpuregs_rs2 != orig(mem_valid)
cpuregs_rs2 != orig(mem_addr)
cpuregs_rs2 != orig(count_cycle)
cpuregs_rs2 != orig(reg_pc)
cpuregs_rs2 < orig(q_ascii_instr)
cpuregs_rs2 < orig(q_insn_opcode)
cpuregs_rs2 != orig(q_insn_rs1)
cpuregs_rs2 != orig(cached_insn_opcode)
cpuregs_rs2 != orig(cpu_state)
cpuregs_rs2 < orig(dbg_ascii_state)
mem_addr - 1012 * orig(mem_valid) - orig(mem_addr) + 1012 == 0
15 * mem_addr - 15 * orig(mem_addr) + 1012 * orig(mem_wstrb) == 0
mem_addr - orig(mem_addr) + 1012 * orig(decoder_trigger_q) == 0
25 * mem_addr - 25 * orig(mem_addr) + 1012 * orig(cpuregs_wrdata) + 1012 == 0
1020 * mem_la_wdata - 4.385161594924E12 * mem_do_prefetch - 1021 * decoded_imm + 4.385161595944E12 == 0
39940 * mem_la_wdata + 4.385119856684E12 * mem_do_prefetch + 1021 * decoded_imm_j - 4.385161636904E12 == 0
count_cycle + orig(mem_valid) - orig(count_cycle) - 2 == 0
15 * count_cycle - orig(mem_wstrb) - 15 * orig(count_cycle) - 15 == 0
count_cycle - orig(count_cycle) - orig(decoder_trigger_q) - 1 == 0
25 * count_cycle - 25 * orig(count_cycle) - orig(cpuregs_wrdata) - 26 == 0
356515889 * reg_pc + 4 * next_insn_opcode - 1426063556 * instr_addi - 2.852127112E9 == 0
reg_op1 + 4.38086662968E12 * mem_do_prefetch + 1020 * decoded_imm - 4.3808666307E12 == 0
1997 * reg_op1 - 2.19041242524E11 * mem_do_prefetch - 51 * decoded_imm_j + 2.19041294544E11 == 0
reg_op1 + 1021 * mem_do_prefetch - dbg_rs1val - 1021 == 0
reg_op1 - 1021 * instr_jal - dbg_rs1val == 0
1019 * next_insn_opcode - 4.5936722373739786E18 * mem_do_prefetch - 1069547667 * decoded_imm + 4.5936722384435267E18 == 0
22188 * next_insn_opcode + 1.53119998471133338E18 * mem_do_prefetch + 356515889 * decoded_imm_j - 1.53122407948117555E18 == 0
next_insn_opcode + 2139095334 * instr_jal + 1069547667 * decoded_rd - 2139095334 == 0
4.294965245E9 * next_insn_opcode + 4.5936722373739786E18 * decoded_rd + 2139095334 * decoded_imm - 9.1873444768870533E18 == 0
2.147516414E9 * next_insn_opcode + 2.29679997706700006E18 * decoded_rd + 1069547667 * decoded_imm_j - 4.5936722384435267E18 == 0
next_insn_opcode - 4.28447755E9 * orig(mem_valid) - orig(cached_insn_opcode) + 4.28447755E9 == 0
next_insn_opcode - orig(cached_insn_opcode) + 171379102 * orig(cpuregs_wrdata) + 171379102 == 0
4.380866628659E12 * mem_do_prefetch + 1020 * decoded_imm + dbg_rs1val - 4.380866629679E12 == 0
4.294966263E9 * mem_do_prefetch + decoded_imm - alu_out - 4.294966263E9 == 0
8.589934567E9 * mem_do_prefetch + 2 * decoded_imm - alu_eq - 8.589934568E9 == 0
8.589934567E9 * mem_do_prefetch + 2 * decoded_imm - alu_ltu - 8.589934568E9 == 0
4.385161596964E12 * mem_do_prefetch + 1021 * decoded_imm - 1020 * cpuregs_wrdata - 4.385161597984E12 == 0
7.0177252435202109E18 * mem_do_prefetch + 1633941490 * decoded_imm - orig(q_ascii_instr) - 7.0177252435201833E18 == 0
2.19043281461E11 * mem_do_prefetch + 51 * decoded_imm_j - 1997 * dbg_rs1val - 2.19043333481E11 == 0
4.37657068958E12 * mem_do_prefetch + 1019 * decoded_imm_j + 66564 * alu_out - 4.37663962424E12 == 0
4.294966264E9 * mem_do_prefetch + decoded_imm_j + 39940 * alu_eq - 4.294967284E9 == 0
4.294946294E9 * mem_do_prefetch + decoded_imm_j + 19970 * alu_ltu - 4.294967284E9 == 0
4.385119776804E12 * mem_do_prefetch + 1021 * decoded_imm_j + 39940 * cpuregs_wrdata - 4.385161557024E12 == 0
7.0176583173483546E17 * mem_do_prefetch + 163394149 * decoded_imm_j + 3994 * orig(q_ascii_instr) - 7.0177252447008E17 == 0
6.442450926E10 * mem_do_prefetch + 4.294967284E9 * orig(mem_wstrb) + 15 * orig(q_insn_imm) - 6.442450926E10 == 0
4.294967284E9 * mem_do_prefetch + 4.294967284E9 * orig(decoder_trigger_q) + orig(q_insn_imm) - 4.294967284E9 == 0
1.073741821E11 * mem_do_prefetch + 25 * orig(q_insn_imm) + 4.294967284E9 * orig(cpuregs_wrdata) - 1.03079214816E11 == 0
4.294967284E9 * instr_jal + 4.294967284E9 * orig(mem_valid) - orig(q_insn_imm) - 4.294967284E9 == 0
1.073741821E11 * instr_jal - 25 * orig(q_insn_imm) - 4.294967284E9 * orig(cpuregs_wrdata) - 4.294967284E9 == 0
decoded_rs1 + 30 * orig(mem_valid) - orig(q_insn_rs1) - 30 == 0
decoded_rs1 - 2 * orig(mem_wstrb) - orig(q_insn_rs1) == 0
decoded_rs1 - 30 * orig(decoder_trigger_q) - orig(q_insn_rs1) == 0
5 * decoded_rs1 - 5 * orig(q_insn_rs1) - 6 * orig(cpuregs_wrdata) - 6 == 0
decoded_rs2 + 19 * orig(mem_valid) - orig(q_insn_rs2) - 19 == 0
15 * decoded_rs2 - 19 * orig(mem_wstrb) - 15 * orig(q_insn_rs2) == 0
decoded_rs2 - 19 * orig(decoder_trigger_q) - orig(q_insn_rs2) == 0
25 * decoded_rs2 - 25 * orig(q_insn_rs2) - 19 * orig(cpuregs_wrdata) - 19 == 0
alu_out - cpuregs_wrdata - orig(alu_out_q) - 1 == 0
Exiting Daikon.
