Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id 4C4dEDBk8GkRSwEAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Tue, 28 Apr 2026 09:39:28 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id DCF9A47F085
	for <lists+amd-gfx@lfdr.de>; Tue, 28 Apr 2026 09:39:27 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id AACB210EA3E;
	Tue, 28 Apr 2026 07:39:24 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="ga55YNJa";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from BYAPR05CU005.outbound.protection.outlook.com
 (mail-westusazon11010049.outbound.protection.outlook.com [52.101.85.49])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B405110EA37;
 Tue, 28 Apr 2026 07:39:22 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=RBY0e1QWUjfDxSS7T4bJpd/BO5wYJGxQeWeJzhcnMaIF36FuPjsD8QT420FvW1PkGUpEr4Q0lLRtZ4hFHFpgR83RtUK10dZRjNFjggBnUbMDadfviBtWcQQyYN4bPqviAZ9/DoBJuJdPue+z3VObJhHEcosC//Jzvtp5uazwZaxx3uz3CQVTBGIhDfKok3rWTG3g1o2Dq5X05GL4z2o96BWBJaCc+50GL3ABVKY2WaZ4h+itBIOaiUpLigpIIde32PB6OxxvM0xIY3Oy2B+YFMeTTD7mPAf1PTf9juCnMcKj/lD59NZvHTidfC2op7d3bN6CGUf+W6m0+NY+ky647g==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=hnL5x7ii3gTfFVqyNeybDimrCc+AJMSuqFe686F8Yow=;
 b=tPI6qzCKlJR+DJnfccPdk73Wldb7LQKCkbrR5HxTdVtsvZRyARd5dGUtyHxZp8xUUqmZdqiipfS+4+2LnO4WHYpIkknnmhGRB5wKEBCtYvdXfUrGKcuJDbaoW56/EJUZSw9X+nCOWrObg9S27JqNw0M+zWTDxFML/D++RmgTMg+ldO20Kg636p3VLEeQhk5U2hxSXSLb3u+sxmM9fAHFd7blBXaHpIUsHMtlkzKfTpBvpFEhiTqf/Xa8UntIXXtGQbbQjw0iJG7wz+Z61U/WFh4iUstXCnzabyTombSGR+frZg/5Chos590JaXrqw/ixqN2z7Nrj+6/ttgfgxr4qAA==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=ffwll.ch smtp.mailfrom=amd.com; dmarc=pass
 (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=hnL5x7ii3gTfFVqyNeybDimrCc+AJMSuqFe686F8Yow=;
 b=ga55YNJaF3c/Q6HPtgOB9iMwVaEsJsQOrhuj36DThGZBnK2bZcNXp+AvkzTxw6V2xmqVakmwZAmQU8lgDFq2NtrmLX6d3nXd1ks/hZ4dThPbc3BEckGpCq0XkwPnIJitULkt+L1w4qxEtbuzx2IaBHuaa1YVC0KVg8e+3mFL3qA=
Received: from BN9PR03CA0925.namprd03.prod.outlook.com (2603:10b6:408:107::30)
 by DS7PR12MB6005.namprd12.prod.outlook.com (2603:10b6:8:7c::17) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.16; Tue, 28 Apr
 2026 07:39:14 +0000
Received: from BN3PEPF0000B071.namprd04.prod.outlook.com
 (2603:10b6:408:107:cafe::eb) by BN9PR03CA0925.outlook.office365.com
 (2603:10b6:408:107::30) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.28 via Frontend Transport; Tue,
 28 Apr 2026 07:39:14 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C
Received: from satlexmb07.amd.com (165.204.84.17) by
 BN3PEPF0000B071.mail.protection.outlook.com (10.167.243.116) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9846.18 via Frontend Transport; Tue, 28 Apr 2026 07:39:14 +0000
Received: from SATLEXMB03.amd.com (10.181.40.144) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.2.2562.17; Tue, 28 Apr
 2026 02:39:13 -0500
Received: from satlexmb07.amd.com (10.181.42.216) by SATLEXMB03.amd.com
 (10.181.40.144) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Tue, 28 Apr
 2026 02:39:13 -0500
Received: from junhua-PC (10.180.168.240) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server id 15.2.2562.17 via Frontend
 Transport; Tue, 28 Apr 2026 02:39:10 -0500
Date: Tue, 28 Apr 2026 15:39:09 +0800
From: Junhua Shen <Junhua.Shen@amd.com>
To: Felix Kuehling <felix.kuehling@amd.com>
CC: <Alexander.Deucher@amd.com>, <Christian.Koenig@amd.com>,
 <Oak.Zeng@amd.com>, <Jenny-Jing.Liu@amd.com>, <Philip.Yang@amd.com>,
 <Xiaogang.Chen@amd.com>, <Ray.Huang@amd.com>, <honglei1.huang@amd.com>,
 <Lingshan.Zhu@amd.com>, <simona@ffwll.ch>, <amd-gfx@lists.freedesktop.org>,
 <dri-devel@lists.freedesktop.org>
Subject: Re: [PATCH v3 2/5] drm/amdgpu: implement drm_pagemap SDMA migration
 callbacks
Message-ID: <20260428073909.psdnu3xex6gqmx4j@junhua-PC>
References: <20260427100522.7014-1-Junhua.Shen@amd.com>
 <20260427100522.7014-3-Junhua.Shen@amd.com>
 <9d223506-c424-4519-a3d5-e729468d88f5@amd.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <9d223506-c424-4519-a3d5-e729468d88f5@amd.com>
Received-SPF: None (SATLEXMB03.amd.com: Junhua.Shen@amd.com does not designate
 permitted sender hosts)
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BN3PEPF0000B071:EE_|DS7PR12MB6005:EE_
X-MS-Office365-Filtering-Correlation-Id: 054deb3a-f527-46cb-e917-08dea4f93f0f
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|1800799024|376014|36860700016|82310400026|56012099003|22082099003|18002099003;
X-Microsoft-Antispam-Message-Info: HLClh0HKAZ74BVYu1ewoSpQIaexYqbFGHX+dUoFg7Cm0H9/pm+GHRatFlZHsWPWgeznfvSUnNrYN/PhPgKhOxoVZ4QV933IXd9npCZEVazIy+FKp2nDoYbGdqyk/Yp7GeEUGiXRa5l6JPSQ2jFN+mhM+6W5HNHwObhhV3WoggRX2g36NlP8ohEtG+GbJkLc62ZiLHXHI0xESXTTpTvuyCCpiG5zdHvOvqOGUcw8p6LhlgNbco6JLuuw/nwUj8nBJ4Iqo1f+cEKwoUWRRBtIZPOBKPbC4yAhwFMUmiZOg+IDOmIBMjFX4c+iBwmcKNGGb6VWzELd8JmMhlEgy+zJa09E3valv5UNI+WdplVIsq+hXRn5Is9lI9HSxYz/y8/2/cjoJb/hPqMP/APp90KTamsMysNnxP2wapc0DODJxnpA/vhkgcTr/ddM/XHFFcQTAZt+DBJzi+ok4yG5ti7tc/FJn3FQHpBUM0jp2P92FM2P/Huwf7YqhStb3YghqTz8zCXN+4RLe3HgPlZaf42nYDK2tykc/gfsXG15mP/yf9vtGKijqKIJ+iNk3rZX7X0GE5cmazJa5H7viH1PH61BpcH00FOCz2l7KpnpkE3l7ORO4/6d3r+OJ4P3CMpOeTo66OFs4HhvnAn1eB1qZDUAxOqpqdfNaPo3Z0r7IBW5QB9oFW8YCx1Z7Cvqncg9FFOmnUmEg/tulnbngBPuyinntQX+8C8QzsLjD1MTlJy+DAEIhy3F/+RM6zSkB8/24G42id2H4tKXGt7l4RiN1tHH5eg==
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:satlexmb07.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(1800799024)(376014)(36860700016)(82310400026)(56012099003)(22082099003)(18002099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: 0v21L2KExH+CWMYSvzBjO6STqSQq0InCFeN298xVHF3L0HnPX0/+mYZh3rF82yCp+nWGFmlLCp8UGmKIKPp+I+HrquhRTVKYG0brXUyWANObEUrE612952FeHiASw1lqhw3S4kkznXRESVU8h1qx3AyVQQewnYa/Fyy9ateeXq/Cnt6lJyxcJDFvY9z0B9RMb52lKiRSiKNCK67peSOJK++tp3YwL000rK1688yVVjHau9ASN6vHYCWqWr+HPv5DKY2NMW8XsB7w0cAnKbf01A+tc5zckuekv95UojSSHbrMwtjeatauR82cY4nVMx9LNKlLI41S4AzvlF4nsfve0uZs9nvn2kOYsr+1p8O3myyZuYzBf1qlqZdRAZeeV9ZGuyiy6eJR079ZrQ4fYcFDdguTyN9orr1gkaUzdi14NJyZ5g6T9gT+mIT2BPvViT8u
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Apr 2026 07:39:14.4572 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 054deb3a-f527-46cb-e917-08dea4f93f0f
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[satlexmb07.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: BN3PEPF0000B071.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR12MB6005
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Queue-Id: DCF9A47F085
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-1.81 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	MID_RHS_NOT_FQDN(0.50)[];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	RCVD_TLS_LAST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[13];
	DBL_BLOCKED_OPENRESOLVER(0.00)[gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,amd.com:dkim,amd.com:email];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[Junhua.Shen@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[amd.com:+];
	NEURAL_HAM(-0.00)[-1.000];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	TAGGED_RCPT(0.00)[amd-gfx];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[8]

On Mon, Apr 27, 2026 at 06:20:32PM -0400, Felix Kuehling wrote:
> 
> On 2026-04-27 06:05, Junhua Shen wrote:
> > Implement the drm_pagemap_devmem_ops and drm_pagemap_ops callbacks
> > that the DRM GPUSVM migration framework requires:
> > 
> > drm_pagemap_ops (top-level entry points):
> >    - device_map:   convert ZONE_DEVICE page to GPU PTE address
> >    - populate_mm:  allocate VRAM BO and trigger migration
> > 
> > drm_pagemap_devmem_ops (per-BO migration mechanics):
> >    - populate_devmem_pfn: walk BO buddy blocks to build PFN array
> >    - copy_to_devmem:      SDMA copy system RAM -> VRAM via GART window
> >    - copy_to_ram:         SDMA copy VRAM -> system RAM via GART window
> >    - devmem_release:      free BO when all pages migrate back
> > 
> > Signed-off-by: Junhua Shen <Junhua.Shen@amd.com>
> > ---
> >   drivers/gpu/drm/amd/amdgpu/amdgpu_migrate.c | 616 +++++++++++++++++++-
> >   1 file changed, 613 insertions(+), 3 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_migrate.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_migrate.c
> > index 170e2eadc106..42092651b4d5 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_migrate.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_migrate.c
> > @@ -64,12 +64,20 @@
> >   #include <linux/memremap.h>
> >   #include <linux/migrate.h>
> > -#include "amdgpu_amdkfd.h"
> >   #include "amdgpu_migrate.h"
> >   #include "amdgpu.h"
> > +#include "amdgpu_ttm.h"
> > +#include "amdgpu_res_cursor.h"
> > +
> > +#define AMDGPU_MIGRATE_TRACE(fmt, ...) \
> > +	pr_debug("%s: " fmt, __func__, ##__VA_ARGS__)
> > +
> > +/* SDMA copy direction */
> > +#define FROM_RAM_TO_VRAM	0
> > +#define FROM_VRAM_TO_RAM	1
> >   static inline struct amdgpu_pagemap *
> > -dpagemap_to_apagemap(struct drm_pagemap *dpagemap)
> > +to_amdgpu_pagemap(struct drm_pagemap *dpagemap)
> >   {
> >   	return container_of(dpagemap, struct amdgpu_pagemap, dpagemap);
> >   }
> > @@ -94,8 +102,610 @@ amdgpu_svm_page_to_apagemap(struct page *page)
> >   	return container_of(pgmap, struct amdgpu_pagemap, pgmap);
> >   }
> > +/* drm_pagemap_devmem_ops — per-BO migration mechanics */
> > +
> > +/**
> > + * struct amdgpu_svm_bo - Wrapper linking drm_pagemap_devmem to amdgpu_bo
> > + *
> > + * @devmem: drm_pagemap device memory allocation (passed to framework)
> > + * @bo: The backing VRAM amdgpu_bo
> > + *
> > + * It is allocated per-migration in populate_mm() and freed by
> > + * devmem_release() when all device-private pages have migrated
> > + * back to system memory.
> > + *
> > + * Lifecycle is managed by the drm_pagemap framework's internal zdd refcount:
> > + *   - zdd->devmem_allocation points to &svm_bo->devmem
> > + *   - When zdd refcount drops to zero, framework calls devmem_release()
> > + *   - devmem_release() frees both the BO reference and the svm_bo itself
> > + */
> > +struct amdgpu_svm_bo {
> > +	struct amdgpu_bo *bo;
> > +	struct drm_pagemap_devmem devmem;
> > +};
> > +
> > +static inline struct amdgpu_svm_bo *
> > +to_amdgpu_svm_bo(struct drm_pagemap_devmem *devmem_allocation)
> > +{
> > +	return container_of(devmem_allocation, struct amdgpu_svm_bo, devmem);
> > +}
> > +
> > +/**
> > + * amdgpu_svm_devmem_release - Release BO when all device pages migrate back
> > + *
> > + * Called by the drm_pagemap framework (via drm_pagemap_zdd_destroy) when the
> > + * last device-private page backed by this allocation has been migrated back
> > + * to system memory (or the owning process exits).
> > + *
> > + * Frees both the amdgpu_bo reference and the wrapper amdgpu_svm_bo itself.
> > + */
> > +static void
> > +amdgpu_svm_devmem_release(struct drm_pagemap_devmem *devmem_allocation)
> > +{
> > +	struct amdgpu_svm_bo *svm_bo = to_amdgpu_svm_bo(devmem_allocation);
> > +
> > +	AMDGPU_MIGRATE_TRACE("Release svm_bo=%px bo=%px\n", svm_bo, svm_bo->bo);
> > +	amdgpu_bo_unref(&svm_bo->bo);
> > +	kfree(svm_bo);
> > +}
> > +
> > +/**
> > + * amdgpu_svm_populate_devmem_pfn - Convert BO VRAM allocation to PFN array
> > + * @devmem_allocation: The devmem allocation in the amdgpu_svm_bo wrapper
> > + * @npages: Number of PFN entries to fill
> > + * @pfn: Output PFN array
> > + *
> > + * Iterates over the BO's TTM vram_mgr buddy blocks and converts each
> > + * block's VRAM offset to ZONE_DEVICE PFNs:
> > + *
> > + *   PFN = PHYS_PFN(block_offset + apagemap.hpa_base) + page_index
> > + *
> > + * This is called by drm_pagemap_migrate_to_devmem() to build the
> > + * destination PFN array for migrate_vma_pages().
> > + *
> > + * Return: 0 on success
> > + */
> > +static int
> > +amdgpu_svm_populate_devmem_pfn(struct drm_pagemap_devmem *devmem_allocation,
> > +				unsigned long npages, unsigned long *pfn)
> > +{
> > +	struct amdgpu_pagemap *svm_dm = to_amdgpu_pagemap(devmem_allocation->dpagemap);
> > +	struct amdgpu_svm_bo *svm_bo = to_amdgpu_svm_bo(devmem_allocation);
> > +	struct amdgpu_bo *bo = svm_bo->bo;
> > +	struct amdgpu_res_cursor cursor;
> > +	unsigned long i = 0;
> > +	int ret;
> > +
> > +	ret = amdgpu_bo_reserve(bo, false);
> > +	if (ret)
> > +		return ret;
> > +
> > +	amdgpu_res_first(bo->tbo.resource, 0, npages << PAGE_SHIFT, &cursor);
> 
> How do you ensure that the BO is valid and actually in VRAM at the time? And
> how do you ensure that it stays there as long as the zone_device pages are
> in use? As far as I can tell, the BO is not pinned and there is no fence
> that prevents it from being evicted to GTT by TTM without warning.
> 
> Regards,
>   Felix
> 
Hi Felix,
Thanks for the review.

You're right — the BO is not pinned and the current version lacks
protection against TTM eviction, so there is no guarantee that the
BO stays in VRAM while zone_device pages are in use.

The v1 series had an eviction fence patch to address this, but the
implementation had issues, so it was dropped in v2.

I'm working on a proper eviction support implementation that will
migrate zone_device pages back to system RAM before TTM reclaims
the VRAM backing. This will be added in a follow-up series.

Regards,
 Junhua
> > +	while (cursor.remaining && i < npages) {
> > +		u64 pfn_base = PHYS_PFN(cursor.start + svm_dm->hpa_base);
> > +		u64 pages = cursor.size >> PAGE_SHIFT;
> > +		unsigned long j;
> > +
> > +		for (j = 0; j < pages && i < npages; j++, i++)
> > +			pfn[i] = pfn_base + j;
> > +
> > +		amdgpu_res_next(&cursor, cursor.size);
> > +	}
> > +
> > +	amdgpu_bo_unreserve(bo);
> > +
> > +	AMDGPU_MIGRATE_TRACE("populate_devmem_pfn: npages=%lu first_pfn=0x%lx\n",
> > +			  npages, npages > 0 ? pfn[0] : 0);
> > +
> > +	return 0;
> > +}
> > +
> > +/* SDMA copy helpers — GART window based data transfer */
> > +
> > +/**
> > + * amdgpu_svm_direct_mapping_addr - Convert VRAM offset to MC address
> > + * @adev: AMDGPU device
> > + * @vram_offset: Byte offset within VRAM
> > + *
> > + * Return: MC address suitable for SDMA src/dst
> > + */
> > +static u64
> > +amdgpu_svm_direct_mapping_addr(struct amdgpu_device *adev, u64 vram_offset)
> > +{
> > +	return vram_offset + amdgpu_ttm_domain_start(adev, TTM_PL_VRAM);
> > +}
> > +
> > +/**
> > + * amdgpu_svm_gart_map - Map system DMA addresses into GART window
> > + * @ring: SDMA ring for the GART update job
> > + * @npages: Number of pages to map
> > + * @addr: Array of system memory DMA addresses
> > + * @gart_addr: Output — GART base address to use in SDMA copy
> > + * @flags: PTE flags (e.g. writeable for RAM-to-VRAM src)
> > + *
> > + * Builds GART PTEs pointing at the given DMA addresses, submits an
> > + * SDMA job to update the GART entries, and returns the GART address
> > + * that can be used as src or dst in a subsequent amdgpu_copy_buffer().
> > + *
> > + * Uses GART window 0, protected by gtt_window_lock.
> > + *
> > + * Return: 0 on success, negative error code on failure
> > + */
> > +static int
> > +amdgpu_svm_gart_map(struct amdgpu_ring *ring,
> > +		     struct amdgpu_ttm_buffer_entity *entity,
> > +		     u64 npages,
> > +		     dma_addr_t *addr, u64 *gart_addr, u64 flags)
> > +{
> > +	struct amdgpu_device *adev = ring->adev;
> > +	struct amdgpu_job *job;
> > +	unsigned int num_dw, num_bytes;
> > +	struct dma_fence *fence;
> > +	u64 src_addr, dst_addr;
> > +	u64 pte_flags;
> > +	void *cpu_addr;
> > +	int r;
> > +
> > +	/* Use entity's GART window 0 */
> > +	*gart_addr = amdgpu_compute_gart_address(&adev->gmc, entity, 0);
> > +
> > +	num_dw = ALIGN(adev->mman.buffer_funcs->copy_num_dw, 8);
> > +	num_bytes = npages * 8 * AMDGPU_GPU_PAGES_IN_CPU_PAGE;
> > +
> > +	r = amdgpu_job_alloc_with_ib(adev, &entity->base,
> > +				     AMDGPU_FENCE_OWNER_UNDEFINED,
> > +				     num_dw * 4 + num_bytes,
> > +				     AMDGPU_IB_POOL_DELAYED,
> > +				     &job,
> > +				     AMDGPU_KERNEL_JOB_ID_KFD_GART_MAP);
> > +	if (r)
> > +		return r;
> > +
> > +	src_addr = num_dw * 4;
> > +	src_addr += job->ibs[0].gpu_addr;
> > +
> > +	dst_addr = amdgpu_bo_gpu_offset(adev->gart.bo);
> > +	dst_addr += (entity->gart_window_offs[0] >> AMDGPU_GPU_PAGE_SHIFT) * 8;
> > +	amdgpu_emit_copy_buffer(adev, &job->ibs[0], src_addr,
> > +				dst_addr, num_bytes, 0);
> > +
> > +	amdgpu_ring_pad_ib(ring, &job->ibs[0]);
> > +	WARN_ON(job->ibs[0].length_dw > num_dw);
> > +
> > +	pte_flags = AMDGPU_PTE_VALID | AMDGPU_PTE_READABLE;
> > +	pte_flags |= AMDGPU_PTE_SYSTEM | AMDGPU_PTE_SNOOPED;
> > +	if (flags & AMDGPU_PTE_WRITEABLE)
> > +		pte_flags |= AMDGPU_PTE_WRITEABLE;
> > +	pte_flags |= adev->gart.gart_pte_flags;
> > +
> > +	cpu_addr = &job->ibs[0].ptr[num_dw];
> > +
> > +	amdgpu_gart_map(adev, 0, npages, addr, pte_flags, cpu_addr);
> > +	fence = amdgpu_job_submit(job);
> > +	dma_fence_put(fence);
> > +
> > +	return 0;
> > +}
> > +
> > +/**
> > + * amdgpu_svm_copy_memory_gart - SDMA copy between system RAM and VRAM
> > + * @adev: AMDGPU device
> > + * @sys: Array of DMA addresses for system memory pages
> > + * @vram: Array of VRAM byte offsets (relative to start of VRAM)
> > + * @npages: Number of pages to copy
> > + * @direction: FROM_RAM_TO_VRAM or FROM_VRAM_TO_RAM
> > + * @mfence: In/out — carries the last SDMA fence for serialization
> > + *
> > + * Maps system memory pages into the GART window and uses SDMA to copy
> > + * data to/from VRAM. Handles splitting into AMDGPU_GTT_MAX_TRANSFER_SIZE
> > + * chunks. Acquires entity->lock internally to protect the GART window,
> > + * matching the KFD svm_migrate_copy_memory_gart() pattern.
> > + *
> > + * Return: 0 on success, negative error code on failure
> > + */
> > +static int
> > +amdgpu_svm_copy_memory_gart(struct amdgpu_device *adev, dma_addr_t *sys,
> > +			    u64 *vram, u64 npages, int direction,
> > +			    struct dma_fence **mfence)
> > +{
> > +	const u64 max_pages = AMDGPU_GTT_MAX_TRANSFER_SIZE;
> > +	struct amdgpu_ring *ring = adev->mman.buffer_funcs_ring;
> > +	struct amdgpu_ttm_buffer_entity *entity = &adev->mman.move_entity;
> > +	u64 gart_s, gart_d;
> > +	struct dma_fence *next;
> > +	u64 size;
> > +	int r;
> > +
> > +	mutex_lock(&entity->lock);
> > +
> > +	while (npages) {
> > +		size = min(max_pages, npages);
> > +
> > +		if (direction == FROM_VRAM_TO_RAM) {
> > +			gart_s = amdgpu_svm_direct_mapping_addr(adev, *vram);
> > +			r = amdgpu_svm_gart_map(ring, entity, size, sys,
> > +						&gart_d, AMDGPU_PTE_WRITEABLE);
> > +		} else {
> > +			r = amdgpu_svm_gart_map(ring, entity, size, sys,
> > +						&gart_s, 0);
> > +			gart_d = amdgpu_svm_direct_mapping_addr(adev, *vram);
> > +		}
> > +		if (r) {
> > +			dev_err(adev->dev, "failed %d to map GART for SDMA\n", r);
> > +			goto out_unlock;
> > +		}
> > +
> > +		AMDGPU_MIGRATE_TRACE("SDMA_COPY: %s npages=%llu vram_off=0x%llx\n",
> > +				  direction == FROM_RAM_TO_VRAM ? "RAM->VRAM" : "VRAM->RAM",
> > +				  size, (u64)*vram);
> > +
> > +		r = amdgpu_copy_buffer(adev, entity, gart_s, gart_d,
> > +				       size * PAGE_SIZE,
> > +				       NULL, &next, true, 0);
> > +		if (r) {
> > +			dev_err(adev->dev, "failed %d to copy buffer\n", r);
> > +			goto out_unlock;
> > +		}
> > +
> > +		dma_fence_put(*mfence);
> > +		*mfence = next;
> > +		npages -= size;
> > +		if (npages) {
> > +			sys += size;
> > +			vram += size;
> > +		}
> > +	}
> > +
> > +out_unlock:
> > +	mutex_unlock(&entity->lock);
> > +
> > +	return r;
> > +}
> > +
> > +/**
> > + * amdgpu_svm_copy_to_devmem - SDMA copy system memory -> VRAM
> > + * @pages: Array of destination ZONE_DEVICE pages (VRAM-backed)
> > + * @pagemap_addr: Array of source DMA addresses (system memory, already mapped)
> > + * @npages: Number of pages to copy
> > + *
> > + * Builds parallel sys[] and vram[] arrays from the framework-provided
> > + * pagemap_addr and device pages, then submits batched SDMA copies via
> > + * the GART window.
> > + *
> > + * Return: 0 on success, negative error code on failure
> > + */
> > +static int
> > +amdgpu_svm_copy_to_devmem(struct page **pages,
> > +			   struct drm_pagemap_addr *pagemap_addr,
> > +			   unsigned long npages,
> > +			   struct dma_fence *pre_migrate_fence)
> > +{
> > +	struct amdgpu_device *adev;
> > +	struct amdgpu_pagemap *svm_dm;
> > +	struct dma_fence *mfence = NULL;
> > +	dma_addr_t *sys;
> > +	u64 *vram;
> > +	unsigned long i, j;
> > +	int ret = 0;
> > +
> > +	if (!npages)
> > +		return 0;
> > +
> > +	/*
> > +	 * Find the first non-NULL page to derive the device.
> > +	 * The pages array may contain NULL entries for positions where
> > +	 * no valid device page exists.
> > +	 */
> > +	for (i = 0; i < npages; i++) {
> > +		if (pages[i])
> > +			break;
> > +	}
> > +	if (i == npages)
> > +		return 0;
> > +
> > +	svm_dm = amdgpu_svm_page_to_apagemap(pages[i]);
> > +	adev = svm_dm->adev;
> > +
> > +	sys = kvcalloc(npages, sizeof(*sys), GFP_KERNEL);
> > +	vram = kvcalloc(npages, sizeof(*vram), GFP_KERNEL);
> > +	if (!sys || !vram) {
> > +		ret = -ENOMEM;
> > +		goto out_free;
> > +	}
> > +
> > +	for (i = 0, j = 0; i < npages; i++) {
> > +		if (!pagemap_addr[i].addr)
> > +			goto flush;
> > +
> > +		sys[j] = pagemap_addr[i].addr;
> > +		vram[j] = ((u64)page_to_pfn(pages[i]) << PAGE_SHIFT) -
> > +			  svm_dm->hpa_base;
> > +
> > +		/* Check if next vram page is contiguous with current */
> > +		if (j > 0 && vram[j] != vram[j - 1] + PAGE_SIZE)
> > +			goto flush;
> > +
> > +		j++;
> > +		continue;
> > +flush:
> > +		if (j) {
> > +			ret = amdgpu_svm_copy_memory_gart(adev, sys, vram, j,
> > +							  FROM_RAM_TO_VRAM,
> > +							  &mfence);
> > +			if (ret)
> > +				goto out_fence;
> > +			j = 0;
> > +		}
> > +		/* Re-process current page if it was valid but broke contiguity */
> > +		if (pagemap_addr[i].addr) {
> > +			sys[0] = pagemap_addr[i].addr;
> > +			vram[0] = ((u64)page_to_pfn(pages[i]) << PAGE_SHIFT) -
> > +				  svm_dm->hpa_base;
> > +			j = 1;
> > +		}
> > +	}
> > +
> > +	/* Flush remaining batch */
> > +	if (j)
> > +		ret = amdgpu_svm_copy_memory_gart(adev, sys, vram, j,
> > +						  FROM_RAM_TO_VRAM, &mfence);
> > +
> > +out_fence:
> > +	if (mfence) {
> > +		dma_fence_wait(mfence, false);
> > +		dma_fence_put(mfence);
> > +	}
> > +
> > +	AMDGPU_MIGRATE_TRACE("copy_to_devmem done: npages=%ld ret=%d\n",
> > +			  npages, ret);
> > +
> > +out_free:
> > +	kvfree(vram);
> > +	kvfree(sys);
> > +	return ret;
> > +}
> > +
> > +/**
> > + * amdgpu_svm_copy_to_ram - SDMA copy VRAM -> system memory
> > + * @pages: Array of source ZONE_DEVICE pages (VRAM-backed)
> > + * @pagemap_addr: Array of destination DMA addresses (system memory, already mapped)
> > + * @npages: Number of pages to copy
> > + *
> > + * Mirror of copy_to_devmem with src/dst swapped.
> > + *
> > + * Return: 0 on success, negative error code on failure
> > + */
> > +static int
> > +amdgpu_svm_copy_to_ram(struct page **pages,
> > +			struct drm_pagemap_addr *pagemap_addr,
> > +			unsigned long npages,
> > +			struct dma_fence *pre_migrate_fence)
> > +{
> > +	struct amdgpu_device *adev;
> > +	struct amdgpu_pagemap *svm_dm;
> > +	struct dma_fence *mfence = NULL;
> > +	dma_addr_t *sys;
> > +	u64 *vram;
> > +	unsigned long i, j;
> > +	int ret = 0;
> > +
> > +	if (!npages)
> > +		return 0;
> > +
> > +	for (i = 0; i < npages; i++) {
> > +		if (pages[i])
> > +			break;
> > +	}
> > +	if (i == npages)
> > +		return 0;
> > +
> > +	svm_dm = amdgpu_svm_page_to_apagemap(pages[i]);
> > +	adev = svm_dm->adev;
> > +
> > +	sys = kvcalloc(npages, sizeof(*sys), GFP_KERNEL);
> > +	vram = kvcalloc(npages, sizeof(*vram), GFP_KERNEL);
> > +	if (!sys || !vram) {
> > +		ret = -ENOMEM;
> > +		goto out_free;
> > +	}
> > +
> > +	for (i = 0, j = 0; i < npages; i++) {
> > +		if (!pagemap_addr[i].addr || !pages[i])
> > +			goto flush;
> > +
> > +		vram[j] = ((u64)page_to_pfn(pages[i]) << PAGE_SHIFT) -
> > +			  svm_dm->hpa_base;
> > +		sys[j] = pagemap_addr[i].addr;
> > +
> > +		/* Check if next vram page is contiguous with current */
> > +		if (j > 0 && vram[j] != vram[j - 1] + PAGE_SIZE)
> > +			goto flush;
> > +
> > +		j++;
> > +		continue;
> > +flush:
> > +		if (j) {
> > +			ret = amdgpu_svm_copy_memory_gart(adev, sys, vram, j,
> > +							  FROM_VRAM_TO_RAM,
> > +							  &mfence);
> > +			if (ret)
> > +				goto out_fence;
> > +			j = 0;
> > +		}
> > +		/* Re-process current page if it was valid but broke contiguity */
> > +		if (pagemap_addr[i].addr && pages[i]) {
> > +			vram[0] = ((u64)page_to_pfn(pages[i]) << PAGE_SHIFT) -
> > +				  svm_dm->hpa_base;
> > +			sys[0] = pagemap_addr[i].addr;
> > +			j = 1;
> > +		}
> > +	}
> > +
> > +	/* Flush remaining batch */
> > +	if (j)
> > +		ret = amdgpu_svm_copy_memory_gart(adev, sys, vram, j,
> > +						  FROM_VRAM_TO_RAM, &mfence);
> > +
> > +out_fence:
> > +	if (mfence) {
> > +		dma_fence_wait(mfence, false);
> > +		dma_fence_put(mfence);
> > +	}
> > +
> > +	AMDGPU_MIGRATE_TRACE("copy_to_ram done: npages=%ld ret=%d\n", npages, ret);
> > +
> > +out_free:
> > +	kvfree(vram);
> > +	kvfree(sys);
> > +	return ret;
> > +}
> > +
> > +static const struct drm_pagemap_devmem_ops amdgpu_pagemap_ops = {
> > +	.devmem_release      = amdgpu_svm_devmem_release,
> > +	.populate_devmem_pfn = amdgpu_svm_populate_devmem_pfn,
> > +	.copy_to_devmem      = amdgpu_svm_copy_to_devmem,
> > +	.copy_to_ram         = amdgpu_svm_copy_to_ram,
> > +};
> > +
> > +/* drm_pagemap_ops — top-level migration entry points */
> > +
> > +/**
> > + * amdgpu_svm_device_map - Convert ZONE_DEVICE page to GPU PTE address
> > + * @dpagemap: The drm_pagemap for this device
> > + * @dev: Requesting device (for P2P check)
> > + * @page: ZONE_DEVICE page backed by VRAM
> > + * @order: Page order (0 = 4K, 9 = 2M, etc.)
> > + * @dir: DMA direction (unused for local VRAM)
> > + *
> > + * Address conversion chain:
> > + *   page -> PFN -> HPA -> VRAM offset -> PTE address
> > + *
> > + *   HPA = page_to_pfn(page) << PAGE_SHIFT
> > + *   VRAM offset = HPA - apagemap.hpa_base
> > + *   PTE address = VRAM offset + adev->vm_manager.vram_base_offset
> > + *
> > + * Return: drm_pagemap_addr with PTE address and AMDGPU_INTERCONNECT_VRAM protocol
> > + */
> > +static struct drm_pagemap_addr
> > +amdgpu_svm_device_map(struct drm_pagemap *dpagemap,
> > +		       struct device *dev,
> > +		       struct page *page,
> > +		       unsigned int order,
> > +		       enum dma_data_direction dir)
> > +{
> > +	struct amdgpu_pagemap *svm_dm = to_amdgpu_pagemap(dpagemap);
> > +	struct amdgpu_device *adev = dpagemap_to_adev(dpagemap);
> > +	dma_addr_t addr;
> > +
> > +	if (dpagemap->drm->dev == dev) {
> > +		/* Same device: return VRAM PTE address */
> > +		u64 hpa = (u64)page_to_pfn(page) << PAGE_SHIFT;
> > +		u64 vram_offset = hpa - svm_dm->hpa_base;
> > +
> > +		addr = vram_offset + adev->vm_manager.vram_base_offset;
> > +	} else {
> > +		/* Cross-device P2P: not yet supported */
> > +		addr = DMA_MAPPING_ERROR;
> > +	}
> > +
> > +	return drm_pagemap_addr_encode(addr,
> > +				AMDGPU_INTERCONNECT_VRAM, order, dir);
> > +}
> > +
> > +/**
> > + * amdgpu_svm_bo_alloc - Allocate an amdgpu_svm_bo wrapper with VRAM backing
> > + * @adev: AMDGPU device
> > + * @dpagemap: The drm_pagemap for this device
> > + * @mm: mm_struct of the owning process
> > + * @size: Allocation size in bytes
> > + *
> > + * Return: Pointer to allocated amdgpu_svm_bo on success, ERR_PTR on failure
> > + */
> > +static struct amdgpu_svm_bo *
> > +amdgpu_svm_bo_alloc(struct amdgpu_device *adev,
> > +		     struct drm_pagemap *dpagemap,
> > +		     struct mm_struct *mm, unsigned long size)
> > +{
> > +	struct amdgpu_svm_bo *svm_bo;
> > +	struct amdgpu_bo_param bp = {};
> > +	struct amdgpu_bo *bo;
> > +	int ret;
> > +
> > +	svm_bo = kzalloc(sizeof(*svm_bo), GFP_KERNEL);
> > +	if (!svm_bo)
> > +		return ERR_PTR(-ENOMEM);
> > +
> > +	bp.size = size;
> > +	bp.bo_ptr_size = sizeof(struct amdgpu_bo);
> > +	bp.domain = AMDGPU_GEM_DOMAIN_VRAM;
> > +	bp.type = ttm_bo_type_device;
> > +	bp.flags = AMDGPU_GEM_CREATE_NO_CPU_ACCESS |
> > +		   AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS |
> > +		   AMDGPU_GEM_CREATE_VRAM_CLEARED;
> > +
> > +	ret = amdgpu_bo_create(adev, &bp, &bo);
> > +	if (ret) {
> > +		AMDGPU_MIGRATE_TRACE("Failed to create SVM BO\n");
> > +		kfree(svm_bo);
> > +		return ERR_PTR(ret);
> > +	}
> > +
> > +	amdgpu_bo_unreserve(bo);
> > +	svm_bo->bo = bo;
> > +
> > +	drm_pagemap_devmem_init(&svm_bo->devmem,
> > +				adev->dev, mm,
> > +				&amdgpu_pagemap_ops,
> > +				dpagemap, size, NULL);
> > +
> > +	return svm_bo;
> > +}
> > +
> > +/**
> > + * amdgpu_svm_populate_mm - Allocate VRAM BO and migrate pages
> > + * @dpagemap: The drm_pagemap for this device
> > + * @start: Start virtual address of the range to migrate
> > + * @end: End virtual address (exclusive)
> > + * @mm: mm_struct of the owning process
> > + * @timeslice_ms: Maximum time to spend migrating (for fairness)
> > + *
> > + * Core migration entry point called by drm_pagemap_populate_mm().
> > + * Allocates an amdgpu_svm_bo via amdgpu_svm_bo_alloc(), then calls
> > + * drm_pagemap_migrate_to_devmem() to execute the actual migration.
> > + *
> > + * Return: 0 on success, negative error code on failure
> > + */
> > +static int
> > +amdgpu_svm_populate_mm(struct drm_pagemap *dpagemap,
> > +			unsigned long start, unsigned long end,
> > +			struct mm_struct *mm,
> > +			unsigned long timeslice_ms)
> > +{
> > +	struct amdgpu_device *adev = dpagemap_to_adev(dpagemap);
> > +	struct drm_pagemap_migrate_details mdetails = {
> > +		.timeslice_ms = timeslice_ms,
> > +	};
> > +	struct amdgpu_svm_bo *svm_bo;
> > +	int ret;
> > +
> > +	svm_bo = amdgpu_svm_bo_alloc(adev, dpagemap, mm, end - start);
> > +	if (IS_ERR(svm_bo))
> > +		return PTR_ERR(svm_bo);
> > +
> > +	AMDGPU_MIGRATE_TRACE("populate_mm: [0x%lx-0x%lx] size=%lu\n",
> > +			  start, end, end - start);
> > +
> > +	ret = drm_pagemap_migrate_to_devmem(&svm_bo->devmem,
> > +					     mm, start, end,
> > +					     &mdetails);
> > +
> > +	return ret;
> > +}
> > -const struct drm_pagemap_ops amdgpu_svm_drm_pagemap_ops = { };
> > +const struct drm_pagemap_ops amdgpu_svm_drm_pagemap_ops = {
> > +	.device_map = amdgpu_svm_device_map,
> > +	.populate_mm = amdgpu_svm_populate_mm,
> > +};
> >   /**
> >    * amdgpu_svm_migration_init - Register ZONE_DEVICE and initialize drm_pagemap
