// Seed: 1953040927
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    output supply1 id_9,
    input wor id_10,
    output supply1 id_11
);
  always @(posedge id_3) #1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output logic id_2,
    output wire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    output wor id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    output supply0 id_14,
    input tri id_15,
    input wire id_16,
    input tri id_17,
    input supply0 id_18,
    output tri id_19
);
  always @(*) begin : LABEL_0
    id_2 <= ~id_10;
  end
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_6,
      id_19,
      id_6,
      id_9,
      id_15,
      id_3,
      id_6,
      id_14
  );
  assign modCall_1.id_11 = 0;
endmodule
