--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ect_master.twx ect_master.ncd -o ect_master.twr
ect_master.pcf -ucf ect_master_0.ucf

Design file:              ect_master.ncd
Physical constraint file: ect_master.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN         |    5.446(R)|      SLOW  |   -2.374(R)|      FAST  |clkmain           |   0.000|
RXD         |    5.579(R)|      SLOW  |   -2.477(R)|      FAST  |clkmain           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DO<0>       |         8.231(R)|      SLOW  |         3.766(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<1>       |         8.214(R)|      SLOW  |         3.799(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<2>       |         8.211(R)|      SLOW  |         3.758(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<3>       |         8.276(R)|      SLOW  |         3.794(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<4>       |         8.235(R)|      SLOW  |         3.803(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<5>       |         8.101(R)|      SLOW  |         3.723(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<6>       |         7.966(R)|      SLOW  |         3.595(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<7>       |         8.587(R)|      SLOW  |         3.992(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<8>       |         8.778(R)|      SLOW  |         4.214(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<9>       |         7.536(R)|      SLOW  |         3.406(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<10>      |         8.823(R)|      SLOW  |         4.198(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<11>      |         7.163(R)|      SLOW  |         3.173(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<12>      |         8.832(R)|      SLOW  |         4.261(R)|      FAST  |DACLK_OBUF        |   0.000|
DO<13>      |         7.346(R)|      SLOW  |         3.229(R)|      FAST  |DACLK_OBUF        |   0.000|
TXD         |         6.983(R)|      SLOW  |         3.101(R)|      FAST  |clkmain           |   0.000|
astb        |         5.595(R)|      SLOW  |         2.356(R)|      FAST  |clkmain           |   0.000|
dstb        |         5.844(R)|      SLOW  |         2.495(R)|      FAST  |clkmain           |   0.000|
led<3>      |         6.440(R)|      SLOW  |         2.840(R)|      FAST  |clkmain           |   0.000|
pwr         |         5.813(R)|      SLOW  |         2.471(R)|      FAST  |clkmain           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.735|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |ADCLK          |    5.041|
clk            |DACLK          |    5.303|
---------------+---------------+---------+


Analysis completed Sat Oct 27 13:50:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



