{"result": {"query": ":facetid:toc:\"db/conf/dac/dac2019.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "187.61"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "241", "@dc": "241", "@oc": "241", "@id": "40431696", "text": ":facetid:toc:db/conf/dac/dac2019.bht"}}, "hits": {"@total": "241", "@computed": "241", "@sent": "241", "@first": "0", "hit": [{"@score": "1", "@id": "1767852", "info": {"authors": {"author": [{"@pid": "31/6916-5", "text": "Hao Zheng 0005"}, {"@pid": "17/5827", "text": "Ahmed Louri"}]}, "title": "An Energy-Efficient Network-on-Chip Design using Reinforcement Learning.", "venue": "DAC", "pages": "47", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/0005L19", "doi": "10.1145/3316781.3317768", "ee": "https://doi.org/10.1145/3316781.3317768", "url": "https://dblp.org/rec/conf/dac/0005L19"}, "url": "URL#1767852"}, {"@score": "1", "@id": "1767853", "info": {"authors": {"author": [{"@pid": "204/4263", "text": "Tutu Ajayi"}, {"@pid": "240/0882", "text": "Vidya A. Chhabria"}, {"@pid": "170/4170", "text": "Mateus Foga\u00e7a"}, {"@pid": "170/0113", "text": "Soheil Hashemi"}, {"@pid": "182/8813", "text": "Abdelrahman Hosny"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "78/661", "text": "Minsoo Kim"}, {"@pid": "228/7266", "text": "Jeongsup Lee"}, {"@pid": "234/1624", "text": "Uday Mallappa"}, {"@pid": "241/4289", "text": "Marina Neseem"}, {"@pid": "241/4360", "text": "Geraldo Pradipta"}, {"@pid": "11/6528", "text": "Sherief Reda"}, {"@pid": "160/5074", "text": "Mehdi Saligane"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}, {"@pid": "67/1097", "text": "Carl Sechen"}, {"@pid": "99/1806", "text": "Mohamed Shalan"}, {"@pid": "29/4476", "text": "William Swartz"}, {"@pid": "187/8350", "text": "Lutong Wang"}, {"@pid": "216/3667", "text": "Zhehong Wang"}, {"@pid": "211/0031", "text": "Mingyu Woo"}, {"@pid": "187/8244", "text": "Bangqi Xu"}]}, "title": "Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project.", "venue": "DAC", "pages": "76", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AjayiCFHHKKLMNP19", "doi": "10.1145/3316781.3326334", "ee": "https://doi.org/10.1145/3316781.3326334", "url": "https://dblp.org/rec/conf/dac/AjayiCFHHKKLMNP19"}, "url": "URL#1767853"}, {"@score": "1", "@id": "1767854", "info": {"authors": {"author": [{"@pid": "192/5163", "text": "Manaar Alam"}, {"@pid": "85/3079", "text": "Debdeep Mukhopadhyay"}]}, "title": "How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering?", "venue": "DAC", "pages": "226", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlamM19", "doi": "10.1145/3316781.3322465", "ee": "https://doi.org/10.1145/3316781.3322465", "url": "https://dblp.org/rec/conf/dac/AlamM19"}, "url": "URL#1767854"}, {"@score": "1", "@id": "1767855", "info": {"authors": {"author": [{"@pid": "180/6609", "text": "Mohamed Baker Alawieh"}, {"@pid": "98/8892", "text": "Yibo Lin"}, {"@pid": "186/4421", "text": "Zaiwei Zhang"}, {"@pid": "70/1726-4", "text": "Meng Li 0004"}, {"@pid": "82/241", "text": "Qixing Huang"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks.", "venue": "DAC", "pages": "149", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlawiehLZ0HP19", "doi": "10.1145/3316781.3317832", "ee": "https://doi.org/10.1145/3316781.3317832", "url": "https://dblp.org/rec/conf/dac/AlawiehLZ0HP19"}, "url": "URL#1767855"}, {"@score": "1", "@id": "1767856", "info": {"authors": {"author": [{"@pid": "180/6609", "text": "Mohamed Baker Alawieh"}, {"@pid": "87/3383", "text": "Sinead A. Williamson"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models.", "venue": "DAC", "pages": "65", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlawiehWP19", "doi": "10.1145/3316781.3317896", "ee": "https://doi.org/10.1145/3316781.3317896", "url": "https://dblp.org/rec/conf/dac/AlawiehWP19"}, "url": "URL#1767856"}, {"@score": "1", "@id": "1767857", "info": {"authors": {"author": [{"@pid": "59/5561", "text": "Elad Alon"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}, {"@pid": "92/2089", "text": "Jonathan Bachrach"}, {"@pid": "40/6998", "text": "Borivoje Nikolic"}]}, "title": "Open-Source EDA Tools and IP, A View from the Trenches.", "venue": "DAC", "pages": "79", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AlonABN19", "doi": "10.1145/3316781.3323481", "ee": "https://doi.org/10.1145/3316781.3323481", "url": "https://dblp.org/rec/conf/dac/AlonABN19"}, "url": "URL#1767857"}, {"@score": "1", "@id": "1767858", "info": {"authors": {"author": [{"@pid": "149/0425", "text": "Shaahin Angizi"}, {"@pid": "186/5724", "text": "Jiao Sun"}, {"@pid": "10/4661-76", "text": "Wei Zhang 0076"}, {"@pid": "129/1701", "text": "Deliang Fan"}]}, "title": "AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM.", "venue": "DAC", "pages": "144", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AngiziSZF19", "doi": "10.1145/3316781.3317764", "ee": "https://doi.org/10.1145/3316781.3317764", "url": "https://dblp.org/rec/conf/dac/AngiziSZF19"}, "url": "URL#1767858"}, {"@score": "1", "@id": "1767859", "info": {"authors": {"author": [{"@pid": "129/7729", "text": "Charalampos Antoniadis"}, {"@pid": "29/3761", "text": "Nestor E. Evmorfopoulos"}, {"@pid": "32/5414", "text": "Georgios I. Stamoulis"}]}, "title": "A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits.", "venue": "DAC", "pages": "68", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AntoniadisES19", "doi": "10.1145/3316781.3317751", "ee": "https://doi.org/10.1145/3316781.3317751", "url": "https://dblp.org/rec/conf/dac/AntoniadisES19"}, "url": "URL#1767859"}, {"@score": "1", "@id": "1767860", "info": {"authors": {"author": [{"@pid": "193/7332", "text": "Bahar Asgari"}, {"@pid": "199/7171", "text": "Ramyad Hadidi"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}, {"@pid": "14/5230", "text": "Sudhakar Yalamanchili"}]}, "title": "LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays.", "venue": "DAC", "pages": "233", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/AsgariHKY19", "doi": "10.1145/3316781.3322472", "ee": "https://doi.org/10.1145/3316781.3322472", "url": "https://dblp.org/rec/conf/dac/AsgariHKY19"}, "url": "URL#1767860"}, {"@score": "1", "@id": "1767861", "info": {"authors": {"author": [{"@pid": "234/1490", "text": "Abdullah Ash-Saki"}, {"@pid": "142/7359", "text": "Mahabubul Alam"}, {"@pid": "91/2072", "text": "Swaroop Ghosh"}]}, "title": "QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers.", "venue": "DAC", "pages": "141", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Ash-SakiAG19", "doi": "10.1145/3316781.3317888", "ee": "https://doi.org/10.1145/3316781.3317888", "url": "https://dblp.org/rec/conf/dac/Ash-SakiAG19"}, "url": "URL#1767861"}, {"@score": "1", "@id": "1767862", "info": {"authors": {"author": [{"@pid": "46/10455", "text": "Omid Assare"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "Accurate Estimation of Program Error Rate for Timing-Speculative Processors.", "venue": "DAC", "pages": "180", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Assare019", "doi": "10.1145/3316781.3317758", "ee": "https://doi.org/10.1145/3316781.3317758", "url": "https://dblp.org/rec/conf/dac/Assare019"}, "url": "URL#1767862"}, {"@score": "1", "@id": "1767863", "info": {"authors": {"author": [{"@pid": "184/4445", "text": "Kangjun Bai"}, {"@pid": "241/4269", "text": "Qiyuan An"}, {"@pid": "19/1969-2", "text": "Yang Yi 0002"}]}, "title": "Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology.", "venue": "DAC", "pages": "54", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BaiA019", "doi": "10.1145/3316781.3317796", "ee": "https://doi.org/10.1145/3316781.3317796", "url": "https://dblp.org/rec/conf/dac/BaiA019"}, "url": "URL#1767863"}, {"@score": "1", "@id": "1767864", "info": {"authors": {"author": [{"@pid": "141/5103", "text": "Trong Huynh Bao"}, {"@pid": "66/8447", "text": "Anabela Veloso"}, {"@pid": "153/9724", "text": "Sushil Sakhare"}, {"@pid": "93/4412", "text": "Philippe Matagne"}, {"@pid": "85/5323", "text": "Julien Ryckaert"}, {"@pid": "144/4600", "text": "Manu Perumkunnil"}, {"@pid": "241/4290", "text": "Davide Crotti"}, {"@pid": "228/9252", "text": "Farrukh Yasin"}, {"@pid": "121/3672", "text": "Alessio Spessot"}, {"@pid": "197/6059", "text": "Arnaud Furn\u00e9mont"}, {"@pid": "197/6123", "text": "Gouri Sankar Kar"}, {"@pid": "179/9430", "text": "Anda Mocuta"}]}, "title": "Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications.", "venue": "DAC", "pages": "13", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BaoVSMRPCYSFKM19", "doi": "10.1145/3316781.3317886", "ee": "https://doi.org/10.1145/3316781.3317886", "url": "https://dblp.org/rec/conf/dac/BaoVSMRPCYSFKM19"}, "url": "URL#1767864"}, {"@score": "1", "@id": "1767865", "info": {"authors": {"author": [{"@pid": "241/4279", "text": "Erick Carvajal Barboza"}, {"@pid": "241/4331", "text": "Nishchal Shukla"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}, {"@pid": "20/5455", "text": "Jiang Hu"}]}, "title": "Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism.", "venue": "DAC", "pages": "106", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BarbozaSCH19", "doi": "10.1145/3316781.3317857", "ee": "https://doi.org/10.1145/3316781.3317857", "url": "https://dblp.org/rec/conf/dac/BarbozaSCH19"}, "url": "URL#1767865"}, {"@score": "1", "@id": "1767866", "info": {"authors": {"author": [{"@pid": "173/1134", "text": "Francesco Barchi"}, {"@pid": "143/9005", "text": "Gianvito Urgese"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "85/5704", "text": "Andrea Acquaviva"}]}, "title": "Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR.", "venue": "DAC", "pages": "170", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BarchiUMA19", "doi": "10.1145/3316781.3317789", "ee": "https://doi.org/10.1145/3316781.3317789", "url": "https://dblp.org/rec/conf/dac/BarchiUMA19"}, "url": "URL#1767866"}, {"@score": "1", "@id": "1767867", "info": {"authors": {"author": [{"@pid": "08/1330", "text": "Kanad Basu"}, {"@pid": "211/9358", "text": "Rana Elnaggar"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "PREEMPT: PReempting Malware by Examining Embedded Processor Traces.", "venue": "DAC", "pages": "166", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BasuECK19", "doi": "10.1145/3316781.3317883", "ee": "https://doi.org/10.1145/3316781.3317883", "url": "https://dblp.org/rec/conf/dac/BasuECK19"}, "url": "URL#1767867"}, {"@score": "1", "@id": "1767868", "info": {"authors": {"author": [{"@pid": "67/1939", "text": "Lejla Batina"}, {"@pid": "224/9363", "text": "Patrick Jauernig"}, {"@pid": "23/3870", "text": "Nele Mentens"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}, {"@pid": "32/4934", "text": "Emmanuel Stapf"}]}, "title": "In Hardware We Trust: Gains and Pains of Hardware-assisted Security.", "venue": "DAC", "pages": "44", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BatinaJMSS19", "doi": "10.1145/3316781.3323480", "ee": "https://doi.org/10.1145/3316781.3323480", "url": "https://dblp.org/rec/conf/dac/BatinaJMSS19"}, "url": "URL#1767868"}, {"@score": "1", "@id": "1767869", "info": {"authors": {"author": [{"@pid": "137/8818", "text": "Payman Behnam"}, {"@pid": "37/4871", "text": "Mahdi Nazm Bojnordi"}]}, "title": "STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling.", "venue": "DAC", "pages": "42", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BehnamB19", "doi": "10.1145/3316781.3317819", "ee": "https://doi.org/10.1145/3316781.3317819", "url": "https://dblp.org/rec/conf/dac/BehnamB19"}, "url": "URL#1767869"}, {"@score": "1", "@id": "1767870", "info": {"authors": {"author": [{"@pid": "187/8290", "text": "Ganapati Bhat"}, {"@pid": "236/6302", "text": "Kunal Bagewadi"}, {"@pid": "10/2814", "text": "Hyung Gyu Lee"}, {"@pid": "63/628", "text": "\u00dcmit Y. Ogras"}]}, "title": "REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices.", "venue": "DAC", "pages": "171", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BhatBLO19", "doi": "10.1145/3316781.3317892", "ee": "https://doi.org/10.1145/3316781.3317892", "url": "https://dblp.org/rec/conf/dac/BhatBLO19"}, "url": "URL#1767870"}, {"@score": "1", "@id": "1767871", "info": {"authors": {"author": [{"@pid": "171/1567", "text": "Janki Bhimani"}, {"@pid": "208/1839", "text": "Tirthak Patel"}, {"@pid": "03/4718", "text": "Ningfang Mi"}, {"@pid": "76/9083", "text": "Devesh Tiwari"}]}, "title": "What does Vibration do to Your SSD?", "venue": "DAC", "pages": "15", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BhimaniPMT19", "doi": "10.1145/3316781.3317931", "ee": "https://doi.org/10.1145/3316781.3317931", "url": "https://dblp.org/rec/conf/dac/BhimaniPMT19"}, "url": "URL#1767871"}, {"@score": "1", "@id": "1767872", "info": {"authors": {"author": [{"@pid": "201/5879", "text": "Pankaj Bhowmik"}, {"@pid": "185/3476", "text": "Md Jubaer Hossain Pantho"}, {"@pid": "b/ChristopheBobda", "text": "Christophe Bobda"}]}, "title": "Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors.", "venue": "DAC", "pages": "235", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BhowmikPB19", "doi": "10.1145/3316781.3322481", "ee": "https://doi.org/10.1145/3316781.3322481", "url": "https://dblp.org/rec/conf/dac/BhowmikPB19"}, "url": "URL#1767872"}, {"@score": "1", "@id": "1767873", "info": {"authors": {"author": [{"@pid": "179/7914", "text": "Song Bian 0001"}, {"@pid": "64/1510", "text": "Masayuki Hiromoto"}, {"@pid": "48/4595", "text": "Takashi Sato"}]}, "title": "Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange.", "venue": "DAC", "pages": "113", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BianHS19", "doi": "10.1145/3316781.3317850", "ee": "https://doi.org/10.1145/3316781.3317850", "url": "https://dblp.org/rec/conf/dac/BianHS19"}, "url": "URL#1767873"}, {"@score": "1", "@id": "1767874", "info": {"authors": {"author": [{"@pid": "37/4871", "text": "Mahdi Nazm Bojnordi"}, {"@pid": "241/4278", "text": "Farhan Nasrullah"}]}, "title": "ReTagger: An Efficient Controller for DRAM Cache Architectures.", "venue": "DAC", "pages": "196", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/BojnordiN19", "doi": "10.1145/3316781.3317895", "ee": "https://doi.org/10.1145/3316781.3317895", "url": "https://dblp.org/rec/conf/dac/BojnordiN19"}, "url": "URL#1767874"}, {"@score": "1", "@id": "1767875", "info": {"authors": {"author": [{"@pid": "201/8076", "text": "Daniel Casini"}, {"@pid": "153/0102", "text": "Alessandro Biondi 0001"}, {"@pid": "79/666", "text": "Giorgio C. Buttazzo"}]}, "title": "Analyzing Parallel Real-Time Tasks Implemented with Thread Pools.", "venue": "DAC", "pages": "92", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CasiniBB19", "doi": "10.1145/3316781.3317771", "ee": "https://doi.org/10.1145/3316781.3317771", "url": "https://dblp.org/rec/conf/dac/CasiniBB19"}, "url": "URL#1767875"}, {"@score": "1", "@id": "1767876", "info": {"authors": {"author": [{"@pid": "49/619", "text": "Yu-Chuan Chang"}, {"@pid": "63/5986", "text": "Wei-Ming Chen"}, {"@pid": "73/4832", "text": "Pi-Cheng Hsiu"}, {"@pid": "44/4894", "text": "Yen-Yu Lin"}, {"@pid": "07/3181", "text": "Tei-Wei Kuo"}]}, "title": "LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications.", "venue": "DAC", "pages": "25", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChangCHLK19", "doi": "10.1145/3316781.3317856", "ee": "https://doi.org/10.1145/3316781.3317856", "url": "https://dblp.org/rec/conf/dac/ChangCHLK19"}, "url": "URL#1767876"}, {"@score": "1", "@id": "1767877", "info": {"authors": {"author": [{"@pid": "27/7707", "text": "Chih-Cheng Chang"}, {"@pid": "65/10523", "text": "Ming-Hung Wu"}, {"@pid": "63/8820", "text": "Jia-Wei Lin"}, {"@pid": "50/4412", "text": "Chun-Hsien Li"}, {"@pid": "169/0770", "text": "Vivek Parmar"}, {"@pid": "02/9134", "text": "Heng-Yuan Lee"}, {"@pid": "241/4287", "text": "Jeng-Hua Wei"}, {"@pid": "48/9133", "text": "Shyh-Shyuan Sheu"}, {"@pid": "97/11214", "text": "Manan Suri"}, {"@pid": "40/6848", "text": "Tian-Sheuan Chang"}, {"@pid": "04/10116", "text": "Tuo-Hung Hou"}]}, "title": "NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge.", "venue": "DAC", "pages": "30", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChangWLLPLWSSCH19", "doi": "10.1145/3316781.3317872", "ee": "https://doi.org/10.1145/3316781.3317872", "url": "https://dblp.org/rec/conf/dac/ChangWLLPLWSSCH19"}, "url": "URL#1767877"}, {"@score": "1", "@id": "1767878", "info": {"authors": {"author": [{"@pid": "176/7583", "text": "Urbi Chatterjee"}, {"@pid": "227/8944", "text": "Pranesh Santikellur"}, {"@pid": "201/6466", "text": "Rajat Sadhukhan"}, {"@pid": "192/5160", "text": "Vidya Govindan"}, {"@pid": "85/3079", "text": "Debdeep Mukhopadhyay"}, {"@pid": "05/1579", "text": "Rajat Subhra Chakraborty"}]}, "title": "United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs.", "venue": "DAC", "pages": "224", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChatterjeeSSGMC19", "doi": "10.1145/3316781.3322480", "ee": "https://doi.org/10.1145/3316781.3322480", "url": "https://dblp.org/rec/conf/dac/ChatterjeeSSGMC19"}, "url": "URL#1767878"}, {"@score": "1", "@id": "1767879", "info": {"authors": {"author": [{"@pid": "119/3383", "text": "Renhai Chen"}, {"@pid": "241/4291", "text": "Qiming Guan"}, {"@pid": "86/10146", "text": "Guohua Yan"}, {"@pid": "48/195-2", "text": "Zhiyong Feng 0002"}]}, "title": "Internal Structure Aware RDF Data Management in SSDs.", "venue": "DAC", "pages": "240", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenGYF19", "doi": "10.1145/3316781.3322466", "ee": "https://doi.org/10.1145/3316781.3322466", "url": "https://dblp.org/rec/conf/dac/ChenGYF19"}, "url": "URL#1767879"}, {"@score": "1", "@id": "1767880", "info": {"authors": {"author": [{"@pid": "175/3324", "text": "Hao Chen"}, {"@pid": "241/4364", "text": "Shao-Chun Hung"}, {"@pid": "13/2622", "text": "Jie-Hong R. Jiang"}]}, "title": "Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis.", "venue": "DAC", "pages": "73", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenHJ19", "doi": "10.1145/3316781.3317801", "ee": "https://doi.org/10.1145/3316781.3317801", "url": "https://dblp.org/rec/conf/dac/ChenHJ19"}, "url": "URL#1767880"}, {"@score": "1", "@id": "1767881", "info": {"authors": {"author": [{"@pid": "63/5986", "text": "Wei-Ming Chen"}, {"@pid": "73/4832", "text": "Pi-Cheng Hsiu"}, {"@pid": "07/3181", "text": "Tei-Wei Kuo"}]}, "title": "Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing.", "venue": "DAC", "pages": "104", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenHK19", "doi": "10.1145/3316781.3317816", "ee": "https://doi.org/10.1145/3316781.3317816", "url": "https://dblp.org/rec/conf/dac/ChenHK19"}, "url": "URL#1767881"}, {"@score": "1", "@id": "1767882", "info": {"authors": {"author": [{"@pid": "192/1239", "text": "Jingsong Chen"}, {"@pid": "15/5652", "text": "Jinwei Liu"}, {"@pid": "163/2323", "text": "Gengjie Chen"}, {"@pid": "83/10189", "text": "Dan Zheng"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses.", "venue": "DAC", "pages": "216", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenLCZY19", "doi": "10.1145/3316781.3317860", "ee": "https://doi.org/10.1145/3316781.3317860", "url": "https://dblp.org/rec/conf/dac/ChenLCZY19"}, "url": "URL#1767882"}, {"@score": "1", "@id": "1767883", "info": {"authors": {"author": [{"@pid": "175/6569", "text": "Tinghuan Chen"}, {"@pid": "121/8251", "text": "Bingqing Lin"}, {"@pid": "116/7660", "text": "Hao Geng"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "Sensor Drift Calibration via Spatial Correlation Model in Smart Building.", "venue": "DAC", "pages": "105", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenLG019", "doi": "10.1145/3316781.3317909", "ee": "https://doi.org/10.1145/3316781.3317909", "url": "https://dblp.org/rec/conf/dac/ChenLG019"}, "url": "URL#1767883"}, {"@score": "1", "@id": "1767884", "info": {"authors": {"author": [{"@pid": "38/4539-1", "text": "Fan Chen 0001"}, {"@pid": "163/3673", "text": "Linghao Song"}, {"@pid": "30/5330-1", "text": "Hai Helen Li"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM.", "venue": "DAC", "pages": "133", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenSLC19", "doi": "10.1145/3316781.3317936", "ee": "https://doi.org/10.1145/3316781.3317936", "url": "https://dblp.org/rec/conf/dac/ChenSLC19"}, "url": "URL#1767884"}, {"@score": "1", "@id": "1767885", "info": {"authors": {"author": [{"@pid": "155/4842", "text": "Shuo-Han Chen"}, {"@pid": "123/7774", "text": "Ming-Chang Yang"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}]}, "title": "The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization.", "venue": "DAC", "pages": "212", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenYC19", "doi": "10.1145/3316781.3317922", "ee": "https://doi.org/10.1145/3316781.3317922", "url": "https://dblp.org/rec/conf/dac/ChenYC19"}, "url": "URL#1767885"}, {"@score": "1", "@id": "1767886", "info": {"authors": {"author": [{"@pid": "155/4842", "text": "Shuo-Han Chen"}, {"@pid": "123/7774", "text": "Ming-Chang Yang"}, {"@pid": "49/2395", "text": "Yuan-Hao Chang 0001"}, {"@pid": "90/597", "text": "Chun-Feng Wu"}]}, "title": "Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives.", "venue": "DAC", "pages": "103", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenYCW19", "doi": "10.1145/3316781.3317817", "ee": "https://doi.org/10.1145/3316781.3317817", "url": "https://dblp.org/rec/conf/dac/ChenYCW19"}, "url": "URL#1767886"}, {"@score": "1", "@id": "1767887", "info": {"authors": {"author": [{"@pid": "72/2676-3", "text": "Xiaoming Chen 0003"}, {"@pid": "176/8418", "text": "Longxiang Yin"}, {"@pid": "124/4033", "text": "Bosheng Liu"}, {"@pid": "32/2695-1", "text": "Yinhe Han 0001"}]}, "title": "Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques.", "venue": "DAC", "pages": "238", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenYLH19", "doi": "10.1145/3316781.3322477", "ee": "https://doi.org/10.1145/3316781.3322477", "url": "https://dblp.org/rec/conf/dac/ChenYLH19"}, "url": "URL#1767887"}, {"@score": "1", "@id": "1767888", "info": {"authors": {"author": [{"@pid": "80/887-2", "text": "Zhengyu Chen 0002"}, {"@pid": "z/HaiZhou", "text": "Hai Zhou"}, {"@pid": "20/6440-1", "text": "Jie Gu 0001"}]}, "title": "Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing.", "venue": "DAC", "pages": "67", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenZG19", "doi": "10.1145/3316781.3317800", "ee": "https://doi.org/10.1145/3316781.3317800", "url": "https://dblp.org/rec/conf/dac/ChenZG19"}, "url": "URL#1767888"}, {"@score": "1", "@id": "1767889", "info": {"authors": {"author": [{"@pid": "151/4519", "text": "Sui Chen"}, {"@pid": "84/6074", "text": "Faen Zhang"}, {"@pid": "21/2715-37", "text": "Lei Liu 0037"}, {"@pid": "16/6199-1", "text": "Lu Peng 0001"}]}, "title": "Efficient GPU NVRAM Persistence with Helper Warps.", "venue": "DAC", "pages": "155", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenZLP19", "doi": "10.1145/3316781.3317810", "ee": "https://doi.org/10.1145/3316781.3317810", "url": "https://dblp.org/rec/conf/dac/ChenZLP19"}, "url": "URL#1767889"}, {"@score": "1", "@id": "1767890", "info": {"authors": {"author": [{"@pid": "159/6715", "text": "Xianzhang Chen"}, {"@pid": "73/1987", "text": "Qingfeng Zhuge"}, {"@pid": "73/2066", "text": "Qiang Sun"}, {"@pid": "27/2376", "text": "Edwin Hsing-Mean Sha"}, {"@pid": "136/4933", "text": "Shouzhen Gu"}, {"@pid": "206/2738", "text": "Chaoshu Yang"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}]}, "title": "A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory.", "venue": "DAC", "pages": "116", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenZSSGYX19", "doi": "10.1145/3316781.3317752", "ee": "https://doi.org/10.1145/3316781.3317752", "url": "https://dblp.org/rec/conf/dac/ChenZSSGYX19"}, "url": "URL#1767890"}, {"@score": "1", "@id": "1767891", "info": {"authors": {"author": [{"@pid": "95/6235", "text": "Ran Chen"}, {"@pid": "60/1416", "text": "Wei Zhong"}, {"@pid": "17/8386", "text": "Haoyu Yang"}, {"@pid": "116/7660", "text": "Hao Geng"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "Faster Region-based Hotspot Detection.", "venue": "DAC", "pages": "146", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChenZYG0019", "doi": "10.1145/3316781.3317824", "ee": "https://doi.org/10.1145/3316781.3317824", "url": "https://dblp.org/rec/conf/dac/ChenZYG0019"}, "url": "URL#1767891"}, {"@score": "1", "@id": "1767892", "info": {"authors": {"author": [{"@pid": "87/3102", "text": "Eric Cheng"}, {"@pid": "96/8188", "text": "Daniel Mueller-Gritschneder"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "21/4612", "text": "Pradip Bose"}, {"@pid": "18/2863", "text": "Alper Buyuktosunoglu"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "70/3243", "text": "Hyungmin Cho"}, {"@pid": "62/201", "text": "Yanjing Li"}, {"@pid": "166/7764", "text": "Uzair Sharif"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}, {"@pid": "30/4561", "text": "Subhasish Mitra"}]}, "title": "Cross-Layer Resilience: Challenges, Insights, and the Road Ahead.", "venue": "DAC", "pages": "198", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChengMABBCCLSSS19", "doi": "10.1145/3316781.3323474", "ee": "https://doi.org/10.1145/3316781.3323474", "url": "https://dblp.org/rec/conf/dac/ChengMABBCCLSSS19"}, "url": "URL#1767892"}, {"@score": "1", "@id": "1767893", "info": {"authors": {"author": [{"@pid": "76/8358", "text": "Jinhang Choi"}, {"@pid": "241/4294", "text": "Zeinab Hakimi"}, {"@pid": "241/4368", "text": "Philip W. Shin"}, {"@pid": "11/2192", "text": "Jack Sampson"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Vijaykrishnan Narayanan"}]}, "title": "Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing.", "venue": "DAC", "pages": "211", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChoiHSSN19", "doi": "10.1145/3316781.3317792", "ee": "https://doi.org/10.1145/3316781.3317792", "url": "https://dblp.org/rec/conf/dac/ChoiHSSN19"}, "url": "URL#1767893"}, {"@score": "1", "@id": "1767894", "info": {"authors": {"author": [{"@pid": "79/8377-4", "text": "Wonseok Choi 0004"}, {"@pid": "149/4606", "text": "Dongyeob Shin"}, {"@pid": "36/6402-1", "text": "Jongsun Park 0001"}, {"@pid": "91/2072", "text": "Swaroop Ghosh"}]}, "title": "Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators.", "venue": "DAC", "pages": "204", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChoiS0G19", "doi": "10.1145/3316781.3317908", "ee": "https://doi.org/10.1145/3316781.3317908", "url": "https://dblp.org/rec/conf/dac/ChoiS0G19"}, "url": "URL#1767894"}, {"@score": "1", "@id": "1767895", "info": {"authors": {"author": [{"@pid": "00/10381", "text": "Seungkyu Choi"}, {"@pid": "241/4263", "text": "Jaekang Shin"}, {"@pid": "176/6127", "text": "Yeongjae Choi"}, {"@pid": "75/34", "text": "Lee-Sup Kim"}]}, "title": "An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices.", "venue": "DAC", "pages": "191", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ChoiSCK19", "doi": "10.1145/3316781.3317769", "ee": "https://doi.org/10.1145/3316781.3317769", "url": "https://dblp.org/rec/conf/dac/ChoiSCK19"}, "url": "URL#1767895"}, {"@score": "1", "@id": "1767896", "info": {"authors": {"author": [{"@pid": "217/0915", "text": "Jonathan Cruz 0001"}, {"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}, {"@pid": "75/4629", "text": "Swarup Bhunia"}]}, "title": "The Metric Matters: The Art of Measuring Trust in Electronics.", "venue": "DAC", "pages": "222", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/CruzMB19", "doi": "10.1145/3316781.3323488", "ee": "https://doi.org/10.1145/3316781.3323488", "url": "https://dblp.org/rec/conf/dac/CruzMB19"}, "url": "URL#1767896"}, {"@score": "1", "@id": "1767897", "info": {"authors": {"author": [{"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning.", "venue": "DAC", "pages": "127", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DaiZ19", "doi": "10.1145/3316781.3317842", "ee": "https://doi.org/10.1145/3316781.3317842", "url": "https://dblp.org/rec/conf/dac/DaiZ19"}, "url": "URL#1767897"}, {"@score": "1", "@id": "1767898", "info": {"authors": {"author": [{"@pid": "138/1077", "text": "Debayan Das"}, {"@pid": "241/4284", "text": "Anupam Golder"}, {"@pid": "241/4300", "text": "Josef Danial"}, {"@pid": "15/5063", "text": "Santosh Ghosh"}, {"@pid": "60/4440", "text": "Arijit Raychowdhury"}, {"@pid": "33/4921", "text": "Shreyas Sen"}]}, "title": "X-DeepSCA: Cross-Device Deep Learning Side Channel Attack.", "venue": "DAC", "pages": "134", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DasGDGRS19", "doi": "10.1145/3316781.3317934", "ee": "https://doi.org/10.1145/3316781.3317934", "url": "https://dblp.org/rec/conf/dac/DasGDGRS19"}, "url": "URL#1767898"}, {"@score": "1", "@id": "1767899", "info": {"authors": {"author": [{"@pid": "09/11365", "text": "Quan Deng"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "81/3147", "text": "Minxuan Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator.", "venue": "DAC", "pages": "128", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DengZZY19", "doi": "10.1145/3316781.3317845", "ee": "https://doi.org/10.1145/3316781.3317845", "url": "https://dblp.org/rec/conf/dac/DengZZY19"}, "url": "URL#1767899"}, {"@score": "1", "@id": "1767900", "info": {"authors": {"author": [{"@pid": "127/9058", "text": "Sai Manoj Pudukotai Dinakarrao"}, {"@pid": "229/4185", "text": "Sairaj Amberkar"}, {"@pid": "241/4299", "text": "Sahil Bhat"}, {"@pid": "229/2750", "text": "Abhijitt Dhavlle"}, {"@pid": "157/8958", "text": "Hossein Sayadi"}, {"@pid": "83/7356", "text": "Avesta Sasan"}, {"@pid": "63/3012", "text": "Houman Homayoun"}, {"@pid": "99/7115", "text": "Setareh Rafatirad"}]}, "title": "Adversarial Attack on Microarchitectural Events based Malware Detectors.", "venue": "DAC", "pages": "164", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DinakarraoABDSS19", "doi": "10.1145/3316781.3317762", "ee": "https://doi.org/10.1145/3316781.3317762", "url": "https://dblp.org/rec/conf/dac/DinakarraoABDSS19"}, "url": "URL#1767900"}, {"@score": "1", "@id": "1767901", "info": {"authors": {"author": {"@pid": "47/6611", "text": "Beno\u00eet Dupont de Dinechin"}}, "title": "Consolidating High-Integrity, High-Performance, and Cyber-Security Functions on a Manycore Processor.", "venue": "DAC", "pages": "154", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Dinechin19", "doi": "10.1145/3316781.3323473", "ee": "https://doi.org/10.1145/3316781.3323473", "url": "https://dblp.org/rec/conf/dac/Dinechin19"}, "url": "URL#1767901"}, {"@score": "1", "@id": "1767902", "info": {"authors": {"author": [{"@pid": "163/8729", "text": "Ruizhou Ding"}, {"@pid": "52/8788-1", "text": "Zeye Liu 0001"}, {"@pid": "199/8630", "text": "Ting-Wu Chin"}, {"@pid": "59/2715", "text": "Diana Marculescu"}, {"@pid": "b/RDShawnBlanton", "text": "R. D. (Shawn) Blanton"}]}, "title": "FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference.", "venue": "DAC", "pages": "200", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DingLCMB19", "doi": "10.1145/3316781.3317828", "ee": "https://doi.org/10.1145/3316781.3317828", "url": "https://dblp.org/rec/conf/dac/DingLCMB19"}, "url": "URL#1767902"}, {"@score": "1", "@id": "1767903", "info": {"authors": {"author": [{"@pid": "223/0510", "text": "Sara Divanbeigi"}, {"@pid": "241/4295", "text": "Evan Aditya"}, {"@pid": "241/4288", "text": "Zhongpin Wang"}, {"@pid": "20/1772", "text": "Markus Olbrich"}]}, "title": "Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation.", "venue": "DAC", "pages": "69", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DivanbeigiAWO19", "doi": "10.1145/3316781.3317815", "ee": "https://doi.org/10.1145/3316781.3317815", "url": "https://dblp.org/rec/conf/dac/DivanbeigiAWO19"}, "url": "URL#1767903"}, {"@score": "1", "@id": "1767904", "info": {"authors": {"author": [{"@pid": "202/9581", "text": "Yajuan Du"}, {"@pid": "19/8104", "text": "Yao Zhou"}, {"@pid": "04/6901-14", "text": "Meng Zhang 0014"}, {"@pid": "49/3283", "text": "Wei Liu"}, {"@pid": "96/4134", "text": "Shengwu Xiong"}]}, "title": "Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading.", "venue": "DAC", "pages": "37", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/DuZZLX19", "doi": "10.1145/3316781.3317759", "ee": "https://doi.org/10.1145/3316781.3317759", "url": "https://dblp.org/rec/conf/dac/DuZZLX19"}, "url": "URL#1767904"}, {"@score": "1", "@id": "1767905", "info": {"authors": {"author": [{"@pid": "07/5681", "text": "Liang Feng"}, {"@pid": "211/0078", "text": "Jieru Zhao"}, {"@pid": "206/9107", "text": "Tingyuan Liang"}, {"@pid": "24/9978", "text": "Sharad Sinha"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}]}, "title": "LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms.", "venue": "DAC", "pages": "1", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FengZLSZ19", "doi": "10.1145/3316781.3317846", "ee": "https://doi.org/10.1145/3316781.3317846", "url": "https://dblp.org/rec/conf/dac/FengZLSZ19"}, "url": "URL#1767905"}, {"@score": "1", "@id": "1767906", "info": {"authors": {"author": [{"@pid": "236/6941", "text": "Eric Finnerty"}, {"@pid": "236/6699", "text": "Zachary Sherer"}, {"@pid": "43/6690-1", "text": "Hang Liu 0001"}, {"@pid": "25/2208", "text": "Yan Luo"}]}, "title": "Dr. BFS: Data Centric Breadth-First Search on FPGAs.", "venue": "DAC", "pages": "208", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FinnertySLL19", "doi": "10.1145/3316781.3317802", "ee": "https://doi.org/10.1145/3316781.3317802", "url": "https://dblp.org/rec/conf/dac/FinnertySLL19"}, "url": "URL#1767906"}, {"@score": "1", "@id": "1767907", "info": {"authors": {"author": [{"@pid": "241/4334", "text": "Jacob Fustos"}, {"@pid": "179/3202", "text": "Farzad Farshchi"}, {"@pid": "34/8375", "text": "Heechul Yun"}]}, "title": "SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks.", "venue": "DAC", "pages": "61", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/FustosFY19", "doi": "10.1145/3316781.3317914", "ee": "https://doi.org/10.1145/3316781.3317914", "url": "https://dblp.org/rec/conf/dac/FustosFY19"}, "url": "URL#1767907"}, {"@score": "1", "@id": "1767908", "info": {"authors": {"author": [{"@pid": "207/7521", "text": "Niels Gleinig"}, {"@pid": "236/5969", "text": "Frances Ann Hubis"}, {"@pid": "16/3869", "text": "Torsten Hoefler"}]}, "title": "Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines.", "venue": "DAC", "pages": "72", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GleinigHH19", "doi": "10.1145/3316781.3317814", "ee": "https://doi.org/10.1145/3316781.3317814", "url": "https://dblp.org/rec/conf/dac/GleinigHH19"}, "url": "URL#1767908"}, {"@score": "1", "@id": "1767909", "info": {"authors": {"author": [{"@pid": "199/7113", "text": "Shijun Gong"}, {"@pid": "86/8514", "text": "Jiajun Li"}, {"@pid": "39/1010", "text": "Wenyan Lu"}, {"@pid": "12/7075", "text": "Guihai Yan"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}]}, "title": "ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications.", "venue": "DAC", "pages": "194", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GongLLYL19", "doi": "10.1145/3316781.3317910", "ee": "https://doi.org/10.1145/3316781.3317910", "url": "https://dblp.org/rec/conf/dac/GongLLYL19"}, "url": "URL#1767909"}, {"@score": "1", "@id": "1767910", "info": {"authors": {"author": [{"@pid": "200/9755", "text": "Milos Grujic"}, {"@pid": "94/7786", "text": "Vladimir Rozic"}, {"@pid": "73/6667", "text": "David Johnston"}, {"@pid": "08/1967", "text": "John Kelsey"}, {"@pid": "92/16", "text": "Ingrid Verbauwhede"}]}, "title": "Design Principles for True Random Number Generators for Security Applications.", "venue": "DAC", "pages": "121", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/GrujicRJKV19", "doi": "10.1145/3316781.3323482", "ee": "https://doi.org/10.1145/3316781.3323482", "url": "https://dblp.org/rec/conf/dac/GrujicRJKV19"}, "url": "URL#1767910"}, {"@score": "1", "@id": "1767911", "info": {"authors": {"author": [{"@pid": "199/7171", "text": "Ramyad Hadidi"}, {"@pid": "215/3492", "text": "Jiashen Cao"}, {"@pid": "r/MichaelSRyoo", "text": "Michael S. Ryoo"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}]}, "title": "Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing.", "venue": "DAC", "pages": "234", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HadidiCRK19", "doi": "10.1145/3316781.3322474", "ee": "https://doi.org/10.1145/3316781.3322474", "url": "https://dblp.org/rec/conf/dac/HadidiCRK19"}, "url": "URL#1767911"}, {"@score": "1", "@id": "1767912", "info": {"authors": {"author": [{"@pid": "241/4322", "text": "Kourosh Hakhamaneshi"}, {"@pid": "241/4318", "text": "Nick Werblun"}, {"@pid": "a/PieterAbbeel", "text": "Pieter Abbeel"}, {"@pid": "17/6937", "text": "Vladimir Stojanovic"}]}, "title": "Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization.", "venue": "DAC", "pages": "228", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HakhamaneshiWAS19", "doi": "10.1145/3316781.3322468", "ee": "https://doi.org/10.1145/3316781.3322468", "url": "https://dblp.org/rec/conf/dac/HakhamaneshiWAS19"}, "url": "URL#1767912"}, {"@score": "1", "@id": "1767913", "info": {"authors": {"author": [{"@pid": "241/4316", "text": "Youngkwang Han"}, {"@pid": "39/6945", "text": "John Kim"}]}, "title": "A Novel Covert Channel Attack Using Memory Encryption Engine Cache.", "venue": "DAC", "pages": "58", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HanK19", "doi": "10.1145/3316781.3317750", "ee": "https://doi.org/10.1145/3316781.3317750", "url": "https://dblp.org/rec/conf/dac/HanK19"}, "url": "URL#1767913"}, {"@score": "1", "@id": "1767914", "info": {"authors": {"author": [{"@pid": "191/2451", "text": "Muhammad Abdullah Hanif"}, {"@pid": "145/5424", "text": "Faiq Khalid"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators.", "venue": "DAC", "pages": "6", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HanifK019", "doi": "10.1145/3316781.3317787", "ee": "https://doi.org/10.1145/3316781.3317787", "url": "https://dblp.org/rec/conf/dac/HanifK019"}, "url": "URL#1767914"}, {"@score": "1", "@id": "1767915", "info": {"authors": {"author": [{"@pid": "129/2059", "text": "Cong Hao"}, {"@pid": "28/9804-1", "text": "Xiaofan Zhang 0001"}, {"@pid": "82/6387", "text": "Yuhong Li"}, {"@pid": "126/3480", "text": "Sitao Huang"}, {"@pid": "81/1130", "text": "Jinjun Xiong"}, {"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "03/4630", "text": "Wen-Mei Hwu"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge.", "venue": "DAC", "pages": "206", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HaoZLHXRHC19", "doi": "10.1145/3316781.3317829", "ee": "https://doi.org/10.1145/3316781.3317829", "url": "https://dblp.org/rec/conf/dac/HaoZLHXRHC19"}, "url": "URL#1767915"}, {"@score": "1", "@id": "1767916", "info": {"authors": {"author": [{"@pid": "184/1264", "text": "Zhezhi He"}, {"@pid": "88/6731", "text": "Jie Lin"}, {"@pid": "127/9041", "text": "Rickard Ewetz"}, {"@pid": "05/9468", "text": "Jiann-Shiun Yuan"}, {"@pid": "129/1701", "text": "Deliang Fan"}]}, "title": "Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping.", "venue": "DAC", "pages": "57", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HeLEYF19", "doi": "10.1145/3316781.3317870", "ee": "https://doi.org/10.1145/3316781.3317870", "url": "https://dblp.org/rec/conf/dac/HeLEYF19"}, "url": "URL#1767916"}, {"@score": "1", "@id": "1767917", "info": {"authors": {"author": [{"@pid": "130/1375", "text": "Vladimir Herdt"}, {"@pid": "68/758", "text": "Daniel Gro\u00dfe"}, {"@pid": "10/1634-1", "text": "Hoang M. Le"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study.", "venue": "DAC", "pages": "188", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HerdtGLD19", "doi": "10.1145/3316781.3317807", "ee": "https://doi.org/10.1145/3316781.3317807", "url": "https://dblp.org/rec/conf/dac/HerdtGLD19"}, "url": "URL#1767917"}, {"@score": "1", "@id": "1767918", "info": {"authors": {"author": [{"@pid": "172/4942", "text": "Reza Hojabr"}, {"@pid": "241/4341", "text": "Kamyar Givaki"}, {"@pid": "241/4372", "text": "S. M. Reza Tayaranian"}, {"@pid": "241/4369", "text": "Parsa Esfahanian"}, {"@pid": "96/4551", "text": "Ahmad Khonsari"}, {"@pid": "56/6575", "text": "Dara Rahmati"}, {"@pid": "167/9827", "text": "M. Hassan Najafi"}]}, "title": "SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks.", "venue": "DAC", "pages": "132", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HojabrGTEKRN19", "doi": "10.1145/3316781.3317911", "ee": "https://doi.org/10.1145/3316781.3317911", "url": "https://dblp.org/rec/conf/dac/HojabrGTEKRN19"}, "url": "URL#1767918"}, {"@score": "1", "@id": "1767919", "info": {"authors": {"author": [{"@pid": "229/4181", "text": "Marcos Horro"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "41/5129", "text": "Louis-No\u00ebl Pouchet"}, {"@pid": "99/616-1", "text": "Gabriel Rodr\u00edguez 0001"}, {"@pid": "t/JuanTourino", "text": "Juan Touri\u00f1o"}]}, "title": "Effect of Distributed Directories in Mesh Interconnects.", "venue": "DAC", "pages": "51", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HorroKP0T19", "doi": "10.1145/3316781.3317808", "ee": "https://doi.org/10.1145/3316781.3317808", "url": "https://dblp.org/rec/conf/dac/HorroKP0T19"}, "url": "URL#1767919"}, {"@score": "1", "@id": "1767920", "info": {"authors": {"author": [{"@pid": "87/10782", "text": "Morteza Hosseini"}, {"@pid": "238/0390", "text": "Mark Horton"}, {"@pid": "232/8259", "text": "Hiren Paneliya"}, {"@pid": "240/0875", "text": "Utteja Kallakuri"}, {"@pid": "63/3012", "text": "Houman Homayoun"}, {"@pid": "33/2194", "text": "Tinoosh Mohsenin"}]}, "title": "On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers.", "venue": "DAC", "pages": "203", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HosseiniHPKHM19", "doi": "10.1145/3316781.3317873", "ee": "https://doi.org/10.1145/3316781.3317873", "url": "https://dblp.org/rec/conf/dac/HosseiniHPKHM19"}, "url": "URL#1767920"}, {"@score": "1", "@id": "1767921", "info": {"authors": {"author": [{"@pid": "185/5809", "text": "Hsuan Hsiao"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}]}, "title": "Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis.", "venue": "DAC", "pages": "2", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HsiaoA19", "doi": "10.1145/3316781.3317924", "ee": "https://doi.org/10.1145/3316781.3317924", "url": "https://dblp.org/rec/conf/dac/HsiaoA19"}, "url": "URL#1767921"}, {"@score": "1", "@id": "1767922", "info": {"authors": {"author": [{"@pid": "229/4152", "text": "Chen-Hao Hsu"}, {"@pid": "241/4364", "text": "Shao-Chun Hung"}, {"@pid": "175/3324", "text": "Hao Chen"}, {"@pid": "227/2426", "text": "Fan-Keng Sun"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing.", "venue": "DAC", "pages": "217", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HsuHCSC19", "doi": "10.1145/3316781.3317740", "ee": "https://doi.org/10.1145/3316781.3317740", "url": "https://dblp.org/rec/conf/dac/HsuHCSC19"}, "url": "URL#1767922"}, {"@score": "1", "@id": "1767923", "info": {"authors": {"author": [{"@pid": "158/7413", "text": "Hanbin Hu"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "37/7948", "text": "Jianhua Z. Huang"}]}, "title": "Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits.", "venue": "DAC", "pages": "17", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuLH19", "doi": "10.1145/3316781.3317818", "ee": "https://doi.org/10.1145/3316781.3317818", "url": "https://dblp.org/rec/conf/dac/HuLH19"}, "url": "URL#1767923"}, {"@score": "1", "@id": "1767924", "info": {"authors": {"author": [{"@pid": "33/8173", "text": "Shaohan Hu"}, {"@pid": "64/567", "text": "Dmitri Maslov"}, {"@pid": "p/MarcoPistoia", "text": "Marco Pistoia"}, {"@pid": "166/8752", "text": "Jay M. Gambetta"}]}, "title": "Efficient Circuits for Quantum Search over 2D Square Lattice Architecture.", "venue": "DAC", "pages": "236", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuMPG19", "doi": "10.1145/3316781.3322464", "ee": "https://doi.org/10.1145/3316781.3322464", "url": "https://dblp.org/rec/conf/dac/HuMPG19"}, "url": "URL#1767924"}, {"@score": "1", "@id": "1767925", "info": {"authors": {"author": [{"@pid": "82/378-3", "text": "Ming Hu 0003"}, {"@pid": "79/1183", "text": "Tongquan Wei"}, {"@pid": "83/5342-2", "text": "Min Zhang 0002"}, {"@pid": "99/4576", "text": "Fr\u00e9d\u00e9ric Mallet"}, {"@pid": "95/573", "text": "Mingsong Chen"}]}, "title": "Sample-Guided Automated Synthesis for CCSL Specifications.", "venue": "DAC", "pages": "98", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuWZMC19", "doi": "10.1145/3316781.3317904", "ee": "https://doi.org/10.1145/3316781.3317904", "url": "https://dblp.org/rec/conf/dac/HuWZMC19"}, "url": "URL#1767925"}, {"@score": "1", "@id": "1767926", "info": {"authors": {"author": [{"@pid": "241/4348", "text": "Shuo Huai"}, {"@pid": "237/8016", "text": "Weining Song"}, {"@pid": "73/11467", "text": "Mengying Zhao"}, {"@pid": "157/2980", "text": "Xiaojun Cai"}, {"@pid": "99/6654", "text": "Zhiping Jia"}]}, "title": "Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs.", "venue": "DAC", "pages": "157", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuaiSZCJ19", "doi": "10.1145/3316781.3317881", "ee": "https://doi.org/10.1145/3316781.3317881", "url": "https://dblp.org/rec/conf/dac/HuaiSZCJ19"}, "url": "URL#1767926"}, {"@score": "1", "@id": "1767927", "info": {"authors": {"author": [{"@pid": "18/2169", "text": "Xing Huang"}, {"@pid": "63/4181", "text": "Tsung-Yi Ho"}, {"@pid": "10/2272", "text": "Wenzhong Guo"}, {"@pid": "13/2692-5", "text": "Bing Li 0005"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}]}, "title": "MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports.", "venue": "DAC", "pages": "145", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangHGLS19", "doi": "10.1145/3316781.3317864", "ee": "https://doi.org/10.1145/3316781.3317864", "url": "https://dblp.org/rec/conf/dac/HuangHGLS19"}, "url": "URL#1767927"}, {"@score": "1", "@id": "1767928", "info": {"authors": {"author": [{"@pid": "13/7933", "text": "Tsung-Wei Huang"}, {"@pid": "145/9179", "text": "Chun-Xun Lin"}, {"@pid": "221/4137", "text": "Guannan Guo"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}]}, "title": "Essential Building Blocks for Creating an Open-source EDA Project.", "venue": "DAC", "pages": "78", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangLGW19", "doi": "10.1145/3316781.3323477", "ee": "https://doi.org/10.1145/3316781.3323477", "url": "https://dblp.org/rec/conf/dac/HuangLGW19"}, "url": "URL#1767928"}, {"@score": "1", "@id": "1767929", "info": {"authors": {"author": [{"@pid": "13/7933", "text": "Tsung-Wei Huang"}, {"@pid": "145/9179", "text": "Chun-Xun Lin"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}]}, "title": "Distributed Timing Analysis at Scale.", "venue": "DAC", "pages": "229", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/HuangLW19", "doi": "10.1145/3316781.3322470", "ee": "https://doi.org/10.1145/3316781.3322470", "url": "https://dblp.org/rec/conf/dac/HuangLW19"}, "url": "URL#1767929"}, {"@score": "1", "@id": "1767930", "info": {"authors": {"author": [{"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "241/4329", "text": "Justin Morris"}, {"@pid": "241/1180", "text": "John Messerly"}, {"@pid": "241/4344", "text": "Helen Shu"}, {"@pid": "241/4307", "text": "Yaobang Deng"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing.", "venue": "DAC", "pages": "52", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ImaniMMSDR19", "doi": "10.1145/3316781.3317785", "ee": "https://doi.org/10.1145/3316781.3317785", "url": "https://dblp.org/rec/conf/dac/ImaniMMSDR19"}, "url": "URL#1767930"}, {"@score": "1", "@id": "1767931", "info": {"authors": {"author": [{"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "241/4332", "text": "Alice Sokolova"}, {"@pid": "223/9639", "text": "Ricardo Garcia"}, {"@pid": "61/6327-1", "text": "Andrew Huang 0001"}, {"@pid": "07/6378", "text": "Fan Wu"}, {"@pid": "23/8354", "text": "Baris Aksanli"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control.", "venue": "DAC", "pages": "159", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ImaniSGHWAR19", "doi": "10.1145/3316781.3317774", "ee": "https://doi.org/10.1145/3316781.3317774", "url": "https://dblp.org/rec/conf/dac/ImaniSGHWAR19"}, "url": "URL#1767931"}, {"@score": "1", "@id": "1767932", "info": {"authors": {"author": [{"@pid": "86/11241", "text": "Riadul Islam"}, {"@pid": "241/4355", "text": "Md Asif Shahjalal"}]}, "title": "Predicting DRC Violations Using Ensemble Random Forest Algorithm.", "venue": "DAC", "pages": "227", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/IslamS19", "doi": "10.1145/3316781.3322478", "ee": "https://doi.org/10.1145/3316781.3322478", "url": "https://dblp.org/rec/conf/dac/IslamS19"}, "url": "URL#1767932"}, {"@score": "1", "@id": "1767933", "info": {"authors": {"author": [{"@pid": "132/6759", "text": "Shubham Jain"}, {"@pid": "48/11468", "text": "Swagath Venkataramani"}, {"@pid": "05/6204", "text": "Vijayalakshmi Srinivasan"}, {"@pid": "97/4140", "text": "Jungwook Choi"}, {"@pid": "57/4301", "text": "Kailash Gopalakrishnan"}, {"@pid": "45/4122", "text": "Leland Chang"}]}, "title": "BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks.", "venue": "DAC", "pages": "201", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JainVSCGC19", "doi": "10.1145/3316781.3317783", "ee": "https://doi.org/10.1145/3316781.3317783", "url": "https://dblp.org/rec/conf/dac/JainVSCGC19"}, "url": "URL#1767933"}, {"@score": "1", "@id": "1767934", "info": {"authors": {"author": [{"@pid": "43/6896", "text": "Jinsoo Jang"}, {"@pid": "17/6702", "text": "Brent ByungHoon Kang"}]}, "title": "In-process Memory Isolation Using Hardware Watchpoint.", "venue": "DAC", "pages": "32", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JangK19", "doi": "10.1145/3316781.3317843", "ee": "https://doi.org/10.1145/3316781.3317843", "url": "https://dblp.org/rec/conf/dac/JangK19"}, "url": "URL#1767934"}, {"@score": "1", "@id": "1767935", "info": {"authors": {"author": [{"@pid": "43/6896", "text": "Jinsoo Jang"}, {"@pid": "17/6702", "text": "Brent ByungHoon Kang"}]}, "title": "Revisiting the ARM Debug Facility for OS Kernel Security.", "venue": "DAC", "pages": "110", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JangK19a", "doi": "10.1145/3316781.3317897", "ee": "https://doi.org/10.1145/3316781.3317897", "url": "https://dblp.org/rec/conf/dac/JangK19a"}, "url": "URL#1767935"}, {"@score": "1", "@id": "1767936", "info": {"authors": {"author": [{"@pid": "143/7503", "text": "Darshana Jayasinghe"}, {"@pid": "i/AleksandarIgnjatovic", "text": "Aleksandar Ignjatovic"}, {"@pid": "38/622", "text": "Sri Parameswaran"}]}, "title": "RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks.", "venue": "DAC", "pages": "139", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JayasingheIP19", "doi": "10.1145/3316781.3317899", "ee": "https://doi.org/10.1145/3316781.3317899", "url": "https://dblp.org/rec/conf/dac/JayasingheIP19"}, "url": "URL#1767936"}, {"@score": "1", "@id": "1767937", "info": {"authors": {"author": [{"@pid": "177/8085-1", "text": "Chandan Kumar Jha 0001"}, {"@pid": "84/499", "text": "Joycee Mekie"}]}, "title": "SEDA - Single Exact Dual Approximate Adders for Approximate Processors.", "venue": "DAC", "pages": "237", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JhaM19", "doi": "10.1145/3316781.3322475", "ee": "https://doi.org/10.1145/3316781.3322475", "url": "https://dblp.org/rec/conf/dac/JhaM19"}, "url": "URL#1767937"}, {"@score": "1", "@id": "1767938", "info": {"authors": {"author": [{"@pid": "38/555-4", "text": "Xu Jiang 0004"}, {"@pid": "45/5411", "text": "Nan Guan"}, {"@pid": "24/914", "text": "Weichen Liu"}, {"@pid": "147/7698", "text": "Maolin Yang"}]}, "title": "Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores.", "venue": "DAC", "pages": "93", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiangGLY19", "doi": "10.1145/3316781.3317907", "ee": "https://doi.org/10.1145/3316781.3317907", "url": "https://dblp.org/rec/conf/dac/JiangGLY19"}, "url": "URL#1767938"}, {"@score": "1", "@id": "1767939", "info": {"authors": {"author": [{"@pid": "153/0646", "text": "Zhenghong Jiang"}, {"@pid": "214/9815", "text": "Hanchen Jin"}, {"@pid": "09/5657", "text": "G. Edward Suh"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES.", "venue": "DAC", "pages": "59", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiangJSZ19", "doi": "10.1145/3316781.3317798", "ee": "https://doi.org/10.1145/3316781.3317798", "url": "https://dblp.org/rec/conf/dac/JiangJSZ19"}, "url": "URL#1767939"}, {"@score": "1", "@id": "1767940", "info": {"authors": {"author": [{"@pid": "241/4350", "text": "Yiyang Jiang"}, {"@pid": "29/3081-1", "text": "Fan Yang 0001"}, {"@pid": "12/1249", "text": "Hengliang Zhu"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}, {"@pid": "73/6801", "text": "Dian Zhou"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}]}, "title": "Efficient Layout Hotspot Detection via Binarized Residual Neural Network.", "venue": "DAC", "pages": "147", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiangYZ0ZZ19", "doi": "10.1145/3316781.3317811", "ee": "https://doi.org/10.1145/3316781.3317811", "url": "https://dblp.org/rec/conf/dac/JiangYZ0ZZ19"}, "url": "URL#1767940"}, {"@score": "1", "@id": "1767941", "info": {"authors": {"author": [{"@pid": "233/8123", "text": "Bentian Jiang"}, {"@pid": "167/1261-9", "text": "Xiaopeng Zhang 0009"}, {"@pid": "95/6235", "text": "Ran Chen"}, {"@pid": "163/2323", "text": "Gengjie Chen"}, {"@pid": "170/2192", "text": "Peishan Tu"}, {"@pid": "64/6025-159", "text": "Wei Li 0159"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "FIT: Fill Insertion Considering Timing.", "venue": "DAC", "pages": "221", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiangZCCTLYY19", "doi": "10.1145/3316781.3317826", "ee": "https://doi.org/10.1145/3316781.3317826", "url": "https://dblp.org/rec/conf/dac/JiangZCCTLYY19"}, "url": "URL#1767941"}, {"@score": "1", "@id": "1767942", "info": {"authors": {"author": [{"@pid": "151/4529", "text": "Weiwen Jiang"}, {"@pid": "04/4189", "text": "Xinyi Zhang"}, {"@pid": "27/2376", "text": "Edwin Hsing-Mean Sha"}, {"@pid": "50/2484-18", "text": "Lei Yang 0018"}, {"@pid": "73/1987", "text": "Qingfeng Zhuge"}, {"@pid": "94/5536", "text": "Yiyu Shi 0001"}, {"@pid": "37/3401", "text": "Jingtong Hu"}]}, "title": "Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search.", "venue": "DAC", "pages": "5", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JiangZSYZSH19", "doi": "10.1145/3316781.3317757", "ee": "https://doi.org/10.1145/3316781.3317757", "url": "https://dblp.org/rec/conf/dac/JiangZSYZSH19"}, "url": "URL#1767942"}, {"@score": "1", "@id": "1767943", "info": {"authors": {"author": [{"@pid": "199/8623", "text": "Neetu Jindal"}, {"@pid": "129/7618", "text": "Sandeep Chandran"}, {"@pid": "46/1929", "text": "Preeti Ranjan Panda"}, {"@pid": "p/SanjivaPrasad", "text": "Sanjiva Prasad"}, {"@pid": "241/4335", "text": "Abhay Mitra"}, {"@pid": "241/4262", "text": "Kunal Singhal"}, {"@pid": "69/8229", "text": "Shubham Gupta"}, {"@pid": "230/7974", "text": "Shikhar Tuli"}]}, "title": "DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring.", "venue": "DAC", "pages": "99", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/JindalCPPMSGT19", "doi": "10.1145/3316781.3317799", "ee": "https://doi.org/10.1145/3316781.3317799", "url": "https://dblp.org/rec/conf/dac/JindalCPPMSGT19"}, "url": "URL#1767943"}, {"@score": "1", "@id": "1767944", "info": {"authors": {"author": [{"@pid": "182/4036", "text": "Hadi Mardani Kamali"}, {"@pid": "212/9154", "text": "Kimia Zamiri Azar"}, {"@pid": "63/3012", "text": "Houman Homayoun"}, {"@pid": "83/7356", "text": "Avesta Sasan"}]}, "title": "Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks.", "venue": "DAC", "pages": "89", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KamaliAHS19", "doi": "10.1145/3316781.3317831", "ee": "https://doi.org/10.1145/3316781.3317831", "url": "https://dblp.org/rec/conf/dac/KamaliAHS19"}, "url": "URL#1767944"}, {"@score": "1", "@id": "1767945", "info": {"authors": {"author": [{"@pid": "166/9225", "text": "Jintaek Kang"}, {"@pid": "241/4358", "text": "Dowhan Jung"}, {"@pid": "68/7078", "text": "Kwanghyun Chung"}, {"@pid": "h/SoonhoiHa", "text": "Soonhoi Ha"}]}, "title": "Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors.", "venue": "DAC", "pages": "181", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KangJCH19", "doi": "10.1145/3316781.3317823", "ee": "https://doi.org/10.1145/3316781.3317823", "url": "https://dblp.org/rec/conf/dac/KangJCH19"}, "url": "URL#1767945"}, {"@score": "1", "@id": "1767946", "info": {"authors": {"author": [{"@pid": "241/4321", "text": "Seokwon Kang"}, {"@pid": "241/4327", "text": "Yongseung Yu"}, {"@pid": "50/5515", "text": "Jiho Kim"}, {"@pid": "23/7453-1", "text": "Yongjun Park 0001"}]}, "title": "GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures.", "venue": "DAC", "pages": "24", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KangYKP19", "doi": "10.1145/3316781.3317833", "ee": "https://doi.org/10.1145/3316781.3317833", "url": "https://dblp.org/rec/conf/dac/KangYKP19"}, "url": "URL#1767946"}, {"@score": "1", "@id": "1767947", "info": {"authors": {"author": [{"@pid": "156/8534", "text": "Rajit Karmakar"}, {"@pid": "241/4297", "text": "Suman Sekhar Jana"}, {"@pid": "73/4815", "text": "Santanu Chattopadhyay"}]}, "title": "A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis.", "venue": "DAC", "pages": "90", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KarmakarJC19", "doi": "10.1145/3316781.3317738", "ee": "https://doi.org/10.1145/3316781.3317738", "url": "https://dblp.org/rec/conf/dac/KarmakarJC19"}, "url": "URL#1767947"}, {"@score": "1", "@id": "1767948", "info": {"authors": {"author": [{"@pid": "189/1488", "text": "Angshuman Karmakar"}, {"@pid": "31/9547", "text": "Sujoy Sinha Roy"}, {"@pid": "31/5019", "text": "Frederik Vercauteren"}, {"@pid": "92/16", "text": "Ingrid Verbauwhede"}]}, "title": "Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme.", "venue": "DAC", "pages": "88", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KarmakarRVV19", "doi": "10.1145/3316781.3317887", "ee": "https://doi.org/10.1145/3316781.3317887", "url": "https://dblp.org/rec/conf/dac/KarmakarRVV19"}, "url": "URL#1767948"}, {"@score": "1", "@id": "1767949", "info": {"authors": {"author": [{"@pid": "169/7381", "text": "Khaled N. Khasawneh"}, {"@pid": "222/1569", "text": "Esmaeil Mohammadian Koruyeh"}, {"@pid": "69/6818", "text": "Chengyu Song"}, {"@pid": "17/10107", "text": "Dmitry Evtyushkin"}, {"@pid": "p/DmitryVPonomarev", "text": "Dmitry Ponomarev 0001"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}]}, "title": "SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation.", "venue": "DAC", "pages": "60", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KhasawnehKSEPA19", "doi": "10.1145/3316781.3317903", "ee": "https://doi.org/10.1145/3316781.3317903", "url": "https://dblp.org/rec/conf/dac/KhasawnehKSEPA19"}, "url": "URL#1767949"}, {"@score": "1", "@id": "1767950", "info": {"authors": {"author": [{"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "91/1566", "text": "Pankaj Mehra"}]}, "title": "Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems.", "venue": "DAC", "pages": "22", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimM19", "doi": "10.1145/3316781.3323484", "ee": "https://doi.org/10.1145/3316781.3323484", "url": "https://dblp.org/rec/conf/dac/KimM19"}, "url": "URL#1767950"}, {"@score": "1", "@id": "1767951", "info": {"authors": {"author": [{"@pid": "85/1809", "text": "Jinwoo Kim"}, {"@pid": "241/4343", "text": "Gauthaman Murali"}, {"@pid": "139/2586", "text": "Heechun Park"}, {"@pid": "224/2813", "text": "Eric Qin 0001"}, {"@pid": "203/0006", "text": "Hyoukjun Kwon"}, {"@pid": "218/1176", "text": "Venkata Chaitanya Krishna Chekuri"}, {"@pid": "241/4301", "text": "Nihar Dasari"}, {"@pid": "90/4842", "text": "Arvind Singh"}, {"@pid": "196/1891", "text": "Minah Lee"}, {"@pid": "216/8710", "text": "Hakki Mert Torun"}, {"@pid": "154/8723", "text": "Kallol Roy"}, {"@pid": "84/2871", "text": "Madhavan Swaminathan"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}, {"@pid": "50/2421", "text": "Tushar Krishna"}, {"@pid": "58/2235", "text": "Sung Kyu Lim"}]}, "title": "Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse.", "venue": "DAC", "pages": "178", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimMPQKCDSLTRSM19", "doi": "10.1145/3316781.3317775", "ee": "https://doi.org/10.1145/3316781.3317775", "url": "https://dblp.org/rec/conf/dac/KimMPQKCDSLTRSM19"}, "url": "URL#1767951"}, {"@score": "1", "@id": "1767952", "info": {"authors": {"author": [{"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "68/11180", "text": "Choungki Song"}, {"@pid": "241/4365", "text": "Woo Young Cho"}, {"@pid": "51/494-6", "text": "Jian Huang 0006"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}]}, "title": "LL-PCM: Low-Latency Phase Change Memory Architecture.", "venue": "DAC", "pages": "14", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimSCHJ19", "doi": "10.1145/3316781.3317853", "ee": "https://doi.org/10.1145/3316781.3317853", "url": "https://dblp.org/rec/conf/dac/KimSCHJ19"}, "url": "URL#1767952"}, {"@score": "1", "@id": "1767953", "info": {"authors": {"author": [{"@pid": "241/4285", "text": "Jae-San Kim"}, {"@pid": "18/5332", "text": "Joon-Sung Yang"}]}, "title": "DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis.", "venue": "DAC", "pages": "129", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KimY19", "doi": "10.1145/3316781.3317805", "ee": "https://doi.org/10.1145/3316781.3317805", "url": "https://dblp.org/rec/conf/dac/KimY19"}, "url": "URL#1767953"}, {"@score": "1", "@id": "1767954", "info": {"authors": {"author": [{"@pid": "66/4132", "text": "Michihiro Koibuchi"}, {"@pid": "241/4271", "text": "Lambert Leong"}, {"@pid": "206/3898", "text": "Tomohiro Totoki"}, {"@pid": "233/1416", "text": "Naoya Niwa"}, {"@pid": "60/6814", "text": "Hiroki Matsutani"}, {"@pid": "59/1558", "text": "Hideharu Amano"}, {"@pid": "25/6606", "text": "Henri Casanova"}]}, "title": "Sparse 3-D NoCs with Inductive Coupling.", "venue": "DAC", "pages": "49", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KoibuchiLTNMAC19", "doi": "10.1145/3316781.3317913", "ee": "https://doi.org/10.1145/3316781.3317913", "url": "https://dblp.org/rec/conf/dac/KoibuchiLTNMAC19"}, "url": "URL#1767954"}, {"@score": "1", "@id": "1767955", "info": {"authors": {"author": [{"@pid": "55/2821", "text": "Victor N. Kravets"}, {"@pid": "154/3010", "text": "Nian-Ze Lee"}, {"@pid": "13/2622", "text": "Jie-Hong R. Jiang"}]}, "title": "Comprehensive Search for ECO Rectification Using Symbolic Sampling.", "venue": "DAC", "pages": "71", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KravetsLJ19", "doi": "10.1145/3316781.3317790", "ee": "https://doi.org/10.1145/3316781.3317790", "url": "https://dblp.org/rec/conf/dac/KravetsLJ19"}, "url": "URL#1767955"}, {"@score": "1", "@id": "1767956", "info": {"authors": {"author": [{"@pid": "241/4371", "text": "Kishor Kunal"}, {"@pid": "241/4342", "text": "Meghna Madhusudan"}, {"@pid": "02/10241", "text": "Arvind K. Sharma"}, {"@pid": "86/1049", "text": "Wenbin Xu"}, {"@pid": "50/774", "text": "Steven M. Burns"}, {"@pid": "22/2712", "text": "Ramesh Harjani"}, {"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "53/2061", "text": "Desmond A. Kirkpatrick"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "ALIGN: Open-Source Analog Layout Automation from the Ground Up.", "venue": "DAC", "pages": "77", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KunalMSXBHHKS19", "doi": "10.1145/3316781.3323471", "ee": "https://doi.org/10.1145/3316781.3323471", "url": "https://dblp.org/rec/conf/dac/KunalMSXBHHKS19"}, "url": "URL#1767956"}, {"@score": "1", "@id": "1767957", "info": {"authors": {"author": [{"@pid": "12/10064", "text": "Jaeha Kung"}, {"@pid": "196/4354", "text": "Junki Park"}, {"@pid": "241/4319", "text": "Sehun Park"}, {"@pid": "79/6708", "text": "Jae-Joon Kim"}]}, "title": "Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns.", "venue": "DAC", "pages": "209", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KungPPK19", "doi": "10.1145/3316781.3317879", "ee": "https://doi.org/10.1145/3316781.3317879", "url": "https://dblp.org/rec/conf/dac/KungPPK19"}, "url": "URL#1767957"}, {"@score": "1", "@id": "1767958", "info": {"authors": {"author": [{"@pid": "162/7738", "text": "Jihye Kwon"}, {"@pid": "90/281", "text": "Matthew M. Ziegler"}, {"@pid": "68/2644", "text": "Luca P. Carloni"}]}, "title": "A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors.", "venue": "DAC", "pages": "218", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/KwonZC19", "doi": "10.1145/3316781.3323919", "ee": "https://doi.org/10.1145/3316781.3323919", "url": "https://dblp.org/rec/conf/dac/KwonZC19"}, "url": "URL#1767958"}, {"@score": "1", "@id": "1767959", "info": {"authors": {"author": [{"@pid": "241/4338", "text": "Kuan-Ming Lai"}, {"@pid": "13/7933", "text": "Tsung-Wei Huang"}, {"@pid": "63/4181", "text": "Tsung-Yi Ho"}]}, "title": "A General Cache Framework for Efficient Generation of Timing Critical Paths.", "venue": "DAC", "pages": "108", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LaiHH19", "doi": "10.1145/3316781.3317744", "ee": "https://doi.org/10.1145/3316781.3317744", "url": "https://dblp.org/rec/conf/dac/LaiHH19"}, "url": "URL#1767959"}, {"@score": "1", "@id": "1767960", "info": {"authors": {"author": [{"@pid": "18/3078", "text": "Gunhee Lee"}, {"@pid": "138/9331", "text": "Hanmin Park"}, {"@pid": "145/2993", "text": "Namhyung Kim"}, {"@pid": "180/3693", "text": "Joonsang Yu"}, {"@pid": "234/1525", "text": "Sujeong Jo"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}]}, "title": "Acceleration of DNN Backward Propagation by Selective Computation of Gradients.", "venue": "DAC", "pages": "85", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LeePKYJC19", "doi": "10.1145/3316781.3317755", "ee": "https://doi.org/10.1145/3316781.3317755", "url": "https://dblp.org/rec/conf/dac/LeePKYJC19"}, "url": "URL#1767960"}, {"@score": "1", "@id": "1767961", "info": {"authors": {"author": [{"@pid": "221/2869", "text": "Sugil Lee"}, {"@pid": "155/5668", "text": "Hyeon Uk Sim"}, {"@pid": "241/4351", "text": "Jooyeon Choi"}, {"@pid": "64/5375", "text": "Jongeun Lee"}]}, "title": "Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing.", "venue": "DAC", "pages": "7", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LeeSCL19", "doi": "10.1145/3316781.3317916", "ee": "https://doi.org/10.1145/3316781.3317916", "url": "https://dblp.org/rec/conf/dac/LeeSCL19"}, "url": "URL#1767961"}, {"@score": "1", "@id": "1767962", "info": {"authors": {"author": [{"@pid": "188/5649", "text": "Marcos T. Leipnitz"}, {"@pid": "18/9853", "text": "Gabriel L. Nazar"}]}, "title": "High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs.", "venue": "DAC", "pages": "126", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LeipnitzN19", "doi": "10.1145/3316781.3317839", "ee": "https://doi.org/10.1145/3316781.3317839", "url": "https://dblp.org/rec/conf/dac/LeipnitzN19"}, "url": "URL#1767962"}, {"@score": "1", "@id": "1767963", "info": {"authors": {"author": [{"@pid": "215/2058", "text": "Vasileios Leon"}, {"@pid": "234/5739", "text": "Konstantinos Asimakopoulos"}, {"@pid": "19/1327", "text": "Sotirios Xydis"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "03/1577", "text": "Kiamal Z. Pekmestzi"}]}, "title": "Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers.", "venue": "DAC", "pages": "160", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LeonAXSP19", "doi": "10.1145/3316781.3317793", "ee": "https://doi.org/10.1145/3316781.3317793", "url": "https://dblp.org/rec/conf/dac/LeonAXSP19"}, "url": "URL#1767963"}, {"@score": "1", "@id": "1767964", "info": {"authors": {"author": [{"@pid": "154/1110", "text": "Haitong Li"}, {"@pid": "44/8314", "text": "Mudit Bhargava"}, {"@pid": "87/9432", "text": "Paul N. Whatmough"}, {"@pid": "48/6697", "text": "H.-S. Philip Wong"}]}, "title": "On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators.", "venue": "DAC", "pages": "131", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiBWW19", "doi": "10.1145/3316781.3317874", "ee": "https://doi.org/10.1145/3316781.3317874", "url": "https://dblp.org/rec/conf/dac/LiBWW19"}, "url": "URL#1767964"}, {"@score": "1", "@id": "1767965", "info": {"authors": {"author": [{"@pid": "28/915", "text": "Yih-Lang Li"}, {"@pid": "166/6509", "text": "Shih-Ting Lin"}, {"@pid": "68/9611", "text": "Shinichi Nishizawa"}, {"@pid": "07/10064", "text": "Hong-Yan Su"}, {"@pid": "241/4324", "text": "Ming-Jie Fong"}, {"@pid": "201/5324", "text": "Oscar Chen"}, {"@pid": "37/1497", "text": "Hidetoshi Onodera"}]}, "title": "NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map.", "venue": "DAC", "pages": "120", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiLNSFCO19", "doi": "10.1145/3316781.3317868", "ee": "https://doi.org/10.1145/3316781.3317868", "url": "https://dblp.org/rec/conf/dac/LiLNSFCO19"}, "url": "URL#1767965"}, {"@score": "1", "@id": "1767966", "info": {"authors": {"author": [{"@pid": "87/3534", "text": "Fei Li"}, {"@pid": "96/8005", "text": "Youyou Lu"}, {"@pid": "187/5035", "text": "Zhongjie Wu"}, {"@pid": "60/3690", "text": "Jiwu Shu"}]}, "title": "ASCache: An Approximate SSD Cache for Error-Tolerant Applications.", "venue": "DAC", "pages": "214", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiLWS19", "doi": "10.1145/3316781.3317778", "ee": "https://doi.org/10.1145/3316781.3317778", "url": "https://dblp.org/rec/conf/dac/LiLWS19"}, "url": "URL#1767966"}, {"@score": "1", "@id": "1767967", "info": {"authors": {"author": [{"@pid": "90/7312", "text": "Haocheng Li"}, {"@pid": "199/8092", "text": "Satwik Patnaik"}, {"@pid": "150/7414", "text": "Abhrajit Sengupta"}, {"@pid": "17/8386", "text": "Haoyu Yang"}, {"@pid": "94/9547", "text": "Johann Knechtel"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}, {"@pid": "13/3403", "text": "Ozgur Sinanoglu"}]}, "title": "Attacking Split Manufacturing from a Deep Learning Perspective.", "venue": "DAC", "pages": "135", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiPSYKYYS19", "doi": "10.1145/3316781.3317780", "ee": "https://doi.org/10.1145/3316781.3317780", "url": "https://dblp.org/rec/conf/dac/LiPSYKYYS19"}, "url": "URL#1767967"}, {"@score": "1", "@id": "1767968", "info": {"authors": {"author": [{"@pid": "00/5984-1", "text": "Qiao Li 0001"}, {"@pid": "09/6041", "text": "Liang Shi"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}]}, "title": "Leveraging Approximate Data for Robust Flash Storage.", "venue": "DAC", "pages": "215", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiSYZX19", "doi": "10.1145/3316781.3317848", "ee": "https://doi.org/10.1145/3316781.3317848", "url": "https://dblp.org/rec/conf/dac/LiSYZX19"}, "url": "URL#1767968"}, {"@score": "1", "@id": "1767969", "info": {"authors": {"author": [{"@pid": "31/5353", "text": "Zheng Liang"}, {"@pid": "29/6473-3", "text": "Guangyu Sun 0003"}, {"@pid": "138/9373", "text": "Wang Kang"}, {"@pid": "89/120", "text": "Xing Chen"}, {"@pid": "48/5196", "text": "Weisheng Zhao"}]}, "title": "ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory.", "venue": "DAC", "pages": "158", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiangSKCZ19", "doi": "10.1145/3316781.3317937", "ee": "https://doi.org/10.1145/3316781.3317937", "url": "https://dblp.org/rec/conf/dac/LiangSKCZ19"}, "url": "URL#1767969"}, {"@score": "1", "@id": "1767970", "info": {"authors": {"author": [{"@pid": "188/5871", "text": "Hans Liljestrand"}, {"@pid": "149/2426", "text": "Thomas Nyman"}, {"@pid": "48/6310", "text": "Jan-Erik Ekberg"}, {"@pid": "39/2508", "text": "N. Asokan"}]}, "title": "Authenticated Call Stack.", "venue": "DAC", "pages": "223", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiljestrandNEA19", "doi": "10.1145/3316781.3322469", "ee": "https://doi.org/10.1145/3316781.3322469", "url": "https://dblp.org/rec/conf/dac/LiljestrandNEA19"}, "url": "URL#1767970"}, {"@score": "1", "@id": "1767971", "info": {"authors": {"author": [{"@pid": "98/8892", "text": "Yibo Lin"}, {"@pid": "187/8262", "text": "Shounak Dhar"}, {"@pid": "149/4660", "text": "Wuxi Li"}, {"@pid": "58/2578", "text": "Haoxing Ren"}, {"@pid": "29/3580", "text": "Brucek Khailany"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.", "venue": "DAC", "pages": "117", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinDLRKP19", "doi": "10.1145/3316781.3317803", "ee": "https://doi.org/10.1145/3316781.3317803", "url": "https://dblp.org/rec/conf/dac/LinDLRKP19"}, "url": "URL#1767971"}, {"@score": "1", "@id": "1767972", "info": {"authors": {"author": [{"@pid": "14/5581", "text": "Yi-Ting Lin"}, {"@pid": "96/1943", "text": "Iris Hui-Ru Jiang"}]}, "title": "Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials.", "venue": "DAC", "pages": "151", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinJ19", "doi": "10.1145/3316781.3317871", "ee": "https://doi.org/10.1145/3316781.3317871", "url": "https://dblp.org/rec/conf/dac/LinJ19"}, "url": "URL#1767972"}, {"@score": "1", "@id": "1767973", "info": {"authors": {"author": [{"@pid": "00/218", "text": "Ning Lin"}, {"@pid": "130/1384", "text": "Hang Lu"}, {"@pid": "90/2018", "text": "Xin Wei"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}]}, "title": "HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs.", "venue": "DAC", "pages": "23", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinLW019", "doi": "10.1145/3316781.3317837", "ee": "https://doi.org/10.1145/3316781.3317837", "url": "https://dblp.org/rec/conf/dac/LinLW019"}, "url": "URL#1767973"}, {"@score": "1", "@id": "1767974", "info": {"authors": {"author": [{"@pid": "80/1342", "text": "Jai-Ming Lin"}, {"@pid": "233/0467", "text": "Szu-Ting Li"}, {"@pid": "25/9448", "text": "Yi-Ting Wang"}]}, "title": "Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros.", "venue": "DAC", "pages": "119", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LinLW19", "doi": "10.1145/3316781.3317901", "ee": "https://doi.org/10.1145/3316781.3317901", "url": "https://dblp.org/rec/conf/dac/LinLW19"}, "url": "URL#1767974"}, {"@score": "1", "@id": "1767975", "info": {"authors": {"author": [{"@pid": "206/9096", "text": "Shuangnan Liu"}, {"@pid": "l/FrancisChungMingLau", "text": "Francis C. M. Lau 0002"}, {"@pid": "92/3091", "text": "Benjamin Carri\u00f3n Sch\u00e4fer"}]}, "title": "Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration.", "venue": "DAC", "pages": "97", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Liu0S19", "doi": "10.1145/3316781.3317754", "ee": "https://doi.org/10.1145/3316781.3317754", "url": "https://dblp.org/rec/conf/dac/Liu0S19"}, "url": "URL#1767975"}, {"@score": "1", "@id": "1767976", "info": {"authors": {"author": [{"@pid": "29/5010", "text": "Hong Liu"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "144/0494", "text": "Wenping Zhu"}, {"@pid": "72/872", "text": "Qiang Li"}, {"@pid": "202/9559", "text": "Huiyu Mo"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network.", "venue": "DAC", "pages": "192", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuLZLMW19", "doi": "10.1145/3316781.3317854", "ee": "https://doi.org/10.1145/3316781.3317854", "url": "https://dblp.org/rec/conf/dac/LiuLZLMW19"}, "url": "URL#1767976"}, {"@score": "1", "@id": "1767977", "info": {"authors": {"author": [{"@pid": "16/7895", "text": "Xingyi Liu"}, {"@pid": "p/KeshabKParhi", "text": "Keshab K. Parhi"}]}, "title": "Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding.", "venue": "DAC", "pages": "143", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuP19", "doi": "10.1145/3316781.3317791", "ee": "https://doi.org/10.1145/3316781.3317791", "url": "https://dblp.org/rec/conf/dac/LiuP19"}, "url": "URL#1767977"}, {"@score": "1", "@id": "1767978", "info": {"authors": {"author": [{"@pid": "149/3915", "text": "Gai Liu"}, {"@pid": "241/4367", "text": "Joseph Primmer"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications.", "venue": "DAC", "pages": "122", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuPZ19", "doi": "10.1145/3316781.3317890", "ee": "https://doi.org/10.1145/3316781.3317890", "url": "https://dblp.org/rec/conf/dac/LiuPZ19"}, "url": "URL#1767978"}, {"@score": "1", "@id": "1767979", "info": {"authors": {"author": [{"@pid": "43/656-23", "text": "Tao Liu 0023"}, {"@pid": "70/11466", "text": "Wujie Wen"}, {"@pid": "96/1994-1", "text": "Lei Jiang 0001"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "53/5678", "text": "Gang Quan"}]}, "title": "A Fault-Tolerant Neural Network Architecture.", "venue": "DAC", "pages": "55", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuW0WYQ19", "doi": "10.1145/3316781.3317742", "ee": "https://doi.org/10.1145/3316781.3317742", "url": "https://dblp.org/rec/conf/dac/LiuW0WYQ19"}, "url": "URL#1767979"}, {"@score": "1", "@id": "1767980", "info": {"authors": {"author": [{"@pid": "10/6178", "text": "Liang Liu"}, {"@pid": "159/0037", "text": "Rujia Wang"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses.", "venue": "DAC", "pages": "33", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuWZY19", "doi": "10.1145/3316781.3317841", "ee": "https://doi.org/10.1145/3316781.3317841", "url": "https://dblp.org/rec/conf/dac/LiuWZY19"}, "url": "URL#1767980"}, {"@score": "1", "@id": "1767981", "info": {"authors": {"author": [{"@pid": "235/0682", "text": "Runze Liu"}, {"@pid": "99/9547-1", "text": "Jianlei Yang 0001"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}, {"@pid": "48/5196", "text": "Weisheng Zhao"}]}, "title": "eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform.", "venue": "DAC", "pages": "193", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LiuYCZ19", "doi": "10.1145/3316781.3317820", "ee": "https://doi.org/10.1145/3316781.3317820", "url": "https://dblp.org/rec/conf/dac/LiuYCZ19"}, "url": "URL#1767981"}, {"@score": "1", "@id": "1767982", "info": {"authors": {"author": [{"@pid": "160/6785", "text": "Marten Lohstroh"}, {"@pid": "29/3006", "text": "Martin Schoeberl"}, {"@pid": "144/4631", "text": "Andr\u00e9s Goens"}, {"@pid": "59/9715", "text": "Armin Wasicek"}, {"@pid": "51/3192", "text": "Christopher D. Gill"}, {"@pid": "33/781", "text": "Marjan Sirjani"}, {"@pid": "83/846", "text": "Edward A. Lee"}]}, "title": "Actors Revisited for Time-Critical Systems.", "venue": "DAC", "pages": "152", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/LohstrohSGWGSL19", "doi": "10.1145/3316781.3323469", "ee": "https://doi.org/10.1145/3316781.3323469", "url": "https://dblp.org/rec/conf/dac/LohstrohSGWGSL19"}, "url": "URL#1767982"}, {"@score": "1", "@id": "1767983", "info": {"authors": {"author": [{"@pid": "172/4863", "text": "Yuzhe Ma"}, {"@pid": "58/2578", "text": "Haoxing Ren"}, {"@pid": "29/3580", "text": "Brucek Khailany"}, {"@pid": "241/4340", "text": "Harbinder Sikka"}, {"@pid": "33/3406", "text": "Lijuan Luo"}, {"@pid": "21/9680", "text": "Karthikeyan Natarajan"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "High Performance Graph Convolutional Networks with Applications in Testability Analysis.", "venue": "DAC", "pages": "18", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MaRKSLN019", "doi": "10.1145/3316781.3317838", "ee": "https://doi.org/10.1145/3316781.3317838", "url": "https://dblp.org/rec/conf/dac/MaRKSLN019"}, "url": "URL#1767983"}, {"@score": "1", "@id": "1767984", "info": {"authors": {"author": [{"@pid": "173/4171", "text": "Mohammad Reza Mahmoodi"}, {"@pid": "190/7318", "text": "Hussein Nili"}, {"@pid": "241/4273", "text": "Shabnam Larimian"}, {"@pid": "158/0788", "text": "Xinjie Guo"}, {"@pid": "39/6944", "text": "Dmitri B. Strukov"}]}, "title": "ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS.", "venue": "DAC", "pages": "137", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MahmoodiNLGS19", "doi": "10.1145/3316781.3324890", "ee": "https://doi.org/10.1145/3316781.3324890", "url": "https://dblp.org/rec/conf/dac/MahmoodiNLGS19"}, "url": "URL#1767984"}, {"@score": "1", "@id": "1767985", "info": {"authors": {"author": [{"@pid": "170/2154", "text": "Alireza Mahzoon"}, {"@pid": "68/758", "text": "Daniel Gro\u00dfe"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers.", "venue": "DAC", "pages": "185", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MahzoonGD19", "doi": "10.1145/3316781.3317898", "ee": "https://doi.org/10.1145/3316781.3317898", "url": "https://dblp.org/rec/conf/dac/MahzoonGD19"}, "url": "URL#1767985"}, {"@score": "1", "@id": "1767986", "info": {"authors": {"author": [{"@pid": "241/4275", "text": "Xingchen Man"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "69/6211-1", "text": "Jianfeng Zhu 0001"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures.", "venue": "DAC", "pages": "195", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ManLZW19", "doi": "10.1145/3316781.3317745", "ee": "https://doi.org/10.1145/3316781.3317745", "url": "https://dblp.org/rec/conf/dac/ManLZW19"}, "url": "URL#1767986"}, {"@score": "1", "@id": "1767987", "info": {"authors": {"author": [{"@pid": "178/5589", "text": "Jiachen Mao"}, {"@pid": "47/3749-11", "text": "Qing Yang 0011"}, {"@pid": "33/2805-5", "text": "Ang Li 0005"}, {"@pid": "30/5330-1", "text": "Hai Helen Li"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications.", "venue": "DAC", "pages": "102", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MaoYLLC19", "doi": "10.1145/3316781.3317865", "ee": "https://doi.org/10.1145/3316781.3317865", "url": "https://dblp.org/rec/conf/dac/MaoYLLC19"}, "url": "URL#1767987"}, {"@score": "1", "@id": "1767988", "info": {"authors": {"author": [{"@pid": "49/2352", "text": "Timothy Martin"}, {"@pid": "228/1271", "text": "Dani Maarouf"}, {"@pid": "187/8314", "text": "Ziad Abuowaimer"}, {"@pid": "231/4637", "text": "Abeer Alhyari"}, {"@pid": "96/589", "text": "Gary Gr\u00e9wal"}, {"@pid": "56/5390", "text": "Shawki Areibi"}]}, "title": "A Flat Timing-Driven Placement Flow for Modern FPGAs.", "venue": "DAC", "pages": "4", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MartinMAAGA19", "doi": "10.1145/3316781.3317743", "ee": "https://doi.org/10.1145/3316781.3317743", "url": "https://dblp.org/rec/conf/dac/MartinMAAGA19"}, "url": "URL#1767988"}, {"@score": "1", "@id": "1767989", "info": {"authors": {"author": [{"@pid": "205/2214", "text": "Rehab Massoud"}, {"@pid": "10/1634-1", "text": "Hoang M. Le"}, {"@pid": "198/5066", "text": "Peter Chini"}, {"@pid": "62/11469", "text": "Prakash Saivasan"}, {"@pid": "86/3051", "text": "Roland Meyer 0001"}, {"@pid": "d/RolfDrechsler", "text": "Rolf Drechsler"}]}, "title": "Temporal Tracing of On-Chip Signals using Timeprints.", "venue": "DAC", "pages": "186", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MassoudLCSMD19", "doi": "10.1145/3316781.3317920", "ee": "https://doi.org/10.1145/3316781.3317920", "url": "https://dblp.org/rec/conf/dac/MassoudLCSMD19"}, "url": "URL#1767989"}, {"@score": "1", "@id": "1767990", "info": {"authors": {"author": [{"@pid": "241/4312", "text": "Andrew McCrabb"}, {"@pid": "241/4354", "text": "Eric Winsor"}, {"@pid": "51/4859", "text": "Valeria Bertacco"}]}, "title": "DREDGE: Dynamic Repartitioning during Dynamic Graph Execution.", "venue": "DAC", "pages": "28", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/McCrabbWB19", "doi": "10.1145/3316781.3317804", "ee": "https://doi.org/10.1145/3316781.3317804", "url": "https://dblp.org/rec/conf/dac/McCrabbWB19"}, "url": "URL#1767990"}, {"@score": "1", "@id": "1767991", "info": {"authors": {"author": {"@pid": "22/5985", "text": "Tulika Mitra"}}, "title": "Time-Predictable Computing by Design: Looking Back, Looking Forward.", "venue": "DAC", "pages": "153", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Mitra19", "doi": "10.1145/3316781.3323489", "ee": "https://doi.org/10.1145/3316781.3323489", "url": "https://dblp.org/rec/conf/dac/Mitra19"}, "url": "URL#1767991"}, {"@score": "1", "@id": "1767992", "info": {"authors": {"author": [{"@pid": "202/9559", "text": "Huiyu Mo"}, {"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "144/0494", "text": "Wenping Zhu"}, {"@pid": "72/872", "text": "Qiang Li"}, {"@pid": "29/5010", "text": "Hong Liu"}, {"@pid": "05/8589", "text": "Wenjing Hu"}, {"@pid": "72/628", "text": "Yao Wang"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment.", "venue": "DAC", "pages": "80", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MoLZLLHWW19", "doi": "10.1145/3316781.3317736", "ee": "https://doi.org/10.1145/3316781.3317736", "url": "https://dblp.org/rec/conf/dac/MoLZLLHWW19"}, "url": "URL#1767992"}, {"@score": "1", "@id": "1767993", "info": {"authors": {"author": [{"@pid": "157/1370", "text": "Vojtech Mrazek"}, {"@pid": "191/2451", "text": "Muhammad Abdullah Hanif"}, {"@pid": "07/1601", "text": "Zdenek Vas\u00edcek"}, {"@pid": "49/5896", "text": "Luk\u00e1s Sekanina"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components.", "venue": "DAC", "pages": "123", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MrazekHVS019", "doi": "10.1145/3316781.3317781", "ee": "https://doi.org/10.1145/3316781.3317781", "url": "https://dblp.org/rec/conf/dac/MrazekHVS019"}, "url": "URL#1767993"}, {"@score": "1", "@id": "1767994", "info": {"authors": {"author": [{"@pid": "184/0442", "text": "Artur Mrowca"}, {"@pid": "241/4302", "text": "Martin Nocker"}, {"@pid": "96/4490", "text": "Sebastian Steinhorst"}, {"@pid": "43/3011", "text": "Stephan G\u00fcnnemann"}]}, "title": "Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference.", "venue": "DAC", "pages": "96", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MrowcaNSG19", "doi": "10.1145/3316781.3317847", "ee": "https://doi.org/10.1145/3316781.3317847", "url": "https://dblp.org/rec/conf/dac/MrowcaNSG19"}, "url": "URL#1767994"}, {"@score": "1", "@id": "1767995", "info": {"authors": {"author": [{"@pid": "40/2773", "text": "Elke De Mulder"}, {"@pid": "06/11243", "text": "Samatha Gummalla"}, {"@pid": "11/6164", "text": "Michael Hutter"}]}, "title": "Protecting RISC-V against Side-Channel Attacks.", "venue": "DAC", "pages": "45", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MulderGH19", "doi": "10.1145/3316781.3323485", "ee": "https://doi.org/10.1145/3316781.3323485", "url": "https://dblp.org/rec/conf/dac/MulderGH19"}, "url": "URL#1767995"}, {"@score": "1", "@id": "1767996", "info": {"authors": {"author": [{"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "117/0573", "text": "Rachata Ausavarungnirun"}]}, "title": "Enabling Practical Processing in and near Memory for Data-Intensive Computing.", "venue": "DAC", "pages": "21", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/MutluGGA19", "doi": "10.1145/3316781.3323476", "ee": "https://doi.org/10.1145/3316781.3323476", "url": "https://dblp.org/rec/conf/dac/MutluGGA19"}, "url": "URL#1767996"}, {"@score": "1", "@id": "1767997", "info": {"authors": {"author": [{"@pid": "137/8731", "text": "Duy Thanh Nguyen"}, {"@pid": "195/4158", "text": "Nhut-Minh Ho"}, {"@pid": "92/6854", "text": "Ik-Joon Chang"}]}, "title": "St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs.", "venue": "DAC", "pages": "205", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/NguyenHC19", "doi": "10.1145/3316781.3317915", "ee": "https://doi.org/10.1145/3316781.3317915", "url": "https://dblp.org/rec/conf/dac/NguyenHC19"}, "url": "URL#1767997"}, {"@score": "1", "@id": "1767998", "info": {"authors": {"author": [{"@pid": "206/8047", "text": "Mina Niknafs"}, {"@pid": "57/11467", "text": "Ivan Ukhov"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "Runtime Resource Management with Workload Prediction.", "venue": "DAC", "pages": "169", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/NiknafsUEP19", "doi": "10.1145/3316781.3317902", "ee": "https://doi.org/10.1145/3316781.3317902", "url": "https://dblp.org/rec/conf/dac/NiknafsUEP19"}, "url": "URL#1767998"}, {"@score": "1", "@id": "1767999", "info": {"authors": {"author": [{"@pid": "149/2426", "text": "Thomas Nyman"}, {"@pid": "153/0574", "text": "Ghada Dessouky"}, {"@pid": "137/9430", "text": "Shaza Zeitouni"}, {"@pid": "200/8536", "text": "Aaro Lehikoinen"}, {"@pid": "30/9784", "text": "Andrew Paverd"}, {"@pid": "39/2508", "text": "N. Asokan"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}]}, "title": "HardScope: Hardening Embedded Systems Against Data-Oriented Attacks.", "venue": "DAC", "pages": "63", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/NymanDZLPAS19", "doi": "10.1145/3316781.3317836", "ee": "https://doi.org/10.1145/3316781.3317836", "url": "https://dblp.org/rec/conf/dac/NymanDZLPAS19"}, "url": "URL#1767999"}, {"@score": "1", "@id": "1768000", "info": {"authors": {"author": [{"@pid": "173/7133", "text": "Daniele Jahier Pagliari"}, {"@pid": "25/7355", "text": "Sara Vinco"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}]}, "title": "Low-Overhead Power Trace Obfuscation for Smart Meter Privacy.", "venue": "DAC", "pages": "111", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PagliariVMP19", "doi": "10.1145/3316781.3317855", "ee": "https://doi.org/10.1145/3316781.3317855", "url": "https://dblp.org/rec/conf/dac/PagliariVMP19"}, "url": "URL#1768000"}, {"@score": "1", "@id": "1768001", "info": {"authors": {"author": [{"@pid": "51/265", "text": "Po-Cheng Pan"}, {"@pid": "195/4166", "text": "Chien-Chia Huang"}, {"@pid": "70/3994", "text": "Hung-Ming Chen"}]}, "title": "An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis.", "venue": "DAC", "pages": "232", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PanHC19", "doi": "10.1145/3316781.3322467", "ee": "https://doi.org/10.1145/3316781.3322467", "url": "https://dblp.org/rec/conf/dac/PanHC19"}, "url": "URL#1768001"}, {"@score": "1", "@id": "1768002", "info": {"authors": {"author": [{"@pid": "223/9525", "text": "Pramesh Pandey"}, {"@pid": "179/3131", "text": "Prabal Basu"}, {"@pid": "92/4010", "text": "Koushik Chakraborty"}, {"@pid": "92/1262", "text": "Sanghamitra Roy"}]}, "title": "GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit.", "venue": "DAC", "pages": "173", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PandeyBCR19", "doi": "10.1145/3316781.3317835", "ee": "https://doi.org/10.1145/3316781.3317835", "url": "https://dblp.org/rec/conf/dac/PandeyBCR19"}, "url": "URL#1768002"}, {"@score": "1", "@id": "1768003", "info": {"authors": {"author": [{"@pid": "139/2586", "text": "Heechun Park"}, {"@pid": "22/7538", "text": "Kyungwook Chang"}, {"@pid": "163/3575", "text": "Bon Woong Ku"}, {"@pid": "85/1809", "text": "Jinwoo Kim"}, {"@pid": "99/4565", "text": "Edward Lee"}, {"@pid": "85/5149-2", "text": "Daehyun Kim 0002"}, {"@pid": "188/5944", "text": "Arjun Chaudhuri"}, {"@pid": "220/8668", "text": "Sanmitra Banerjee"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "58/2235", "text": "Sung Kyu Lim"}]}, "title": "RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs.", "venue": "DAC", "pages": "101", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ParkCKKLKCBMCL19", "doi": "10.1145/3316781.3323486", "ee": "https://doi.org/10.1145/3316781.3323486", "url": "https://dblp.org/rec/conf/dac/ParkCKKLKCBMCL19"}, "url": "URL#1768003"}, {"@score": "1", "@id": "1768004", "info": {"authors": {"author": [{"@pid": "123/2642-1", "text": "Jisung Park 0001"}, {"@pid": "196/6732", "text": "Youngdon Jung"}, {"@pid": "241/4346", "text": "Jonghoon Won"}, {"@pid": "241/4292", "text": "Minji Kang"}, {"@pid": "29/3671-1", "text": "Sungjin Lee 0001"}, {"@pid": "74/2683", "text": "Jihong Kim 0001"}]}, "title": "RansomBlocker: a Low-Overhead Ransomware-Proof SSD.", "venue": "DAC", "pages": "34", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ParkJWKLK19", "doi": "10.1145/3316781.3317889", "ee": "https://doi.org/10.1145/3316781.3317889", "url": "https://dblp.org/rec/conf/dac/ParkJWKLK19"}, "url": "URL#1768004"}, {"@score": "1", "@id": "1768005", "info": {"authors": {"author": [{"@pid": "93/11156", "text": "Seongsik Park"}, {"@pid": "159/1699", "text": "Sei Joon Kim"}, {"@pid": "188/5813", "text": "Hyeokjun Choe"}, {"@pid": "99/1474", "text": "Sungroh Yoon"}]}, "title": "Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks.", "venue": "DAC", "pages": "53", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ParkKCY19", "doi": "10.1145/3316781.3317822", "ee": "https://doi.org/10.1145/3316781.3317822", "url": "https://dblp.org/rec/conf/dac/ParkKCY19"}, "url": "URL#1768005"}, {"@score": "1", "@id": "1768006", "info": {"authors": {"author": [{"@pid": "85/6436", "text": "Chao Peng"}, {"@pid": "199/8712", "text": "Yecheng Zhao"}, {"@pid": "63/2279-1", "text": "Haibo Zeng 0001"}]}, "title": "Dynamic Switching Speed Reconfiguration for Engine Performance Optimization.", "venue": "DAC", "pages": "11", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PengZZ19", "doi": "10.1145/3316781.3317806", "ee": "https://doi.org/10.1145/3316781.3317806", "url": "https://dblp.org/rec/conf/dac/PengZZ19"}, "url": "URL#1768006"}, {"@score": "1", "@id": "1768007", "info": {"authors": {"author": [{"@pid": "199/8649", "text": "Daniel Peroni"}, {"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "168/0960", "text": "Hamid Nejatollahi"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "ARGA: Approximate Reuse for GPGPU Acceleration.", "venue": "DAC", "pages": "8", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PeroniINDR19", "doi": "10.1145/3316781.3317776", "ee": "https://doi.org/10.1145/3316781.3317776", "url": "https://dblp.org/rec/conf/dac/PeroniINDR19"}, "url": "URL#1768007"}, {"@score": "1", "@id": "1768008", "info": {"authors": {"author": [{"@pid": "206/8154", "text": "Tom\u00e1s Picornell"}, {"@pid": "87/1158", "text": "Jos\u00e9 Flich"}, {"@pid": "77/7434", "text": "Carles Hern\u00e1ndez 0001"}, {"@pid": "76/2766", "text": "Jos\u00e9 Duato"}]}, "title": "DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip.", "venue": "DAC", "pages": "95", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PicornellFHD19", "doi": "10.1145/3316781.3317794", "ee": "https://doi.org/10.1145/3316781.3317794", "url": "https://dblp.org/rec/conf/dac/PicornellFHD19"}, "url": "URL#1768008"}, {"@score": "1", "@id": "1768009", "info": {"authors": {"author": [{"@pid": "57/10596", "text": "Rafael Trapani Possignolo"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "SMatch: Structural Matching for Fast Resynthesis in FPGAs.", "venue": "DAC", "pages": "75", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PossignoloR19", "doi": "10.1145/3316781.3317912", "ee": "https://doi.org/10.1145/3316781.3317912", "url": "https://dblp.org/rec/conf/dac/PossignoloR19"}, "url": "URL#1768009"}, {"@score": "1", "@id": "1768010", "info": {"authors": {"author": [{"@pid": "199/8771", "text": "Bharath Srinivas Prabakaran"}, {"@pid": "39/10300", "text": "Semeen Rehman"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge.", "venue": "DAC", "pages": "184", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/PrabakaranR019", "doi": "10.1145/3316781.3317933", "ee": "https://doi.org/10.1145/3316781.3317933", "url": "https://dblp.org/rec/conf/dac/PrabakaranR019"}, "url": "URL#1768010"}, {"@score": "1", "@id": "1768011", "info": {"authors": {"author": [{"@pid": "96/10413-1", "text": "Ashish Ranjan 0001"}, {"@pid": "132/6759", "text": "Shubham Jain"}, {"@pid": "203/6664", "text": "Jacob R. Stevens"}, {"@pid": "48/3180-2", "text": "Dipankar Das 0002"}, {"@pid": "118/5385", "text": "Bharat Kaul"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}]}, "title": "X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks.", "venue": "DAC", "pages": "130", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RanjanJS0KR19", "doi": "10.1145/3316781.3317935", "ee": "https://doi.org/10.1145/3316781.3317935", "url": "https://dblp.org/rec/conf/dac/RanjanJS0KR19"}, "url": "URL#1768011"}, {"@score": "1", "@id": "1768012", "info": {"authors": {"author": [{"@pid": "167/7936", "text": "Venkata Yaswanth Raparti"}, {"@pid": "68/2349", "text": "Sudeep Pasricha"}]}, "title": "Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing.", "venue": "DAC", "pages": "48", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RapartiP19", "doi": "10.1145/3316781.3317851", "ee": "https://doi.org/10.1145/3316781.3317851", "url": "https://dblp.org/rec/conf/dac/RapartiP19"}, "url": "URL#1768012"}, {"@score": "1", "@id": "1768013", "info": {"authors": {"author": [{"@pid": "223/9604", "text": "Martin Rapp"}, {"@pid": "241/0864", "text": "Sami Salamin"}, {"@pid": "94/10663", "text": "Hussam Amrouch"}, {"@pid": "187/9285", "text": "Girish Pahwa"}, {"@pid": "95/1810", "text": "Yogesh Singh Chauhan"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}]}, "title": "Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores.", "venue": "DAC", "pages": "41", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RappSAPCH19", "doi": "10.1145/3316781.3317880", "ee": "https://doi.org/10.1145/3316781.3317880", "url": "https://dblp.org/rec/conf/dac/RappSAPCH19"}, "url": "URL#1768013"}, {"@score": "1", "@id": "1768014", "info": {"authors": {"author": [{"@pid": "01/10373", "text": "Vijeta Rathore"}, {"@pid": "72/8378", "text": "Vivek Chaturvedi"}, {"@pid": "10/7647-2", "text": "Amit Kumar Singh 0002"}, {"@pid": "23/1694", "text": "Thambipillai Srikanthan"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}]}, "title": "LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management.", "venue": "DAC", "pages": "179", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RathoreCSS019", "doi": "10.1145/3316781.3317849", "ee": "https://doi.org/10.1145/3316781.3317849", "url": "https://dblp.org/rec/conf/dac/RathoreCSS019"}, "url": "URL#1768014"}, {"@score": "1", "@id": "1768015", "info": {"authors": {"author": [{"@pid": "17/149", "text": "Sayak Ray"}, {"@pid": "241/4293", "text": "Nishant Ghosh"}, {"@pid": "19/10639", "text": "Ramya Jayaram Masti"}, {"@pid": "83/9640", "text": "Arun K. Kanuparthi"}, {"@pid": "205/6407", "text": "Jason M. Fung"}]}, "title": "Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs.", "venue": "DAC", "pages": "43", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RayGMKF19", "doi": "10.1145/3316781.3323478", "ee": "https://doi.org/10.1145/3316781.3323478", "url": "https://dblp.org/rec/conf/dac/RayGMKF19"}, "url": "URL#1768015"}, {"@score": "1", "@id": "1768016", "info": {"authors": {"author": [{"@pid": "177/6202", "text": "Angad S. Rekhi"}, {"@pid": "125/7922", "text": "Brian Zimmer"}, {"@pid": "05/6537", "text": "Nikola Nedovic"}, {"@pid": "147/1512", "text": "Ningxi Liu"}, {"@pid": "76/10051", "text": "Rangharajan Venkatesan"}, {"@pid": "175/8981", "text": "Miaorong Wang"}, {"@pid": "29/3580", "text": "Brucek Khailany"}, {"@pid": "d/WJDally", "text": "William J. Dally"}, {"@pid": "49/2112", "text": "C. Thomas Gray"}]}, "title": "Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference.", "venue": "DAC", "pages": "81", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RekhiZNLVWKDG19", "doi": "10.1145/3316781.3317770", "ee": "https://doi.org/10.1145/3316781.3317770", "url": "https://dblp.org/rec/conf/dac/RekhiZNLVWKDG19"}, "url": "URL#1768016"}, {"@score": "1", "@id": "1768017", "info": {"authors": {"author": [{"@pid": "68/8775", "text": "Jiankang Ren"}, {"@pid": "47/10037", "text": "Xiaoyan Su"}, {"@pid": "147/1038", "text": "Guoqi Xie"}, {"@pid": "36/6789-4", "text": "Chao Yu 0004"}, {"@pid": "99/4218", "text": "Guozhen Tan"}, {"@pid": "51/1027", "text": "Guowei Wu"}]}, "title": "Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines.", "venue": "DAC", "pages": "167", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RenSXYTW19", "doi": "10.1145/3316781.3317932", "ee": "https://doi.org/10.1145/3316781.3317932", "url": "https://dblp.org/rec/conf/dac/RenSXYTW19"}, "url": "URL#1768017"}, {"@score": "1", "@id": "1768018", "info": {"authors": {"author": [{"@pid": "117/2577", "text": "Heinz Riener"}, {"@pid": "185/8771", "text": "Eleonora Testa"}, {"@pid": "166/7011", "text": "Winston Haaswijk"}, {"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "129/7719", "text": "Luca G. Amar\u00f9"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}, {"@pid": "20/3466", "text": "Mathias Soeken"}]}, "title": "Scalable Generic Logic Synthesis: One Approach to Rule Them All.", "venue": "DAC", "pages": "70", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RienerTHMAMS19", "doi": "10.1145/3316781.3317905", "ee": "https://doi.org/10.1145/3316781.3317905", "url": "https://dblp.org/rec/conf/dac/RienerTHMAMS19"}, "url": "URL#1768018"}, {"@score": "1", "@id": "1768019", "info": {"authors": {"author": [{"@pid": "179/3270", "text": "Debayan Roy"}, {"@pid": "67/3746", "text": "Wanli Chang 0001"}, {"@pid": "54/5601", "text": "Sanjoy K. Mitter"}, {"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}]}, "title": "Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees.", "venue": "DAC", "pages": "10", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RoyCMC19", "doi": "10.1145/3316781.3317925", "ee": "https://doi.org/10.1145/3316781.3317925", "url": "https://dblp.org/rec/conf/dac/RoyCMC19"}, "url": "URL#1768019"}, {"@score": "1", "@id": "1768020", "info": {"authors": {"author": [{"@pid": "196/4362", "text": "Sungju Ryu"}, {"@pid": "46/7939", "text": "Hyungjun Kim"}, {"@pid": "214/8553", "text": "Wooseok Yi"}, {"@pid": "79/6708", "text": "Jae-Joon Kim"}]}, "title": "BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation.", "venue": "DAC", "pages": "84", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/RyuKYK19", "doi": "10.1145/3316781.3317784", "ee": "https://doi.org/10.1145/3316781.3317784", "url": "https://dblp.org/rec/conf/dac/RyuKYK19"}, "url": "URL#1768020"}, {"@score": "1", "@id": "1768021", "info": {"authors": {"author": [{"@pid": "207/7217", "text": "Hassaan Saadat"}, {"@pid": "44/3393", "text": "Haris Javaid"}, {"@pid": "38/622", "text": "Sri Parameswaran"}]}, "title": "Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias.", "venue": "DAC", "pages": "161", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SaadatJP19", "doi": "10.1145/3316781.3317773", "ee": "https://doi.org/10.1145/3316781.3317773", "url": "https://dblp.org/rec/conf/dac/SaadatJP19"}, "url": "URL#1768021"}, {"@score": "1", "@id": "1768022", "info": {"authors": {"author": [{"@pid": "148/6886", "text": "Sayandeep Saha"}, {"@pid": "241/4330", "text": "S. Nishok Kumar"}, {"@pid": "163/2345", "text": "Sikhar Patranabis"}, {"@pid": "85/3079", "text": "Debdeep Mukhopadhyay"}, {"@pid": "39/2452", "text": "Pallab Dasgupta"}]}, "title": "ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures.", "venue": "DAC", "pages": "136", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SahaKPMD19", "doi": "10.1145/3316781.3317763", "ee": "https://doi.org/10.1145/3316781.3317763", "url": "https://dblp.org/rec/conf/dac/SahaKPMD19"}, "url": "URL#1768022"}, {"@score": "1", "@id": "1768023", "info": {"authors": {"author": [{"@pid": "01/2752", "text": "Onur Sahin"}, {"@pid": "241/4280", "text": "Assel Aliyeva"}, {"@pid": "241/4272", "text": "Hariharan Mathavan"}, {"@pid": "79/3945", "text": "Ayse K. Coskun"}, {"@pid": "27/3108", "text": "Manuel Egele"}]}, "title": "Towards Practical Record and Replay for Mobile Applications.", "venue": "DAC", "pages": "230", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SahinAMCE19", "doi": "10.1145/3316781.3322476", "ee": "https://doi.org/10.1145/3316781.3322476", "url": "https://dblp.org/rec/conf/dac/SahinAMCE19"}, "url": "URL#1768023"}, {"@score": "1", "@id": "1768024", "info": {"authors": {"author": [{"@pid": "179/2952", "text": "Siva Satyendra Sahoo"}, {"@pid": "58/3541", "text": "Bharadwaj Veeravalli"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems.", "venue": "DAC", "pages": "38", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SahooV019", "doi": "10.1145/3316781.3317746", "ee": "https://doi.org/10.1145/3316781.3317746", "url": "https://dblp.org/rec/conf/dac/SahooV019"}, "url": "URL#1768024"}, {"@score": "1", "@id": "1768025", "info": {"authors": {"author": [{"@pid": "218/1168", "text": "Ilaria Scarabottolo"}, {"@pid": "18/4692", "text": "Giovanni Ansaloni"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "p/LauraPozzi", "text": "Laura Pozzi"}]}, "title": "Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits.", "venue": "DAC", "pages": "40", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ScarabottoloACP19", "doi": "10.1145/3316781.3317878", "ee": "https://doi.org/10.1145/3316781.3317878", "url": "https://dblp.org/rec/conf/dac/ScarabottoloACP19"}, "url": "URL#1768025"}, {"@score": "1", "@id": "1768026", "info": {"authors": {"author": [{"@pid": "08/1117-10", "text": "Michael Schwarz 0010"}, {"@pid": "241/4349", "text": "Raphael Stahl"}, {"@pid": "96/8188", "text": "Daniel M\u00fcller-Gritschneder"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}, {"@pid": "95/2383", "text": "Dominik Stoffel"}, {"@pid": "69/4734", "text": "Wolfgang Kunz"}]}, "title": "ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization.", "venue": "DAC", "pages": "187", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SchwarzSMSSK19", "doi": "10.1145/3316781.3317756", "ee": "https://doi.org/10.1145/3316781.3317756", "url": "https://dblp.org/rec/conf/dac/SchwarzSMSSK19"}, "url": "URL#1768026"}, {"@score": "1", "@id": "1768027", "info": {"authors": {"author": [{"@pid": "19/1297", "text": "Nimish Shah"}, {"@pid": "190/0772", "text": "Laura Isabel Galindez Olascoaga"}, {"@pid": "82/334", "text": "Wannes Meert"}, {"@pid": "92/3233", "text": "Marian Verhelst"}]}, "title": "ProbLP: A framework for low-precision probabilistic inference.", "venue": "DAC", "pages": "190", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShahOMV19", "doi": "10.1145/3316781.3317885", "ee": "https://doi.org/10.1145/3316781.3317885", "url": "https://dblp.org/rec/conf/dac/ShahOMV19"}, "url": "URL#1768027"}, {"@score": "1", "@id": "1768028", "info": {"authors": {"author": [{"@pid": "241/4347", "text": "Junnan Shan"}, {"@pid": "43/383", "text": "Mario R. Casu"}, {"@pid": "98/290", "text": "Jordi Cortadella"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "36/5841", "text": "Mihai T. Lazarescu"}]}, "title": "Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms.", "venue": "DAC", "pages": "3", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShanCCLL19", "doi": "10.1145/3316781.3317821", "ee": "https://doi.org/10.1145/3316781.3317821", "url": "https://dblp.org/rec/conf/dac/ShanCCLL19"}, "url": "URL#1768028"}, {"@score": "1", "@id": "1768029", "info": {"authors": {"author": [{"@pid": "166/3518", "text": "Leilai Shao"}, {"@pid": "129/7659", "text": "Sicheng Li"}, {"@pid": "53/6925", "text": "Ting Lei"}, {"@pid": "57/1779", "text": "Tsung-Ching Huang"}, {"@pid": "42/2184", "text": "Raymond G. Beausoleil"}, {"@pid": "206/8028", "text": "Zhenan Bao"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing.", "venue": "DAC", "pages": "16", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShaoLLHBBC19", "doi": "10.1145/3316781.3317928", "ee": "https://doi.org/10.1145/3316781.3317928", "url": "https://dblp.org/rec/conf/dac/ShaoLLHBBC19"}, "url": "URL#1768029"}, {"@score": "1", "@id": "1768030", "info": {"authors": {"author": [{"@pid": "171/0935", "text": "Junzhong Shen"}, {"@pid": "59/10364", "text": "Deguang Wang"}, {"@pid": "214/9824", "text": "You Huang"}, {"@pid": "91/6049", "text": "Mei Wen"}, {"@pid": "03/2728", "text": "Chunyuan Zhang"}]}, "title": "Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System.", "venue": "DAC", "pages": "207", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShenWHWZ19", "doi": "10.1145/3316781.3317906", "ee": "https://doi.org/10.1145/3316781.3317906", "url": "https://dblp.org/rec/conf/dac/ShenWHWZ19"}, "url": "URL#1768030"}, {"@score": "1", "@id": "1768031", "info": {"authors": {"author": [{"@pid": "170/0577", "text": "Runbin Shi"}, {"@pid": "47/11359", "text": "Junjie Liu"}, {"@pid": "95/4575", "text": "Hayden Kwok-Hay So"}, {"@pid": "63/1591-9", "text": "Shuo Wang 0009"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}]}, "title": "E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System.", "venue": "DAC", "pages": "182", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShiLSWL19", "doi": "10.1145/3316781.3317813", "ee": "https://doi.org/10.1145/3316781.3317813", "url": "https://dblp.org/rec/conf/dac/ShiLSWL19"}, "url": "URL#1768031"}, {"@score": "1", "@id": "1768032", "info": {"authors": {"author": [{"@pid": "179/9306", "text": "Xiao Shi"}, {"@pid": "77/6310", "text": "Hao Yan"}, {"@pid": "241/4315", "text": "Qiancun Huang"}, {"@pid": "08/267", "text": "Jiajia Zhang"}, {"@pid": "89/1700", "text": "Longxing Shi"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation.", "venue": "DAC", "pages": "150", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShiYHZSH19", "doi": "10.1145/3316781.3317863", "ee": "https://doi.org/10.1145/3316781.3317863", "url": "https://dblp.org/rec/conf/dac/ShiYHZSH19"}, "url": "URL#1768032"}, {"@score": "1", "@id": "1768033", "info": {"authors": {"author": [{"@pid": "74/1669", "text": "Aviral Shrivastava"}, {"@pid": "52/7950", "text": "Moslem Didehban"}]}, "title": "Software Approaches for In-time Resilience.", "venue": "DAC", "pages": "197", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ShrivastavaD19", "doi": "10.1145/3316781.3323487", "ee": "https://doi.org/10.1145/3316781.3323487", "url": "https://dblp.org/rec/conf/dac/ShrivastavaD19"}, "url": "URL#1768033"}, {"@score": "1", "@id": "1768034", "info": {"authors": {"author": [{"@pid": "218/1220", "text": "William Andrew Simon"}, {"@pid": "241/4268", "text": "Juan Galicia"}, {"@pid": "233/9845", "text": "Alexandre Levisse"}, {"@pid": "07/9991", "text": "Marina Zapater"}, {"@pid": "a/DavidAtienza", "text": "David Atienza"}]}, "title": "A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture.", "venue": "DAC", "pages": "83", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SimonGLZA19", "doi": "10.1145/3316781.3317741", "ee": "https://doi.org/10.1145/3316781.3317741", "url": "https://dblp.org/rec/conf/dac/SimonGLZA19"}, "url": "URL#1768034"}, {"@score": "1", "@id": "1768035", "info": {"authors": {"author": [{"@pid": "64/3747-2", "text": "Gagandeep Singh 0002"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "62/4914", "text": "Giovanni Mariani"}, {"@pid": "197/9584", "text": "Geraldo F. Oliveira"}, {"@pid": "228/2481", "text": "Stefano Corda"}, {"@pid": "42/6513", "text": "Sander Stuijk"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "53/6375", "text": "Henk Corporaal"}]}, "title": "NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning.", "venue": "DAC", "pages": "27", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SinghGMOCSMC19", "doi": "10.1145/3316781.3317867", "ee": "https://doi.org/10.1145/3316781.3317867", "url": "https://dblp.org/rec/conf/dac/SinghGMOCSMC19"}, "url": "URL#1768035"}, {"@score": "1", "@id": "1768036", "info": {"authors": {"author": [{"@pid": "229/4191", "text": "Sivert T. Sliper"}, {"@pid": "129/7737", "text": "Domenico Balsamo"}, {"@pid": "12/10332", "text": "Nikos Nikoleris"}, {"@pid": "66/9854", "text": "William Wang"}, {"@pid": "65/7399", "text": "Alex S. Weddell"}, {"@pid": "79/2874", "text": "Geoff V. Merrett"}]}, "title": "Efficient State Retention through Paged Memory Management for Reactive Transient Computing.", "venue": "DAC", "pages": "26", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SliperBNWWM19", "doi": "10.1145/3316781.3317812", "ee": "https://doi.org/10.1145/3316781.3317812", "url": "https://dblp.org/rec/conf/dac/SliperBNWWM19"}, "url": "URL#1768036"}, {"@score": "1", "@id": "1768037", "info": {"authors": {"author": [{"@pid": "130/9709", "text": "Ebrahim M. Songhori"}, {"@pid": "181/9181", "text": "M. Sadegh Riazi"}, {"@pid": "154/2953", "text": "Siam U. Hussain"}, {"@pid": "s/AhmadRezaSadeghi", "text": "Ahmad-Reza Sadeghi"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}]}, "title": "ARM2GC: Succinct Garbled Processor for Secure Computation.", "venue": "DAC", "pages": "112", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SonghoriRHSK19", "doi": "10.1145/3316781.3317777", "ee": "https://doi.org/10.1145/3316781.3317777", "url": "https://dblp.org/rec/conf/dac/SonghoriRHSK19"}, "url": "URL#1768037"}, {"@score": "1", "@id": "1768038", "info": {"authors": {"author": [{"@pid": "215/4310", "text": "Matthew Sotoudeh"}, {"@pid": "48/4607", "text": "Sara S. Baghsorkhi"}]}, "title": "C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks.", "venue": "DAC", "pages": "86", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SotoudehB19", "doi": "10.1145/3316781.3317786", "ee": "https://doi.org/10.1145/3316781.3317786", "url": "https://dblp.org/rec/conf/dac/SotoudehB19"}, "url": "URL#1768038"}, {"@score": "1", "@id": "1768039", "info": {"authors": {"author": [{"@pid": "145/3887", "text": "Dylan C. Stow"}, {"@pid": "185/5781", "text": "Itir Akgun"}, {"@pid": "173/9349", "text": "Wenqin Huangfu"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "163/2079", "text": "Xueqi Li"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}]}, "title": "Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory.", "venue": "DAC", "pages": "100", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/StowAH0LL19", "doi": "10.1145/3316781.3323475", "ee": "https://doi.org/10.1145/3316781.3323475", "url": "https://dblp.org/rec/conf/dac/StowAH0LL19"}, "url": "URL#1768039"}, {"@score": "1", "@id": "1768040", "info": {"authors": {"author": [{"@pid": "227/2426", "text": "Fan-Keng Sun"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement.", "venue": "DAC", "pages": "118", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SunC19", "doi": "10.1145/3316781.3317782", "ee": "https://doi.org/10.1145/3316781.3317782", "url": "https://dblp.org/rec/conf/dac/SunC19"}, "url": "URL#1768040"}, {"@score": "1", "@id": "1768041", "info": {"authors": {"author": [{"@pid": "163/7864", "text": "Xiaoyi Sun"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "218/8828", "text": "Ruirui Huang"}, {"@pid": "241/4298", "text": "Yiquan Chen"}, {"@pid": "14/6164", "text": "Bing Zhao"}, {"@pid": "58/3172", "text": "Hai Cao"}, {"@pid": "32/2695-1", "text": "Yinhe Han 0001"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}, {"@pid": "45/4954-2", "text": "Li Jiang 0002"}]}, "title": "System-level hardware failure prediction using deep learning.", "venue": "DAC", "pages": "20", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SunCHCZCHLJ19", "doi": "10.1145/3316781.3317918", "ee": "https://doi.org/10.1145/3316781.3317918", "url": "https://dblp.org/rec/conf/dac/SunCHCZCHLJ19"}, "url": "URL#1768041"}, {"@score": "1", "@id": "1768042", "info": {"authors": {"author": [{"@pid": "14/9961", "text": "Jinghao Sun"}, {"@pid": "45/5411", "text": "Nan Guan"}, {"@pid": "21/3649", "text": "Xiaoqing Wang"}, {"@pid": "241/4313", "text": "Chenhan Jin"}, {"@pid": "241/4311", "text": "Yaoyao Chi"}]}, "title": "Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks.", "venue": "DAC", "pages": "94", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/SunGWJC19", "doi": "10.1145/3316781.3317891", "ee": "https://doi.org/10.1145/3316781.3317891", "url": "https://dblp.org/rec/conf/dac/SunGWJC19"}, "url": "URL#1768042"}, {"@score": "1", "@id": "1768043", "info": {"authors": {"author": [{"@pid": "135/6712", "text": "Hamid Tabani"}, {"@pid": "118/0818", "text": "Leonidas Kosmidis"}, {"@pid": "97/5544", "text": "Jaume Abella 0001"}, {"@pid": "52/1629", "text": "Francisco J. Cazorla"}, {"@pid": "70/2320", "text": "Guillem Bernat"}]}, "title": "Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines.", "venue": "DAC", "pages": "9", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TabaniKACB19", "doi": "10.1145/3316781.3317779", "ee": "https://doi.org/10.1145/3316781.3317779", "url": "https://dblp.org/rec/conf/dac/TabaniKACB19"}, "url": "URL#1768043"}, {"@score": "1", "@id": "1768044", "info": {"authors": {"author": [{"@pid": "185/8771", "text": "Eleonora Testa"}, {"@pid": "20/3466", "text": "Mathias Soeken"}, {"@pid": "129/7719", "text": "Luca G. Amar\u00f9"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications.", "venue": "DAC", "pages": "74", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/TestaSAM19", "doi": "10.1145/3316781.3317893", "ee": "https://doi.org/10.1145/3316781.3317893", "url": "https://dblp.org/rec/conf/dac/TestaSAM19"}, "url": "URL#1768044"}, {"@score": "1", "@id": "1768045", "info": {"authors": {"author": [{"@pid": "08/6019", "text": "Sying-Jyan Wang"}, {"@pid": "117/2710", "text": "Yu-Shen Chen"}, {"@pid": "20/6015", "text": "Katherine Shu-Min Li"}]}, "title": "Adversarial Attack against Modeling Attack on PUFs.", "venue": "DAC", "pages": "138", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangCL19", "doi": "10.1145/3316781.3317761", "ee": "https://doi.org/10.1145/3316781.3317761", "url": "https://dblp.org/rec/conf/dac/WangCL19"}, "url": "URL#1768045"}, {"@score": "1", "@id": "1768046", "info": {"authors": {"author": [{"@pid": "241/1173", "text": "Boqian Wang"}, {"@pid": "57/5135", "text": "Zhonghai Lu"}, {"@pid": "73/8557", "text": "Shenggang Chen"}]}, "title": "ANN Based Admission Control for On-Chip Networks.", "venue": "DAC", "pages": "46", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangLC19", "doi": "10.1145/3316781.3317772", "ee": "https://doi.org/10.1145/3316781.3317772", "url": "https://dblp.org/rec/conf/dac/WangLC19"}, "url": "URL#1768046"}, {"@score": "1", "@id": "1768047", "info": {"authors": {"author": [{"@pid": "94/3104-1", "text": "Ying Wang 0001"}, {"@pid": "241/4306", "text": "Shengwen Liang"}, {"@pid": "70/576-1", "text": "Huawei Li 0001"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}]}, "title": "A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs.", "venue": "DAC", "pages": "202", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangLLL19", "doi": "10.1145/3316781.3317749", "ee": "https://doi.org/10.1145/3316781.3317749", "url": "https://dblp.org/rec/conf/dac/WangLLL19"}, "url": "URL#1768047"}, {"@score": "1", "@id": "1768048", "info": {"authors": {"author": [{"@pid": "95/4442-36", "text": "Peng Wang 0036"}, {"@pid": "167/5771", "text": "Sobhan Niknam"}, {"@pid": "70/972", "text": "Sheng Ma"}, {"@pid": "w/ZhiyingWang-3", "text": "Zhiying Wang 0003"}, {"@pid": "58/5739", "text": "Todor P. Stefanov"}]}, "title": "Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs.", "venue": "DAC", "pages": "50", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangNMWS19", "doi": "10.1145/3316781.3317917", "ee": "https://doi.org/10.1145/3316781.3317917", "url": "https://dblp.org/rec/conf/dac/WangNMWS19"}, "url": "URL#1768048"}, {"@score": "1", "@id": "1768049", "info": {"authors": {"author": [{"@pid": "04/10838", "text": "Daimeng Wang"}, {"@pid": "31/8302", "text": "Zhiyun Qian"}, {"@pid": "86/2654", "text": "Nael B. Abu-Ghazaleh"}, {"@pid": "k/SrikanthVKrishnamurthy", "text": "Srikanth V. Krishnamurthy"}]}, "title": "PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack.", "venue": "DAC", "pages": "62", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangQAK19", "doi": "10.1145/3316781.3317877", "ee": "https://doi.org/10.1145/3316781.3317877", "url": "https://dblp.org/rec/conf/dac/WangQAK19"}, "url": "URL#1768049"}, {"@score": "1", "@id": "1768050", "info": {"authors": {"author": [{"@pid": "188/2383", "text": "Yongchen Wang"}, {"@pid": "94/3104-1", "text": "Ying Wang 0001"}, {"@pid": "70/576-1", "text": "Huawei Li 0001"}, {"@pid": "07/6946-3", "text": "Cong Shi 0003"}, {"@pid": "37/5372-1", "text": "Xiaowei Li 0001"}]}, "title": "Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis.", "venue": "DAC", "pages": "210", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangWLSL19", "doi": "10.1145/3316781.3317919", "ee": "https://doi.org/10.1145/3316781.3317919", "url": "https://dblp.org/rec/conf/dac/WangWLSL19"}, "url": "URL#1768050"}, {"@score": "1", "@id": "1768051", "info": {"authors": {"author": [{"@pid": "147/8926", "text": "Tianshi Wang"}, {"@pid": "00/4894", "text": "Leon Wu"}, {"@pid": "40/1690", "text": "Jaijeet Roychowdhury"}]}, "title": "New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines.", "venue": "DAC", "pages": "239", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangWR19", "doi": "10.1145/3316781.3322473", "ee": "https://doi.org/10.1145/3316781.3322473", "url": "https://dblp.org/rec/conf/dac/WangWR19"}, "url": "URL#1768051"}, {"@score": "1", "@id": "1768052", "info": {"authors": {"author": [{"@pid": "198/8114", "text": "Shunzhuo Wang"}, {"@pid": "84/3254-5", "text": "Fei Wu 0005"}, {"@pid": "06/4401", "text": "Chengmo Yang"}, {"@pid": "221/2874", "text": "Jiaona Zhou"}, {"@pid": "54/2020", "text": "Changsheng Xie"}, {"@pid": "91/8380", "text": "Jiguang Wan"}]}, "title": "WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime.", "venue": "DAC", "pages": "213", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangWYZXW19", "doi": "10.1145/3316781.3317929", "ee": "https://doi.org/10.1145/3316781.3317929", "url": "https://dblp.org/rec/conf/dac/WangWYZXW19"}, "url": "URL#1768052"}, {"@score": "1", "@id": "1768053", "info": {"authors": {"author": [{"@pid": "40/3934-40", "text": "Dong Wang 0040"}, {"@pid": "181/2626-11", "text": "Ke Xu 0011"}, {"@pid": "216/8447", "text": "Qun Jia"}, {"@pid": "66/2193", "text": "Soheil Ghiasi"}]}, "title": "ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference.", "venue": "DAC", "pages": "87", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WangXJG19", "doi": "10.1145/3316781.3317753", "ee": "https://doi.org/10.1145/3316781.3317753", "url": "https://dblp.org/rec/conf/dac/WangXJG19"}, "url": "URL#1768053"}, {"@score": "1", "@id": "1768054", "info": {"authors": {"author": [{"@pid": "08/10954", "text": "Xuechao Wei"}, {"@pid": "83/2265", "text": "Yun Liang 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management.", "venue": "DAC", "pages": "125", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Wei0C19", "doi": "10.1145/3316781.3317875", "ee": "https://doi.org/10.1145/3316781.3317875", "url": "https://dblp.org/rec/conf/dac/Wei0C19"}, "url": "URL#1768054"}, {"@score": "1", "@id": "1768055", "info": {"authors": {"author": [{"@pid": "70/4093", "text": "Michael Werner"}, {"@pid": "210/5828", "text": "Keerthikumara Devarajegowda"}, {"@pid": "163/3632", "text": "Moomen Chaari"}, {"@pid": "e/WolfgangEcker", "text": "Wolfgang Ecker"}]}, "title": "Increasing Soft Error Resilience by Software Transformation.", "venue": "DAC", "pages": "199", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WernerDCE19", "doi": "10.1145/3316781.3323479", "ee": "https://doi.org/10.1145/3316781.3323479", "url": "https://dblp.org/rec/conf/dac/WernerDCE19"}, "url": "URL#1768055"}, {"@score": "1", "@id": "1768056", "info": {"authors": {"author": [{"@pid": "241/4303", "text": "Brendan L. West"}, {"@pid": "97/97-12", "text": "Jian Zhou 0012"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}, {"@pid": "35/1457", "text": "J. Brian Fowlkes"}, {"@pid": "40/1296", "text": "Oliver Kripfgans"}, {"@pid": "45/2824", "text": "Chaitali Chakrabarti"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}]}, "title": "Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging.", "venue": "DAC", "pages": "189", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WestZDFKCW19", "doi": "10.1145/3316781.3317921", "ee": "https://doi.org/10.1145/3316781.3317921", "url": "https://dblp.org/rec/conf/dac/WestZDFKCW19"}, "url": "URL#1768056"}, {"@score": "1", "@id": "1768057", "info": {"authors": {"author": [{"@pid": "241/4304", "text": "Marco Widmer"}, {"@pid": "159/2542", "text": "Andrea Bonetti"}, {"@pid": "69/9547", "text": "Andreas Burg"}]}, "title": "FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems.", "venue": "DAC", "pages": "36", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WidmerBB19", "doi": "10.1145/3316781.3317830", "ee": "https://doi.org/10.1145/3316781.3317830", "url": "https://dblp.org/rec/conf/dac/WidmerBB19"}, "url": "URL#1768057"}, {"@score": "1", "@id": "1768058", "info": {"authors": {"author": [{"@pid": "98/1744", "text": "Robert Wille"}, {"@pid": "241/4352", "text": "Lukas Burgholzer"}, {"@pid": "199/1732", "text": "Alwin Zulehner"}]}, "title": "Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations.", "venue": "DAC", "pages": "142", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WilleBZ19", "doi": "10.1145/3316781.3317859", "ee": "https://doi.org/10.1145/3316781.3317859", "url": "https://dblp.org/rec/conf/dac/WilleBZ19"}, "url": "URL#1768058"}, {"@score": "1", "@id": "1768059", "info": {"authors": {"author": [{"@pid": "60/1724", "text": "Kun Wu"}, {"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "49/10052-1", "text": "Xing Hu 0001"}, {"@pid": "91/9920", "text": "Shuangchen Li"}, {"@pid": "145/6282", "text": "Xinfeng Xie"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Memory-Bound Proof-of-Work Acceleration for Blockchain Applications.", "venue": "DAC", "pages": "177", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WuDHLX0X19", "doi": "10.1145/3316781.3317862", "ee": "https://doi.org/10.1145/3316781.3317862", "url": "https://dblp.org/rec/conf/dac/WuDHLX0X19"}, "url": "URL#1768059"}, {"@score": "1", "@id": "1768060", "info": {"authors": {"author": [{"@pid": "52/328-16", "text": "Di Wu 0016"}, {"@pid": "157/2774", "text": "Joshua San Miguel"}]}, "title": "In-Stream Stochastic Division and Square Root via Correlation.", "venue": "DAC", "pages": "162:1-162:6", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WuM19", "doi": "10.1145/3316781.3317844", "ee": "https://doi.org/10.1145/3316781.3317844", "url": "https://dblp.org/rec/conf/dac/WuM19"}, "url": "URL#1768060"}, {"@score": "1", "@id": "1768061", "info": {"authors": {"author": [{"@pid": "241/4325", "text": "Juejian Wu"}, {"@pid": "69/5078", "text": "Hongtao Zhong"}, {"@pid": "46/3815-4", "text": "Kai Ni 0004"}, {"@pid": "15/2486", "text": "Yongpan Liu"}, {"@pid": "94/1128", "text": "Huazhong Yang"}, {"@pid": "01/6993", "text": "Xueqing Li"}]}, "title": "A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs.", "venue": "DAC", "pages": "82", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/WuZNLYL19", "doi": "10.1145/3316781.3317737", "ee": "https://doi.org/10.1145/3316781.3317737", "url": "https://dblp.org/rec/conf/dac/WuZNLYL19"}, "url": "URL#1768061"}, {"@score": "1", "@id": "1768062", "info": {"authors": {"author": [{"@pid": "35/1895", "text": "Xin Xin"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "ROC: DRAM-based Processing with Reduced Operation Cycles.", "venue": "DAC", "pages": "29", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XinZY19", "doi": "10.1145/3316781.3317900", "ee": "https://doi.org/10.1145/3316781.3317900", "url": "https://dblp.org/rec/conf/dac/XinZY19"}, "url": "URL#1768062"}, {"@score": "1", "@id": "1768063", "info": {"authors": {"author": [{"@pid": "37/5126-13", "text": "Jie Xu 0013"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "52/3115-1", "text": "Yu Hua 0001"}, {"@pid": "150/5119", "text": "Fangting Huang"}, {"@pid": "87/6026", "text": "Wen Zhou"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "97/6737", "text": "Jingning Liu"}]}, "title": "An Efficient Spare-Line Replacement Scheme to Enhance NVM Security.", "venue": "DAC", "pages": "91", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Xu00HZTL19", "doi": "10.1145/3316781.3317767", "ee": "https://doi.org/10.1145/3316781.3317767", "url": "https://dblp.org/rec/conf/dac/Xu00HZTL19"}, "url": "URL#1768063"}, {"@score": "1", "@id": "1768064", "info": {"authors": {"author": [{"@pid": "37/5126-13", "text": "Jie Xu 0013"}, {"@pid": "48/5939-1", "text": "Dan Feng 0001"}, {"@pid": "52/3115-1", "text": "Yu Hua 0001"}, {"@pid": "11/4740-1", "text": "Wei Tong 0001"}, {"@pid": "97/6737", "text": "Jingning Liu"}, {"@pid": "57/1808", "text": "Chunyan Li"}, {"@pid": "224/6709", "text": "Gaoxiang Xu"}, {"@pid": "80/1641", "text": "Yiran Chen 0001"}]}, "title": "Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory.", "venue": "DAC", "pages": "114", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Xu00TLLXC19", "doi": "10.1145/3316781.3317760", "ee": "https://doi.org/10.1145/3316781.3317760", "url": "https://dblp.org/rec/conf/dac/Xu00TLLXC19"}, "url": "URL#1768064"}, {"@score": "1", "@id": "1768065", "info": {"authors": {"author": [{"@pid": "75/4287", "text": "Meng Xu"}, {"@pid": "213/8296", "text": "Robert Gifford"}, {"@pid": "92/1043", "text": "Linh Thi Xuan Phan"}]}, "title": "Holistic multi-resource allocation for multicore real-time virtualization.", "venue": "DAC", "pages": "168", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuGP19", "doi": "10.1145/3316781.3317840", "ee": "https://doi.org/10.1145/3316781.3317840", "url": "https://dblp.org/rec/conf/dac/XuGP19"}, "url": "URL#1768065"}, {"@score": "1", "@id": "1768066", "info": {"authors": {"author": [{"@pid": "170/0153", "text": "Biying Xu"}, {"@pid": "98/8892", "text": "Yibo Lin"}, {"@pid": "172/1912", "text": "Xiyuan Tang"}, {"@pid": "187/9213", "text": "Shaolan Li"}, {"@pid": "208/3071", "text": "Linxiao Shen"}, {"@pid": "17/5023", "text": "Nan Sun"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout.", "venue": "DAC", "pages": "66", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuLTLSSP19", "doi": "10.1145/3316781.3317930", "ee": "https://doi.org/10.1145/3316781.3317930", "url": "https://dblp.org/rec/conf/dac/XuLTLSSP19"}, "url": "URL#1768066"}, {"@score": "1", "@id": "1768067", "info": {"authors": {"author": [{"@pid": "29/3925", "text": "Yue Xu"}, {"@pid": "10/2814", "text": "Hyung Gyu Lee"}, {"@pid": "67/8380", "text": "Yujuan Tan"}, {"@pid": "22/0", "text": "Yu Wu"}, {"@pid": "159/6715", "text": "Xianzhang Chen"}, {"@pid": "62/1052-2", "text": "Liang Liang 0002"}, {"@pid": "54/3557", "text": "Lei Qiao"}, {"@pid": "91/620", "text": "Duo Liu"}]}, "title": "Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes.", "venue": "DAC", "pages": "172", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuLTWC0QL19", "doi": "10.1145/3316781.3317927", "ee": "https://doi.org/10.1145/3316781.3317927", "url": "https://dblp.org/rec/conf/dac/XuLTWC0QL19"}, "url": "URL#1768067"}, {"@score": "1", "@id": "1768068", "info": {"authors": {"author": [{"@pid": "211/0022", "text": "Zirui Xu"}, {"@pid": "215/4440", "text": "Fuxun Yu"}, {"@pid": "151/4584", "text": "Chenchen Liu"}, {"@pid": "64/3062-10", "text": "Xiang Chen 0010"}]}, "title": "ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device.", "venue": "DAC", "pages": "183", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/XuYLC19", "doi": "10.1145/3316781.3324696", "ee": "https://doi.org/10.1145/3316781.3324696", "url": "https://dblp.org/rec/conf/dac/XuYLC19"}, "url": "URL#1768068"}, {"@score": "1", "@id": "1768069", "info": {"authors": {"author": [{"@pid": "138/1096", "text": "Sonal Yadav"}, {"@pid": "10/3052", "text": "Vijay Laxmi"}, {"@pid": "80/7311", "text": "Manoj Singh Gaur"}, {"@pid": "75/2282", "text": "Hemangee K. Kapoor"}]}, "title": "Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs.", "venue": "DAC", "pages": "225", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YadavLGK19", "doi": "10.1145/3316781.3322471", "ee": "https://doi.org/10.1145/3316781.3322471", "url": "https://dblp.org/rec/conf/dac/YadavLGK19"}, "url": "URL#1768069"}, {"@score": "1", "@id": "1768070", "info": {"authors": {"author": [{"@pid": "29/3081", "text": "Fan Yang"}, {"@pid": "96/8005", "text": "Youyou Lu"}, {"@pid": "203/1564", "text": "Youmin Chen"}, {"@pid": "170/5428", "text": "Haiyu Mao"}, {"@pid": "60/3690", "text": "Jiwu Shu"}]}, "title": "No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance.", "venue": "DAC", "pages": "31", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YangLCMS19", "doi": "10.1145/3316781.3317869", "ee": "https://doi.org/10.1145/3316781.3317869", "url": "https://dblp.org/rec/conf/dac/YangLCMS19"}, "url": "URL#1768070"}, {"@score": "1", "@id": "1768071", "info": {"authors": {"author": [{"@pid": "17/8386", "text": "Haoyu Yang"}, {"@pid": "233/8110", "text": "Piyush Pathak"}, {"@pid": "83/1556", "text": "Frank Gennari"}, {"@pid": "233/8107", "text": "Ya-Chieh Lai"}, {"@pid": "28/4556-1", "text": "Bei Yu 0001"}]}, "title": "DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder.", "venue": "DAC", "pages": "148", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YangPGL019", "doi": "10.1145/3316781.3317795", "ee": "https://doi.org/10.1145/3316781.3317795", "url": "https://dblp.org/rec/conf/dac/YangPGL019"}, "url": "URL#1768071"}, {"@score": "1", "@id": "1768072", "info": {"authors": {"author": [{"@pid": "09/5394-8", "text": "Wei Ye 0008"}, {"@pid": "180/6609", "text": "Mohamed Baker Alawieh"}, {"@pid": "98/8892", "text": "Yibo Lin"}, {"@pid": "p/DavidZhigangPan", "text": "David Z. Pan"}]}, "title": "LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks.", "venue": "DAC", "pages": "107", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YeALP19", "doi": "10.1145/3316781.3317852", "ee": "https://doi.org/10.1145/3316781.3317852", "url": "https://dblp.org/rec/conf/dac/YeALP19"}, "url": "URL#1768072"}, {"@score": "1", "@id": "1768073", "info": {"authors": {"author": [{"@pid": "218/1162", "text": "Jung Min You"}, {"@pid": "18/5332", "text": "Joon-Sung Yang"}]}, "title": "MRLoc: Mitigating Row-hammering based on memory Locality.", "venue": "DAC", "pages": "19", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YouY19", "doi": "10.1145/3316781.3317866", "ee": "https://doi.org/10.1145/3316781.3317866", "url": "https://dblp.org/rec/conf/dac/YouY19"}, "url": "URL#1768073"}, {"@score": "1", "@id": "1768074", "info": {"authors": {"author": [{"@pid": "214/9907", "text": "Tao-Chun Yu"}, {"@pid": "53/8857", "text": "Shao-Yun Fang"}, {"@pid": "241/4281", "text": "Hsien-Shih Chiu"}, {"@pid": "53/8223", "text": "Kai-Shun Hu"}, {"@pid": "241/4260", "text": "Philip Hui-Yuh Tai"}, {"@pid": "241/4308", "text": "Cindy Chin-Fang Shen"}, {"@pid": "241/4336", "text": "Henry Sheng"}]}, "title": "Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition.", "venue": "DAC", "pages": "220", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YuFCHTSS19", "doi": "10.1145/3316781.3317882", "ee": "https://doi.org/10.1145/3316781.3317882", "url": "https://dblp.org/rec/conf/dac/YuFCHTSS19"}, "url": "URL#1768074"}, {"@score": "1", "@id": "1768075", "info": {"authors": {"author": [{"@pid": "215/4440", "text": "Fuxun Yu"}, {"@pid": "211/0022", "text": "Zirui Xu"}, {"@pid": "151/4584", "text": "Chenchen Liu"}, {"@pid": "64/3062-10", "text": "Xiang Chen 0010"}]}, "title": "MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping.", "venue": "DAC", "pages": "163", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YuXLC19", "doi": "10.1145/3316781.3317861", "ee": "https://doi.org/10.1145/3316781.3317861", "url": "https://dblp.org/rec/conf/dac/YuXLC19"}, "url": "URL#1768075"}, {"@score": "1", "@id": "1768076", "info": {"authors": {"author": [{"@pid": "163/3654", "text": "Cunxi Yu"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets.", "venue": "DAC", "pages": "219", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/YuZ19", "doi": "10.1145/3316781.3317876", "ee": "https://doi.org/10.1145/3316781.3317876", "url": "https://dblp.org/rec/conf/dac/YuZ19"}, "url": "URL#1768076"}, {"@score": "1", "@id": "1768077", "info": {"authors": {"author": [{"@pid": "29/4363-1", "text": "Jeff Jun Zhang"}, {"@pid": "220/5555", "text": "Kang Liu 0017"}, {"@pid": "145/5424", "text": "Faiq Khalid"}, {"@pid": "191/2451", "text": "Muhammad Abdullah Hanif"}, {"@pid": "39/10300", "text": "Semeen Rehman"}, {"@pid": "59/3933", "text": "Theocharis Theocharides"}, {"@pid": "241/4320", "text": "Alessandro Artussi"}, {"@pid": "s/MuhammadShafique", "text": "Muhammad Shafique 0001"}, {"@pid": "94/3807", "text": "Siddharth Garg"}]}, "title": "Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities.", "venue": "DAC", "pages": "175", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/Zhang0KHRTA0G19", "doi": "10.1145/3316781.3323472", "ee": "https://doi.org/10.1145/3316781.3323472", "url": "https://dblp.org/rec/conf/dac/Zhang0KHRTA0G19"}, "url": "URL#1768077"}, {"@score": "1", "@id": "1768078", "info": {"authors": {"author": [{"@pid": "241/4310", "text": "Zheng-Hong Zhang"}, {"@pid": "55/5559", "text": "Wei Chu"}, {"@pid": "99/2239", "text": "Shi-Yu Huang"}]}, "title": "The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop.", "venue": "DAC", "pages": "231", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangCH19", "doi": "10.1145/3316781.3322479", "ee": "https://doi.org/10.1145/3316781.3322479", "url": "https://dblp.org/rec/conf/dac/ZhangCH19"}, "url": "URL#1768078"}, {"@score": "1", "@id": "1768079", "info": {"authors": {"author": [{"@pid": "84/6889-48", "text": "Jie Zhang 0048"}, {"@pid": "188/9926", "text": "Miryeong Kwon"}, {"@pid": "137/0503", "text": "Hyojong Kim"}, {"@pid": "87/5743", "text": "Hyesoon Kim"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}]}, "title": "FlashGPU: Placing New Flash Next to GPU Cores.", "venue": "DAC", "pages": "156", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangKKKJ19", "doi": "10.1145/3316781.3317827", "ee": "https://doi.org/10.1145/3316781.3317827", "url": "https://dblp.org/rec/conf/dac/ZhangKKKJ19"}, "url": "URL#1768079"}, {"@score": "1", "@id": "1768080", "info": {"authors": {"author": [{"@pid": "95/11073", "text": "Shuhan Zhang"}, {"@pid": "219/4148", "text": "Wenlong Lyu"}, {"@pid": "29/3081-1", "text": "Fan Yang 0001"}, {"@pid": "79/6099", "text": "Changhao Yan"}, {"@pid": "73/6801", "text": "Dian Zhou"}, {"@pid": "58/5418-1", "text": "Xuan Zeng 0001"}, {"@pid": "202/9505", "text": "Xiangdong Hu"}]}, "title": "An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis.", "venue": "DAC", "pages": "64", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangLYYZ0H19", "doi": "10.1145/3316781.3317765", "ee": "https://doi.org/10.1145/3316781.3317765", "url": "https://dblp.org/rec/conf/dac/ZhangLYYZ0H19"}, "url": "URL#1768080"}, {"@score": "1", "@id": "1768081", "info": {"authors": {"author": [{"@pid": "63/2771", "text": "Wenqiang Zhang"}, {"@pid": "214/9871", "text": "Xiaochen Peng"}, {"@pid": "149/5060", "text": "Huaqiang Wu"}, {"@pid": "181/2330-6", "text": "Bin Gao 0006"}, {"@pid": "48/4498-1", "text": "Hu He 0001"}, {"@pid": "00/5995", "text": "Youhui Zhang"}, {"@pid": "60/11358", "text": "Shimeng Yu"}, {"@pid": "04/4991", "text": "He Qian"}]}, "title": "Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis.", "venue": "DAC", "pages": "140", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhangPW0HZYQ19", "doi": "10.1145/3316781.3317797", "ee": "https://doi.org/10.1145/3316781.3317797", "url": "https://dblp.org/rec/conf/dac/ZhangPW0HZYQ19"}, "url": "URL#1768081"}, {"@score": "1", "@id": "1768082", "info": {"authors": {"author": [{"@pid": "77/1125", "text": "Zhiqiang Zhao"}, {"@pid": "81/4441", "text": "Zhuo Feng"}]}, "title": "Effective-Resistance Preserving Spectral Reduction of Graphs.", "venue": "DAC", "pages": "109", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhaoF19", "doi": "10.1145/3316781.3317809", "ee": "https://doi.org/10.1145/3316781.3317809", "url": "https://dblp.org/rec/conf/dac/ZhaoF19"}, "url": "URL#1768082"}, {"@score": "1", "@id": "1768083", "info": {"authors": {"author": [{"@pid": "75/8475-1", "text": "Pu Zhao 0001"}, {"@pid": "203/6652", "text": "Siyue Wang"}, {"@pid": "241/4323", "text": "Cheng Gongye"}, {"@pid": "45/7737", "text": "Yanzhi Wang"}, {"@pid": "67/5667", "text": "Yunsi Fei"}, {"@pid": "94/7236", "text": "Xue Lin"}]}, "title": "Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks.", "venue": "DAC", "pages": "165", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhaoWGWFL19", "doi": "10.1145/3316781.3317825", "ee": "https://doi.org/10.1145/3316781.3317825", "url": "https://dblp.org/rec/conf/dac/ZhaoWGWFL19"}, "url": "URL#1768083"}, {"@score": "1", "@id": "1768084", "info": {"authors": {"author": [{"@pid": "160/1659", "text": "Zimeng Zhou"}, {"@pid": "132/8094", "text": "Chenchen Fu"}, {"@pid": "x/ChunJasonXue", "text": "Chun Jason Xue"}, {"@pid": "80/806-2", "text": "Song Han 0002"}]}, "title": "Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources.", "venue": "DAC", "pages": "35", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhouFXH19", "doi": "10.1145/3316781.3317926", "ee": "https://doi.org/10.1145/3316781.3317926", "url": "https://dblp.org/rec/conf/dac/ZhouFXH19"}, "url": "URL#1768084"}, {"@score": "1", "@id": "1768085", "info": {"authors": {"author": [{"@pid": "176/6533", "text": "Minxuan Zhou"}, {"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "202/9498", "text": "Saransh Gupta"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "Thermal-Aware Design and Management for Search-based In-Memory Acceleration.", "venue": "DAC", "pages": "174", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhouIGR19", "doi": "10.1145/3316781.3317923", "ee": "https://doi.org/10.1145/3316781.3317923", "url": "https://dblp.org/rec/conf/dac/ZhouIGR19"}, "url": "URL#1768085"}, {"@score": "1", "@id": "1768086", "info": {"authors": {"author": [{"@pid": "33/9985", "text": "He Zhou"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}, {"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "18/2008", "text": "Frank Liu 0001"}]}, "title": "A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation.", "venue": "DAC", "pages": "12", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhouKHL19", "doi": "10.1145/3316781.3317748", "ee": "https://doi.org/10.1145/3316781.3317748", "url": "https://dblp.org/rec/conf/dac/ZhouKHL19"}, "url": "URL#1768086"}, {"@score": "1", "@id": "1768087", "info": {"authors": {"author": [{"@pid": "40/7018", "text": "Yuan Zhou"}, {"@pid": "58/2578", "text": "Haoxing Ren"}, {"@pid": "342/9534-2", "text": "Yanqing Zhang 0002"}, {"@pid": "145/1606", "text": "Ben Keller"}, {"@pid": "29/3580", "text": "Brucek Khailany"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "PRIMAL: Power Inference using Machine Learning.", "venue": "DAC", "pages": "39", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhouRZKKZ19", "doi": "10.1145/3316781.3317884", "ee": "https://doi.org/10.1145/3316781.3317884", "url": "https://dblp.org/rec/conf/dac/ZhouRZKKZ19"}, "url": "URL#1768087"}, {"@score": "1", "@id": "1768088", "info": {"authors": {"author": [{"@pid": "07/4259", "text": "Zhenhua Zhu"}, {"@pid": "218/1157", "text": "Hanbo Sun"}, {"@pid": "121/1067-1", "text": "Yujun Lin 0001"}, {"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "160/1534", "text": "Lixue Xia"}, {"@pid": "80/806-3", "text": "Song Han 0003"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM.", "venue": "DAC", "pages": "56", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZhuSLDXHWY19", "doi": "10.1145/3316781.3317739", "ee": "https://doi.org/10.1145/3316781.3317739", "url": "https://dblp.org/rec/conf/dac/ZhuSLDXHWY19"}, "url": "URL#1768088"}, {"@score": "1", "@id": "1768089", "info": {"authors": {"author": [{"@pid": "211/8772", "text": "Giulio Zizzo"}, {"@pid": "h/ChrisHankin", "text": "Chris Hankin"}, {"@pid": "m/SergioMaffeis", "text": "Sergio Maffeis"}, {"@pid": "45/5883", "text": "Kevin Jones"}]}, "title": "Adversarial Machine Learning Beyond the Image Domain.", "venue": "DAC", "pages": "176", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZizzoHMJ19", "doi": "10.1145/3316781.3323470", "ee": "https://doi.org/10.1145/3316781.3323470", "url": "https://dblp.org/rec/conf/dac/ZizzoHMJ19"}, "url": "URL#1768089"}, {"@score": "1", "@id": "1768090", "info": {"authors": {"author": [{"@pid": "137/9186", "text": "Farzaneh Zokaee"}, {"@pid": "118/5481", "text": "Mingzhe Zhang"}, {"@pid": "22/3129", "text": "Xiaochun Ye"}, {"@pid": "35/2456", "text": "Dongrui Fan"}, {"@pid": "96/1994-1", "text": "Lei Jiang 0001"}]}, "title": "Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture.", "venue": "DAC", "pages": "115", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZokaeeZYF019", "doi": "10.1145/3316781.3317858", "ee": "https://doi.org/10.1145/3316781.3317858", "url": "https://dblp.org/rec/conf/dac/ZokaeeZYF019"}, "url": "URL#1768090"}, {"@score": "1", "@id": "1768091", "info": {"authors": {"author": [{"@pid": "86/6331", "text": "Yu Zou"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "Graph-Morphing: Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis.", "venue": "DAC", "pages": "124", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/dac/ZouL19", "doi": "10.1145/3316781.3317834", "ee": "https://doi.org/10.1145/3316781.3317834", "url": "https://dblp.org/rec/conf/dac/ZouL19"}, "url": "URL#1768091"}, {"@score": "1", "@id": "1913164", "info": {"title": "Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, Las Vegas, NV, USA, June 02-06, 2019", "venue": "DAC", "publisher": "ACM", "year": "2019", "type": "Editorship", "key": "conf/dac/2019", "doi": "10.1145/3316781", "ee": "https://doi.org/10.1145/3316781", "url": "https://dblp.org/rec/conf/dac/2019"}, "url": "URL#1913164"}]}}}