<?xml version="1.0" encoding="UTF-8"?>
<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>xci</spirit:library>
  <spirit:name>unknown</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>test_spec_0</spirit:instanceName>
      <spirit:componentRef spirit:vendor="User_Company" spirit:library="SysGen" spirit:name="test_spec" spirit:version="1.0"/>
      <spirit:configurableElementValues>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">test_spec_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">zynq</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xc7z010</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">clg400</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VHDL</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Flow</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">382536277</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR">../../../../test_spec.gen/sources_1/ip/test_spec_0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL"/>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">.</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2021.1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">OUT_OF_CONTEXT</spirit:configurableElementValue>
      </spirit:configurableElementValues>
      <spirit:vendorExtensions>
        <xilinx:componentInstanceExtensions>
          <xilinx:boundaryDescriptionInfo>
            <xilinx:boundaryDescription xilinx:boundaryDescriptionJSON="{&quot;ip_boundary&quot;:{&quot;ports&quot;:{&quot;clk&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;false&quot;}],&quot;test_spec_acc_cnt_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_acc_len_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum0_snap_ss_bram_addr&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;7&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum0_snap_ss_bram_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum0_snap_ss_bram_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum0_snap_ss_bram_we&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum0_snap_ss_ctrl_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum0_snap_ss_status_user_data_i
n&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum1_snap_ss_bram_addr&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;11&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum1_snap_ss_bram_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum1_snap_ss_bram_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum1_snap_ss_bram_we&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum1_snap_ss_ctrl_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accum1_snap_ss_status_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accumdat_snap_ss_bram_addr&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;11&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accumdat_snap_ss_bram_data_in&quot;:[{&quot;direc
tion&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accumdat_snap_ss_bram_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accumdat_snap_ss_bram_we&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accumdat_snap_ss_ctrl_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_accumdat_snap_ss_status_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_dv_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_sample_cnt_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_voltage_snap_ss_bram_addr&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;11&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_voltage_snap_ss_bram_data_in&quot;:[{&quot;directi
on&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_voltage_snap_ss_bram_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_voltage_snap_ss_bram_we&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_voltage_snap_ss_ctrl_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_adc_voltage_snap_ss_status_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_fft_sync_inc0_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_fft_sync_inc1_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_red_pitaya_adc_adc0_data_i_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_red_pitaya_adc_adc1_data_q_ou
t&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_red_pitaya_adc_adc_data_val_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_red_pitaya_adc_adc_reset_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_reg_cntrl_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_snap_gap_user_data_out&quot;:[{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_sync_cnt_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}],&quot;test_spec_trig_cnt_user_data_in&quot;:[{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;is_vector&quot;:&quot;true&quot;}]},&quot;interfaces&quot;:{&quot;clk&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:clock:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:clock_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;ASSOCIATED_BUSIF&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;val
ue_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}],&quot;ASSOCIATED_RESET&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}],&quot;CLK_DOMAIN&quot;:[{&quot;value&quot;:&quot;&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}],&quot;FREQ_HZ&quot;:[{&quot;value&quot;:&quot;100000000&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}],&quot;FREQ_TOLERANCE_HZ&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;long&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;user&quot;,&quot;format&quot;:&quot;long&quot;,&quot;u
sage&quot;:&quot;simulation.rtl&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}],&quot;PHASE&quot;:[{&quot;value&quot;:&quot;0.0&quot;,&quot;value_src&quot;:&quot;default&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;generated&quot;,&quot;format&quot;:&quot;float&quot;,&quot;usage&quot;:&quot;none&quot;,&quot;is_ips_inferred&quot;:true,&quot;is_static_object&quot;:false}]},&quot;port_maps&quot;:{&quot;CLK&quot;:[{&quot;physical_name&quot;:&quot;clk&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_acc_cnt_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}sign
ed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_acc_cnt_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_acc_len_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminim
um{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_acc_len_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum0_snap_ss_bram_addr&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value8}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmedia
tedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum0_snap_ss_bram_addr&quot;,&quot;physical_left&quot;:&quot;7&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;7&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum0_snap_ss_bram_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{frac
twidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum0_snap_ss_bram_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum0_snap_ss_bram_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongmi
nimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum0_snap_ss_bram_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum0_snap_ss_bram_we&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typ
eimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum0_snap_ss_bram_we&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum0_snap_ss_ctrl_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}
value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum0_snap_ss_ctrl_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum0_snap_ss_status_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_ty
peimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum0_snap_ss_status_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum1_snap_ss_bram_addr&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}ma
ximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value12}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum1_snap_ss_bram_addr&quot;,&quot;physical_left&quot;:&quot;11&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;11&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum1_snap_ss_bram_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediat
edependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum1_snap_ss_bram_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum1_snap_ss_bram_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{dat
atype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum1_snap_ss_bram_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum1_snap_ss_bram_we&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.c
om:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum1_snap_ss_bram_we&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum1_snap_ss_ctrl_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;L
AYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum1_snap_ss_ctrl_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accum1_snap_ss_status_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:s
ignal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accum1_snap_ss_status_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accumdat_snap_ss_bram_addr&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:sign
al:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value12}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accumdat_snap_ss_bram_addr&quot;,&quot;physical_left&quot;:&quot;11&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;11&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accumdat_snap_s
s_bram_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accumdat_snap_ss_bram_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_
used&quot;:&quot;none&quot;}]}},&quot;test_spec_accumdat_snap_ss_bram_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accumdat_snap_ss_bram_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logica
l_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accumdat_snap_ss_bram_we&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accumdat_snap_ss_bram_we&quot;,&quot;physical_left&quot;:&quot;
0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accumdat_snap_ss_ctrl_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_ac
cumdat_snap_ss_ctrl_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_accumdat_snap_ss_status_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:tru
e}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_accumdat_snap_ss_status_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_dv_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ip
s_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_dv_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_sample_cnt_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format
&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_sample_cnt_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_voltage_snap_ss_bram_addr&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value12}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:
&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_voltage_snap_ss_bram_addr&quot;,&quot;physical_left&quot;:&quot;11&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;11&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_voltage_snap_ss_bram_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}
}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_voltage_snap_ss_bram_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_voltage_snap_ss_bram_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedepend
ency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_voltage_snap_ss_bram_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_voltage_snap_ss_bram_we&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value
0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_voltage_snap_ss_bram_we&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_voltage_snap_ss_ctrl_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediat
edependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_voltage_snap_ss_ctrl_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_adc_voltage_snap_ss_status_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maxim
um{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_adc_voltage_snap_ss_status_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_fft_sync_inc0_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve
_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_fft_sync_inc0_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_fft_sync_inc1_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximu
m{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_fft_sync_inc1_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_red_pitaya_adc_adc0_data_i_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmedi
atedependency{}formatlongminimum{}maximum{}}value10}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_red_pitaya_adc_adc0_data_i_out&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;9&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_red_pitaya_adc_adc1_data_q_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}v
alue{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value10}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_red_pitaya_adc_adc1_data_q_out&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;9&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_red_pitaya_adc_adc_data_val_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediated
ependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_red_pitaya_adc_adc_data_val_out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_red_pitaya_adc_adc_reset_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{data
type{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_red_pitaya_adc_adc_reset_in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_reg_cntrl_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:in
terface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_reg_cntrl_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_snap_gap_user_data_out&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METAD
ATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_snap_gap_user_data_out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_sync_cnt_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,
&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_sync_cnt_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}},&quot;test_spec_trig_cnt_user_data_in&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:dat
a_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;,&quot;value_src&quot;:&quot;constant&quot;,&quot;value_permission&quot;:&quot;user&quot;,&quot;resolve_type&quot;:&quot;immediate&quot;,&quot;format&quot;:&quot;string&quot;,&quot;usage&quot;:&quot;all&quot;,&quot;is_ips_inferred&quot;:false,&quot;is_static_object&quot;:true}]},&quot;port_maps&quot;:{&quot;DATA&quot;:[{&quot;physical_name&quot;:&quot;test_spec_trig_cnt_user_data_in&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;,&quot;port_maps_used&quot;:&quot;none&quot;}]}}}}}"/>
          </xilinx:boundaryDescriptionInfo>
        </xilinx:componentInstanceExtensions>
      </spirit:vendorExtensions>
    </spirit:componentInstance>
  </spirit:componentInstances>
</spirit:design>
