// Seed: 846761299
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_5, id_6, id_7, id_8 = "" - "";
  wire id_9;
  wire id_10 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2[1'b0];
  module_0(
      id_3, id_3, id_4
  );
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1
  );
endmodule
