

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Jan  7 13:57:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12567|  12567|  12567|  12567|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |     16|     16|         1|          1|          1|     16|    yes   |
        |- Loop 2  |  12547|  12547|         5|          1|          0|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    385|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    130|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    132|    -|
|Register         |        0|      -|     983|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     983|    775|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_x0_U114  |network_mux_164_16_1_1_x0  |        0|      0|  0|  65|    0|
    |network_mux_164_32_1_1_U115     |network_mux_164_32_1_1     |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                           |                           |        0|      0|  0| 130|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------------------------+----------------------------------------+--------------+
    |                   Instance                  |                 Module                 |  Expression  |
    +---------------------------------------------+----------------------------------------+--------------+
    |network_mac_muladd_11ns_5ns_11s_15_1_1_U116  |network_mac_muladd_11ns_5ns_11s_15_1_1  | i0 * i1 + i2 |
    +---------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_777_p2       |     *    |      2|  0|  20|          16|          32|
    |add_ln31_fu_494_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln33_fu_648_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln39_2_fu_624_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln39_fu_482_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln47_fu_684_p2       |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_802_p2         |     +    |      0|  0|  31|          24|          24|
    |i_fu_316_p2              |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_642_p2           |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_500_p2          |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_592_p2          |     +    |      0|  0|  15|           1|           5|
    |sub_ln39_1_fu_544_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln39_fu_472_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln32_fu_578_p2       |    and   |      0|  0|   2|           1|           1|
    |output_r_d0              |    and   |      0|  0|  16|          16|          16|
    |icmp_ln26_fu_310_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_488_p2      |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln33_fu_506_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln36_1_fu_679_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln36_fu_572_p2      |   icmp   |      0|  0|  11|           5|           6|
    |or_ln36_fu_598_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_584_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln32_1_fu_550_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln32_2_fu_558_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln32_fu_512_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln33_fu_654_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln36_1_fu_604_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln36_2_fu_616_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln36_3_fu_630_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln36_fu_782_p3    |  select  |      0|  0|  24|           1|          14|
    |select_ln46_fu_826_p3    |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_566_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_820_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      2|  0| 385|         199|         256|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  33|          6|    1|          6|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_303_p4   |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_280_p4  |   9|          2|    5|         10|
    |buffer_0_reg_287                  |   9|          2|   24|         48|
    |i_0_reg_232                       |   9|          2|    5|         10|
    |in_d_0_reg_299                    |   9|          2|    5|         10|
    |indvar_flatten18_reg_243          |   9|          2|   14|         28|
    |indvar_flatten_reg_265            |   9|          2|   10|         20|
    |out_h_0_reg_254                   |   9|          2|    5|         10|
    |out_w_0_reg_276                   |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 132|         28|   81|        166|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln47_reg_1030                  |  11|   0|   11|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |buffer_0_reg_287                   |  24|   0|   24|          0|
    |i_0_reg_232                        |   5|   0|    5|          0|
    |icmp_ln31_reg_965                  |   1|   0|    1|          0|
    |icmp_ln36_1_reg_1026               |   1|   0|    1|          0|
    |in_d_0_reg_299                     |   5|   0|    5|          0|
    |in_d_reg_1010                      |   5|   0|    5|          0|
    |indvar_flatten18_reg_243           |  14|   0|   14|          0|
    |indvar_flatten_reg_265             |  10|   0|   10|          0|
    |input_load_reg_1035                |  16|   0|   16|          0|
    |kernel_buffer_15_10_fu_182         |  32|   0|   32|          0|
    |kernel_buffer_15_11_fu_186         |  32|   0|   32|          0|
    |kernel_buffer_15_12_fu_190         |  32|   0|   32|          0|
    |kernel_buffer_15_13_fu_194         |  32|   0|   32|          0|
    |kernel_buffer_15_14_fu_198         |  32|   0|   32|          0|
    |kernel_buffer_15_15_fu_202         |  32|   0|   32|          0|
    |kernel_buffer_15_1_fu_146          |  32|   0|   32|          0|
    |kernel_buffer_15_2_fu_150          |  32|   0|   32|          0|
    |kernel_buffer_15_3_fu_154          |  32|   0|   32|          0|
    |kernel_buffer_15_4_fu_158          |  32|   0|   32|          0|
    |kernel_buffer_15_5_fu_162          |  32|   0|   32|          0|
    |kernel_buffer_15_6_fu_166          |  32|   0|   32|          0|
    |kernel_buffer_15_7_fu_170          |  32|   0|   32|          0|
    |kernel_buffer_15_8_fu_174          |  32|   0|   32|          0|
    |kernel_buffer_15_9_fu_178          |  32|   0|   32|          0|
    |kernel_buffer_15_fu_142            |  32|   0|   32|          0|
    |mul_ln39_reg_1045                  |  32|   0|   32|          0|
    |or_ln36_reg_984                    |   1|   0|    1|          0|
    |out_h_0_reg_254                    |   5|   0|    5|          0|
    |out_w_0_reg_276                    |   5|   0|    5|          0|
    |select_ln32_1_reg_974              |   9|   0|   11|          2|
    |select_ln36_1_reg_989              |   5|   0|    5|          0|
    |select_ln36_2_reg_994              |   5|   0|    5|          0|
    |select_ln36_3_reg_1000             |  11|   0|   11|          0|
    |tmp_2_reg_1040                     |  32|   0|   32|          0|
    |trunc_ln39_reg_1005                |   4|   0|    4|          0|
    |trunc_ln39_reg_1005_pp1_iter1_reg  |   4|   0|    4|          0|
    |add_ln47_reg_1030                  |  64|  32|   11|          0|
    |icmp_ln31_reg_965                  |  64|  32|    1|          0|
    |icmp_ln36_1_reg_1026               |  64|  32|    1|          0|
    |or_ln36_reg_984                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 983| 128|  743|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

