attr __file__ str ./benchmarks/express/ewf/ewf_DFG.0_0.txt
attr __name__ str ./benchmarks/express/ewf/ewf_DFG.0_0.txt
vertex __inserted_outport_2.out0
vertex __inserted_outport_2.in0
vertex __inserted_outport_1.in0
vertex __inserted_outport_0.out0
vertex __inserted_outport_2
vertex ADD_10.out0
vertex ADD_3
vertex __inserted_outport_1.out0
vertex ADD_3.out0
vertex __inserted_inport_1.out0
vertex ADD_23.in0
vertex __inserted_inport_0
vertex ADD_3.in0
vertex ADD_19
vertex ADD_19.in1
vertex ADD_16.in0
vertex ADD_10
vertex __inserted_inport_0.out0
vertex ADD_19.in0
vertex ADD_19.out0
vertex __inserted_outport_0.in0
vertex ADD_23
vertex ADD_16.in1
vertex __inserted_outport_0
vertex ADD_10.in0
vertex ADD_23.out0
vertex __inserted_outport_1
vertex ADD_16.out0
vertex ADD_10.in1
vertex MUL_13.in0
vertex ADD_16
vertex __inserted_inport_0.in0
vertex MUL_13
vertex MUL_13.out0
vertex __inserted_inport_1
vertex __inserted_inport_1.in0
net __inserted_outport_2.in0 __inserted_outport_2
net __inserted_outport_1.in0 __inserted_outport_1
net __inserted_outport_2 __inserted_outport_2.out0
net ADD_10.out0 MUL_13.in0
net ADD_3 ADD_3.out0
net ADD_3.out0 ADD_10.in0
net ADD_3.out0 __inserted_outport_0.in0
net __inserted_inport_1.out0 ADD_19.in0
net __inserted_inport_1.out0 ADD_10.in1
net ADD_23.in0 ADD_23
net __inserted_inport_0 __inserted_inport_0.out0
net ADD_3.in0 ADD_3
net ADD_19 ADD_19.out0
net ADD_19.in1 ADD_19
net ADD_16.in0 ADD_16
net ADD_10 ADD_10.out0
net __inserted_inport_0.out0 ADD_16.in0
net __inserted_inport_0.out0 ADD_3.in0
net ADD_19.in0 ADD_19
net ADD_19.out0 ADD_23.in0
net __inserted_outport_0.in0 __inserted_outport_0
net ADD_23 ADD_23.out0
net ADD_16.in1 ADD_16
net __inserted_outport_0 __inserted_outport_0.out0
net ADD_10.in0 ADD_10
net ADD_23.out0 __inserted_outport_1.in0
net __inserted_outport_1 __inserted_outport_1.out0
net ADD_16.out0 ADD_19.in1
net ADD_16.out0 __inserted_outport_2.in0
net ADD_10.in1 ADD_10
net MUL_13.in0 MUL_13
net ADD_16 ADD_16.out0
net __inserted_inport_0.in0 __inserted_inport_0
net MUL_13 MUL_13.out0
net MUL_13.out0 ADD_16.in1
net __inserted_inport_1 __inserted_inport_1.out0
net __inserted_inport_1.in0 __inserted_inport_1
