$date
	Sun Oct 23 03:59:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#825804
b11 !
1"
#825806
b11 &
b11 %
1$
#825807
0"
#825810
b1010 &
b1010 %
#825814
b101 &
b101 %
#825818
b10000 &
b10000 %
#825822
b1000 &
b1000 %
#825826
b100 &
b100 %
#825830
b10 &
b10 %
#825834
b1 &
b1 %
1#
#825838
b0 &
0#
b0 %
0$
#1838562
b1101 &
b1101 %
1$
b1101 !
1"
#1838563
0"
#1838566
b101000 &
b101000 %
#1838570
b10100 &
b10100 %
#1838574
b1010 &
b1010 %
#1838578
b101 &
b101 %
#1838582
b10000 &
b10000 %
#1838586
b1000 &
b1000 %
#1838590
b100 &
b100 %
#1838594
b10 &
b10 %
#1838598
b1 &
1#
b1 %
#1838602
b0 &
b0 %
0#
0$
#2835486
b10010 &
b10010 %
1$
b10010 !
1"
#2835487
0"
#2835490
b1001 &
b1001 %
#2835494
b11100 &
b11100 %
#2835498
b1110 &
b1110 %
#2835502
b111 &
b111 %
#2835506
b10110 &
b10110 %
#2835510
b1011 &
b1011 %
#2835514
b100010 &
b100010 %
#2835518
b10001 &
b10001 %
#2835522
b110100 &
b110100 %
#2835526
b11010 &
b11010 %
#2835530
b1101 &
b1101 %
#2835534
b101000 &
b101000 %
#2835538
b10100 &
b10100 %
#2835542
b1010 &
b1010 %
#2835546
b101 &
b101 %
#2835550
b10000 &
b10000 %
#2835554
b1000 &
b1000 %
#2835558
b100 &
b100 %
#2835562
b10 &
b10 %
#2835566
b1 &
1#
b1 %
#2835570
b0 &
b0 %
0#
0$
#4500012
