# Always from core 0
# To core	Send latency (cycles)
1	934
2	1081
3	1081
4	1117
5	1118
6	1153
7	1153
8	1180
9	1181
10	1219
11	1219
12	1081
13	1081
14	1118
15	1118
16	1153
17	1153
18	1181
19	1181
20	1219
21	1219
22	1243
23	1243
24	1118
25	1118
26	1153
27	1153
28	1180
29	1181
30	1219
31	1219
32	1243
33	1243
34	1276
35	1276
36	1153
37	1153
38	1183
39	1183
40	1219
41	1219
42	1243
43	1243
44	1276
45	1277
46	1312
47	1312
