Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03_Full64; Runtime version U-2023.03_Full64;  Dec 26 17:53 2025
[SCL] 12/26/2025 17:53:29 Checking status for feature VCS-BASE-RUNTIME
[SCL] 12/26/2025 17:53:29 PID:8565 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded VCS-BASE-RUNTIME 2023.03 from VCS-Base-Runtime-Pkg
[0] clk_out posedge, count=1

--- Released reset ---


Testing divide-by-1 (bypass)
[65000] clk_out posedge, count=2
[85000] clk_out posedge, count=3
[95000] clk_out posedge, count=4
[105000] clk_out posedge, count=5
[115000] clk_out posedge, count=6
[125000] clk_out posedge, count=7
[135000] clk_out posedge, count=8
[145000] clk_out posedge, count=9
[155000] clk_out posedge, count=10
[165000] clk_out posedge, count=11
[175000] clk_out posedge, count=12
[185000] clk_out posedge, count=13
[195000] clk_out posedge, count=14
[205000] clk_out posedge, count=15
[215000] clk_out posedge, count=16
[225000] clk_out posedge, count=17
[235000] clk_out posedge, count=18
[245000] clk_out posedge, count=19

Testing divide-by-2
[255000] clk_out posedge, count=20
[265000] clk_out posedge, count=21
[335000] clk_out posedge, count=22
[355000] clk_out posedge, count=23
[375000] clk_out posedge, count=24
[395000] clk_out posedge, count=25
[415000] clk_out posedge, count=26
[435000] clk_out posedge, count=27
[455000] clk_out posedge, count=28
[475000] clk_out posedge, count=29
[495000] clk_out posedge, count=30
[515000] clk_out posedge, count=31
[535000] clk_out posedge, count=32
[555000] clk_out posedge, count=33
[575000] clk_out posedge, count=34
[595000] clk_out posedge, count=35
[615000] clk_out posedge, count=36
[635000] clk_out posedge, count=37

Testing divide-by-4
[655000] clk_out posedge, count=38
[675000] clk_out posedge, count=39
[705000] clk_out posedge, count=40
[745000] clk_out posedge, count=41
[785000] clk_out posedge, count=42
[825000] clk_out posedge, count=43
[865000] clk_out posedge, count=44
[905000] clk_out posedge, count=45
[945000] clk_out posedge, count=46
[985000] clk_out posedge, count=47
[1025000] clk_out posedge, count=48
[1065000] clk_out posedge, count=49
[1105000] clk_out posedge, count=50
[1145000] clk_out posedge, count=51
[1185000] clk_out posedge, count=52
[1225000] clk_out posedge, count=53

Testing divide-by-3
[1265000] clk_out posedge, count=54
[1305000] clk_out posedge, count=55
[1355000] clk_out posedge, count=56
[1385000] clk_out posedge, count=57
[1415000] clk_out posedge, count=58
[1445000] clk_out posedge, count=59
[1475000] clk_out posedge, count=60
[1505000] clk_out posedge, count=61
[1535000] clk_out posedge, count=62
[1565000] clk_out posedge, count=63
[1595000] clk_out posedge, count=64
[1625000] clk_out posedge, count=65
[1655000] clk_out posedge, count=66
[1685000] clk_out posedge, count=67
[1715000] clk_out posedge, count=68
[1745000] clk_out posedge, count=69
[1775000] clk_out posedge, count=70
[1805000] clk_out posedge, count=71
[1835000] clk_out posedge, count=72

Testing divide-by-5
[1865000] clk_out posedge, count=73
[1895000] clk_out posedge, count=74
[1965000] clk_out posedge, count=75
[2015000] clk_out posedge, count=76
[2065000] clk_out posedge, count=77
[2115000] clk_out posedge, count=78
[2165000] clk_out posedge, count=79
[2215000] clk_out posedge, count=80
[2265000] clk_out posedge, count=81
[2315000] clk_out posedge, count=82
[2365000] clk_out posedge, count=83
[2415000] clk_out posedge, count=84
[2465000] clk_out posedge, count=85
[2515000] clk_out posedge, count=86
[2565000] clk_out posedge, count=87
[2615000] clk_out posedge, count=88

Testing runtime divider change (odd â†’ even)
[2665000] clk_out posedge, count=89
[2715000] clk_out posedge, count=90
[2765000] clk_out posedge, count=91
[2795000] clk_out posedge, count=92
[2825000] clk_out posedge, count=93
[2855000] clk_out posedge, count=94
[2885000] clk_out posedge, count=95
[2915000] clk_out posedge, count=96
[2945000] clk_out posedge, count=97
[2975000] clk_out posedge, count=98
[3005000] clk_out posedge, count=99
[3035000] clk_out posedge, count=100
[3055000] clk_out posedge, count=101
[3075000] clk_out posedge, count=102
[3095000] clk_out posedge, count=103
[3115000] clk_out posedge, count=104
[3135000] clk_out posedge, count=105
[3155000] clk_out posedge, count=106
[3175000] clk_out posedge, count=107
[3195000] clk_out posedge, count=108
[3215000] clk_out posedge, count=109
[3235000] clk_out posedge, count=110

--- TEST COMPLETED SUCCESSFULLY ---

$finish called from file "clock_div_tb.v", line 123.
$finish at simulation time              3250000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3250000 ps
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Fri Dec 26 17:53:29 2025
[SCL] 12/26/2025 17:53:29 PID:8565 Client:nanodc.iitgn.ac.in checkin (null) 
