

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:30:35 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.308 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     52|        -|        -|    -|
|Expression           |        -|     39|        0|     3307|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     3486|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     91|     3486|     3471|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      3|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+-----------------------------------------+----------------+
    |                   Instance                  |                  Module                 |   Expression   |
    +---------------------------------------------+-----------------------------------------+----------------+
    |myproject_am_addmul_17s_14s_14s_30_1_1_U24   |myproject_am_addmul_17s_14s_14s_30_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_17s_14s_14s_32_1_1_U26   |myproject_am_addmul_17s_14s_14s_32_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_17s_15s_14s_30_1_1_U4    |myproject_am_addmul_17s_15s_14s_30_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_17s_15s_14s_32_1_1_U42   |myproject_am_addmul_17s_15s_14s_32_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_18s_14s_14s_33_1_1_U14   |myproject_am_addmul_18s_14s_14s_33_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_18s_15s_14s_30_1_1_U23   |myproject_am_addmul_18s_15s_14s_30_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_18s_15s_14s_30_1_1_U25   |myproject_am_addmul_18s_15s_14s_30_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_18s_16s_14s_30_1_1_U38   |myproject_am_addmul_18s_16s_14s_30_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_18s_16s_14s_33_1_1_U9    |myproject_am_addmul_18s_16s_14s_33_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_19s_16s_14s_34_1_1_U10   |myproject_am_addmul_19s_16s_14s_34_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_20s_16s_14s_30_1_1_U37   |myproject_am_addmul_20s_16s_14s_30_1_1   | (i0 + i1) * i2 |
    |myproject_am_submul_17s_15s_14s_32_1_1_U1    |myproject_am_submul_17s_15s_14s_32_1_1   | (i0 - i1) * i2 |
    |myproject_am_submul_18s_16s_14s_30_1_1_U18   |myproject_am_submul_18s_16s_14s_30_1_1   | (i0 - i1) * i2 |
    |myproject_am_submul_18s_16s_14s_33_1_1_U22   |myproject_am_submul_18s_16s_14s_33_1_1   | (i0 - i1) * i2 |
    |myproject_am_submul_19s_17s_14s_30_1_1_U48   |myproject_am_submul_19s_17s_14s_30_1_1   | (i0 - i1) * i2 |
    |myproject_am_submul_20s_18s_14s_30_1_1_U32   |myproject_am_submul_20s_18s_14s_30_1_1   | (i0 - i1) * i2 |
    |myproject_mac_muladd_16s_14s_26s_29_1_1_U29  |myproject_mac_muladd_16s_14s_26s_29_1_1  |  i0 + i1 * i2  |
    |myproject_mul_mul_10ns_14s_22_1_1_U52        |myproject_mul_mul_10ns_14s_22_1_1        |     i0 * i1    |
    |myproject_mul_mul_14s_14s_28_1_1_U3          |myproject_mul_mul_14s_14s_28_1_1         |     i0 * i1    |
    |myproject_mul_mul_14s_14s_28_1_1_U5          |myproject_mul_mul_14s_14s_28_1_1         |     i0 * i1    |
    |myproject_mul_mul_15s_14s_29_1_1_U7          |myproject_mul_mul_15s_14s_29_1_1         |     i0 * i1    |
    |myproject_mul_mul_16s_14s_30_1_1_U6          |myproject_mul_mul_16s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_16s_14s_30_1_1_U8          |myproject_mul_mul_16s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_17s_14s_30_1_1_U35         |myproject_mul_mul_17s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_18s_14s_30_1_1_U36         |myproject_mul_mul_18s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_19s_14s_30_1_1_U39         |myproject_mul_mul_19s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_19s_14s_33_1_1_U13         |myproject_mul_mul_19s_14s_33_1_1         |     i0 * i1    |
    |myproject_mul_mul_19s_14s_33_1_1_U15         |myproject_mul_mul_19s_14s_33_1_1         |     i0 * i1    |
    |myproject_mul_mul_19s_14s_33_1_1_U16         |myproject_mul_mul_19s_14s_33_1_1         |     i0 * i1    |
    |myproject_mul_mul_20s_14s_30_1_1_U40         |myproject_mul_mul_20s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_20s_14s_30_1_1_U47         |myproject_mul_mul_20s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_20s_14s_34_1_1_U11         |myproject_mul_mul_20s_14s_34_1_1         |     i0 * i1    |
    |myproject_mul_mul_21s_14s_30_1_1_U30         |myproject_mul_mul_21s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_21s_14s_30_1_1_U45         |myproject_mul_mul_21s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_21s_14s_30_1_1_U50         |myproject_mul_mul_21s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_22s_14s_30_1_1_U44         |myproject_mul_mul_22s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_22s_14s_30_1_1_U46         |myproject_mul_mul_22s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_22s_14s_30_1_1_U49         |myproject_mul_mul_22s_14s_30_1_1         |     i0 * i1    |
    |myproject_mul_mul_28s_14s_38_1_1_U19         |myproject_mul_mul_28s_14s_38_1_1         |     i0 * i1    |
    |myproject_mul_mul_28s_14s_42_1_1_U21         |myproject_mul_mul_28s_14s_42_1_1         |     i0 * i1    |
    |myproject_mul_mul_6ns_14s_20_1_1_U2          |myproject_mul_mul_6ns_14s_20_1_1         |     i0 * i1    |
    |myproject_mul_mul_6ns_14s_20_1_1_U17         |myproject_mul_mul_6ns_14s_20_1_1         |     i0 * i1    |
    |myproject_mul_mul_6ns_14s_20_1_1_U33         |myproject_mul_mul_6ns_14s_20_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_14s_20_1_1_U20         |myproject_mul_mul_7ns_14s_20_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_14s_20_1_1_U41         |myproject_mul_mul_7ns_14s_20_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_14s_21_1_1_U12         |myproject_mul_mul_7ns_14s_21_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_14s_21_1_1_U28         |myproject_mul_mul_7ns_14s_21_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_14s_21_1_1_U43         |myproject_mul_mul_7ns_14s_21_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_14s_22_1_1_U27         |myproject_mul_mul_8ns_14s_22_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_14s_22_1_1_U31         |myproject_mul_mul_8ns_14s_22_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_14s_22_1_1_U34         |myproject_mul_mul_8ns_14s_22_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_14s_22_1_1_U51         |myproject_mul_mul_9ns_14s_22_1_1         |     i0 * i1    |
    +---------------------------------------------+-----------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_691_p2           |     *    |      3|  0|  21|          46|          14|
    |mul_ln1192_11_fu_698_p2           |     *    |      3|  0|  21|          46|          14|
    |mul_ln1192_12_fu_709_p2           |     *    |      2|  0|  22|          34|          14|
    |mul_ln1192_13_fu_721_p2           |     *    |      2|  0|  22|          34|          14|
    |mul_ln1192_15_fu_736_p2           |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_16_fu_742_p2           |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_19_fu_791_p2           |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_1_fu_520_p2            |     *    |      2|  0|  30|          30|          14|
    |mul_ln1192_25_fu_840_p2           |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_27_fu_866_p2           |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_33_fu_956_p2           |     *    |      2|  0|  26|          42|          14|
    |mul_ln1192_34_fu_985_p2           |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_35_fu_1473_p2          |     *    |      2|  0|  20|          32|          14|
    |mul_ln1192_4_fu_595_p2            |     *    |      2|  0|  30|          30|          14|
    |mul_ln1192_5_fu_604_p2            |     *    |      2|  0|  21|          33|          14|
    |mul_ln1192_7_fu_1088_p2           |     *    |      2|  0|  20|          32|          14|
    |mul_ln1192_fu_514_p2              |     *    |      2|  0|  35|          29|          14|
    |r_V_21_fu_422_p2                  |     *    |      2|  0|  20|          32|          14|
    |r_V_27_fu_309_p2                  |     *    |      0|  0|   7|           4|          14|
    |r_V_38_fu_329_p2                  |     *    |      1|  0|   7|           5|          14|
    |add_ln1192_10_fu_1175_p2          |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_11_fu_1201_p2          |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_12_fu_1217_p2          |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_14_fu_1284_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_15_fu_1627_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_17_fu_857_p2           |     +    |      0|  0|  45|          38|          38|
    |add_ln1192_18_fu_1293_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_19_fu_1317_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_1_fu_1056_p2           |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_20_fu_1343_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_21_fu_1356_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_22_fu_1373_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_23_fu_1414_p2          |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_25_fu_962_p2           |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_26_fu_998_p2           |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_27_fu_1448_p2          |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_28_fu_1486_p2          |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_2_fu_1067_p2           |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_3_fu_1079_p2           |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_4_fu_1515_p2           |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_5_fu_1530_p2           |     +    |      0|  0|  46|          38|          38|
    |add_ln1192_8_fu_1132_p2           |     +    |      0|  0|  53|          46|          46|
    |add_ln1192_9_fu_1162_p2           |     +    |      0|  0|  46|          46|          46|
    |add_ln1192_fu_1023_p2             |     +    |      0|  0|  46|          38|          38|
    |r_V_62_fu_651_p2                  |     +    |      0|  0|  29|          22|          22|
    |r_V_66_fu_889_p2                  |     +    |      0|  0|  28|          21|          21|
    |r_V_68_fu_921_p2                  |     +    |      0|  0|  28|          21|          21|
    |ret_V_2_fu_1578_p2                |     +    |      0|  0|  46|          41|          46|
    |ret_V_3_fu_1633_p2                |     +    |      0|  0|  46|          32|          38|
    |ret_V_4_fu_1695_p2                |     +    |      0|  0|  46|          32|          38|
    |ret_V_5_fu_1728_p2                |     +    |      0|  0|  46|          40|          46|
    |ret_V_fu_1549_p2                  |     +    |      0|  0|  46|          33|          38|
    |r_V_17_fu_663_p2                  |     -    |      0|  0|  23|           1|          16|
    |r_V_61_fu_579_p2                  |     -    |      0|  0|  27|          20|          20|
    |r_V_63_fu_673_p2                  |     -    |      0|  0|  25|          18|          18|
    |r_V_65_fu_776_p2                  |     -    |      0|  0|  29|          22|          22|
    |r_V_67_fu_1396_p2                 |     -    |      0|  0|  25|          18|          18|
    |r_V_69_fu_1672_p2                 |     -    |      0|  0|  26|          19|          19|
    |r_V_71_fu_1004_p2                 |     -    |      0|  0|  28|          21|          21|
    |r_V_72_fu_1010_p2                 |     -    |      0|  0|  25|          18|          18|
    |sub_ln1192_10_fu_1230_p2          |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_11_fu_1573_p2          |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_12_fu_807_p2           |     -    |      0|  0|  45|          38|          38|
    |sub_ln1192_13_fu_1246_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_14_fu_1602_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_15_fu_1614_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_16_fu_1304_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_17_fu_1330_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_18_fu_1390_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_19_fu_1431_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_1_fu_550_p2            |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_20_fu_1690_p2          |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_21_fu_488_p2           |     -    |      0|  0|  45|          38|          38|
    |sub_ln1192_22_fu_934_p2           |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_23_fu_976_p2           |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_24_fu_1464_p2          |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_25_fu_1502_p2          |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_26_fu_1723_p2          |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_2_fu_1039_p2           |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_3_fu_1062_p2           |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_4_fu_1093_p2           |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_5_fu_1109_p2           |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_6_fu_1543_p2           |     -    |      0|  0|  46|          38|          38|
    |sub_ln1192_7_fu_1137_p2           |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_8_fu_1149_p2           |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_9_fu_1188_p2           |     -    |      0|  0|  46|          46|          46|
    |sub_ln1192_fu_526_p2              |     -    |      0|  0|  46|          38|          38|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     39|  0|3307|        3083|        2780|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  224|        448|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  227|        454|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_14_reg_2606                 |   38|   0|   38|          0|
    |add_ln1192_17_reg_2521                 |   38|   0|   38|          0|
    |add_ln1192_26_reg_2566                 |   46|   0|   46|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |mul_ln1192_10_reg_2438                 |   46|   0|   46|          0|
    |mul_ln1192_11_reg_2443                 |   46|   0|   46|          0|
    |mul_ln1192_12_reg_2448                 |   38|   0|   38|          0|
    |mul_ln1192_13_reg_2453                 |   38|   0|   38|          0|
    |mul_ln1192_14_reg_2458                 |   30|   0|   30|          0|
    |mul_ln1192_15_reg_2463                 |   38|   0|   38|          0|
    |mul_ln1192_16_reg_2468                 |   38|   0|   38|          0|
    |mul_ln1192_18_reg_2478                 |   30|   0|   30|          0|
    |mul_ln1192_22_reg_2611                 |   30|   0|   30|          0|
    |mul_ln1192_23_reg_2516                 |   30|   0|   30|          0|
    |mul_ln1192_23_reg_2516_pp0_iter3_reg   |   30|   0|   30|          0|
    |mul_ln1192_27_reg_2526                 |   38|   0|   38|          0|
    |mul_ln1192_28_reg_2531                 |   30|   0|   30|          0|
    |mul_ln1192_29_reg_2536                 |   30|   0|   30|          0|
    |mul_ln1192_30_reg_2541                 |   30|   0|   30|          0|
    |mul_ln1192_31_reg_2546                 |   30|   0|   30|          0|
    |mul_ln1192_38_reg_2206                 |   30|   0|   30|          0|
    |mul_ln1192_38_reg_2206_pp0_iter1_reg   |   30|   0|   30|          0|
    |mul_ln1192_3_reg_2388                  |   30|   0|   30|          0|
    |mul_ln1192_4_reg_2398                  |   38|   0|   38|          0|
    |mul_ln1192_5_reg_2403                  |   38|   0|   38|          0|
    |mul_ln1192_6_reg_2408                  |   30|   0|   30|          0|
    |mul_ln1192_9_reg_2596                  |   30|   0|   30|          0|
    |mul_ln728_1_reg_2551                   |   20|   0|   20|          0|
    |mul_ln728_2_reg_2357                   |   20|   0|   20|          0|
    |p_Val2_8_reg_2126                      |   14|   0|   14|          0|
    |p_Val2_8_reg_2126_pp0_iter1_reg        |   14|   0|   14|          0|
    |r_V_10_reg_2270                        |   33|   0|   33|          0|
    |r_V_13_reg_2413                        |   32|   0|   32|          0|
    |r_V_14_reg_2418                        |   22|   0|   22|          0|
    |r_V_16_reg_2428                        |   21|   0|   21|          0|
    |r_V_1_reg_2229                         |   30|   0|   30|          0|
    |r_V_20_reg_2155                        |   32|   0|   32|          0|
    |r_V_21_reg_2275                        |   46|   0|   46|          0|
    |r_V_23_reg_2291                        |   34|   0|   34|          0|
    |r_V_24_reg_2169                        |   20|   0|   20|          0|
    |r_V_25_reg_2296                        |   34|   0|   34|          0|
    |r_V_26_reg_2301                        |   21|   0|   21|          0|
    |r_V_27_reg_2174                        |   19|   0|   19|          0|
    |r_V_27_reg_2174_pp0_iter1_reg          |   19|   0|   19|          0|
    |r_V_29_reg_2473                        |   22|   0|   22|          0|
    |r_V_33_reg_2321                        |   33|   0|   33|          0|
    |r_V_34_reg_2501                        |   20|   0|   20|          0|
    |r_V_36_reg_2511                        |   22|   0|   22|          0|
    |r_V_38_reg_2196                        |   19|   0|   19|          0|
    |r_V_39_reg_2326                        |   33|   0|   33|          0|
    |r_V_3_reg_2245                         |   29|   0|   29|          0|
    |r_V_40_reg_2331                        |   33|   0|   33|          0|
    |r_V_43_reg_2341                        |   20|   0|   20|          0|
    |r_V_48_reg_2201                        |   28|   0|   28|          0|
    |r_V_52_reg_2362                        |   42|   0|   42|          0|
    |r_V_54_reg_2367                        |   33|   0|   33|          0|
    |r_V_57_reg_2576                        |   32|   0|   32|          0|
    |r_V_58_reg_2581                        |   21|   0|   21|          0|
    |r_V_60_reg_2239                        |   14|   0|   15|          1|
    |r_V_61_reg_2393                        |   20|   0|   20|          0|
    |r_V_62_reg_2423                        |   22|   0|   22|          0|
    |r_V_62_reg_2423_pp0_iter3_reg          |   22|   0|   22|          0|
    |r_V_64_reg_2306                        |   33|   0|   33|          0|
    |r_V_65_reg_2483                        |   17|   0|   22|          5|
    |r_V_65_reg_2483_pp0_iter3_reg          |   17|   0|   22|          5|
    |r_V_66_reg_2556                        |   20|   0|   21|          1|
    |r_V_68_reg_2561                        |   20|   0|   21|          1|
    |r_V_70_reg_2211                        |   28|   0|   28|          0|
    |r_V_71_reg_2571                        |   18|   0|   21|          3|
    |r_V_72_reg_2586                        |   18|   0|   18|          0|
    |r_V_72_reg_2586_pp0_iter3_reg          |   18|   0|   18|          0|
    |r_V_8_reg_2260                         |   30|   0|   30|          0|
    |ret_V_1_reg_2433                       |   29|   0|   29|          0|
    |sext_ln1118_13_reg_2142                |   20|   0|   20|          0|
    |sext_ln1118_13_reg_2142_pp0_iter1_reg  |   20|   0|   20|          0|
    |sext_ln1118_14_reg_2150                |   19|   0|   19|          0|
    |sext_ln1118_16_reg_2255                |   15|   0|   20|          5|
    |sext_ln1118_21_reg_2265                |   15|   0|   19|          4|
    |sext_ln1118_3_reg_2224                 |   29|   0|   29|          0|
    |sext_ln1118_40_reg_2286                |   17|   0|   19|          2|
    |sext_ln1118_44_reg_2316                |   15|   0|   19|          4|
    |sext_ln1118_4_reg_2234                 |   46|   0|   46|          0|
    |sext_ln1192_22_reg_2488                |   30|   0|   30|          0|
    |sext_ln1192_25_reg_2506                |   22|   0|   22|          0|
    |sext_ln1192_25_reg_2506_pp0_iter3_reg  |   22|   0|   22|          0|
    |sext_ln1192_37_reg_2346                |   38|   0|   38|          0|
    |sext_ln1192_37_reg_2346_pp0_iter2_reg  |   38|   0|   38|          0|
    |sext_ln1192_4_reg_2372                 |   38|   0|   38|          0|
    |sext_ln1192_5_reg_2382                 |   30|   0|   30|          0|
    |sext_ln1192_reg_2217                   |   30|   0|   30|          0|
    |sext_ln1192_reg_2217_pp0_iter2_reg     |   30|   0|   30|          0|
    |shl_ln1118_10_reg_2311                 |   14|   0|   18|          4|
    |shl_ln1118_2_reg_2250                  |   14|   0|   19|          5|
    |shl_ln1118_3_reg_2281                  |   14|   0|   16|          2|
    |sub_ln1192_10_reg_2601                 |   46|   0|   46|          0|
    |sub_ln1192_12_reg_2496                 |   38|   0|   38|          0|
    |sub_ln1192_19_reg_2616                 |   38|   0|   38|          0|
    |sub_ln1192_1_reg_2377                  |   38|   0|   38|          0|
    |sub_ln1192_21_reg_2352                 |   38|   0|   38|          0|
    |sub_ln1192_25_reg_2621                 |   46|   0|   46|          0|
    |sub_ln1192_5_reg_2591                  |   38|   0|   38|          0|
    |tmp_1_reg_2095                         |   14|   0|   14|          0|
    |tmp_1_reg_2095_pp0_iter1_reg           |   14|   0|   14|          0|
    |tmp_2_reg_2114                         |   14|   0|   14|          0|
    |tmp_4_reg_2160                         |   14|   0|   14|          0|
    |tmp_5_reg_2180                         |   14|   0|   14|          0|
    |tmp_5_reg_2180_pp0_iter1_reg           |   14|   0|   14|          0|
    |trunc_ln1117_reg_2085                  |   14|   0|   14|          0|
    |trunc_ln1192_reg_2336                  |   30|   0|   30|          0|
    |trunc_ln1192_reg_2336_pp0_iter2_reg    |   30|   0|   30|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  224|   0|  224|          0|
    |r_V_70_reg_2211                        |   64|  32|   28|          0|
    |tmp_2_reg_2114                         |   64|  32|   14|          0|
    |tmp_4_reg_2160                         |   64|  32|   14|          0|
    |trunc_ln1117_reg_2085                  |   64|  32|   14|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 3486| 128| 3342|         42|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  224|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   14|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   14|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   14|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   14|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   14|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

