{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 16:17:09 2020 " "Info: Processing started: Sat Mar 28 16:17:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_Controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Controller-fsm_SFHDL " "Info: Found design unit 1: CPU_Controller-fsm_SFHDL" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Info: Found entity 1: CPU_Controller" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Incrementer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC_Incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-fsm_SFHDL " "Info: Found design unit 1: PC_Incrementer-fsm_SFHDL" {  } { { "PC_Incrementer.vhd" "" { Text "D:/altera/quartus/CPU/CPU/PC_Incrementer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Info: Found entity 1: PC_Incrementer" {  } { { "PC_Incrementer.vhd" "" { Text "D:/altera/quartus/CPU/CPU/PC_Incrementer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Program_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-fsm_SFHDL " "Info: Found design unit 1: Program_Counter-fsm_SFHDL" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Info: Found entity 1: Program_Counter" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Instruction_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-fsm_SFHDL " "Info: Found design unit 1: Instruction_ROM-fsm_SFHDL" {  } { { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Info: Found entity 1: Instruction_ROM" {  } { { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Instruction_Register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-fsm_SFHDL " "Info: Found design unit 1: Instruction_Register-fsm_SFHDL" {  } { { "Instruction_Register.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_Register.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Info: Found entity 1: Instruction_Register" {  } { { "Instruction_Register.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_Register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterA-fsm_SFHDL " "Info: Found design unit 1: RegisterA-fsm_SFHDL" {  } { { "RegisterA.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterA.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RegisterA " "Info: Found entity 1: RegisterA" {  } { { "RegisterA.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fsm_SFHDL " "Info: Found design unit 1: ALU-fsm_SFHDL" {  } { { "ALU.vhd" "" { Text "D:/altera/quartus/CPU/CPU/ALU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/altera/quartus/CPU/CPU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterB.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterB-fsm_SFHDL " "Info: Found design unit 1: RegisterB-fsm_SFHDL" {  } { { "RegisterB.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterB.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RegisterB " "Info: Found entity 1: RegisterB" {  } { { "RegisterB.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterB.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "vector-CPU " "Error: Top-level design entity \"vector-CPU\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 28 16:17:10 2020 " "Error: Processing ended: Sat Mar 28 16:17:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
