<html><body><samp><pre>
<!@TC:1371133183>
#Build: Synplify Pro F-2012.03M-SP1 , Build 084R, Jun 15 2012
#install: C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1
#OS: Windows 7 6.1
#Hostname: VICTOR_PHDROOM

#Implementation: synthesis

<a name=compilerReport1>$ Start of Compile</a>
#Thu Jun 13 16:19:43 2013

Synopsys VHDL Compiler, version comp201203rcp1, Build 084R, built Jun 15 2012
@N: : <!@TM:1371133184> | Running in 64-bit mode 
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1371133184> | Setting time resolution to ns
@N: : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\component\work\ZBCONTROLER_IRQs\ZBCONTROLER_IRQs.vhd:17:7:17:23:@N::@XP_MSG">ZBCONTROLER_IRQs.vhd(17)</a><!@TM:1371133184> | Top entity is set to ZBCONTROLER_IRQs.
VHDL syntax check successful!
File C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ringO_cnt.vhd changed - recompiling
File C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ZBControl_IRQs.vhd changed - recompiling
File C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\smartgen\FFCtrl\FFCtrl.vhd changed - recompiling
File C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\component\work\ZBCONTROLER_IRQs\ZBCONTROLER_IRQs.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\component\work\ZBCONTROLER_IRQs\ZBCONTROLER_IRQs.vhd:17:7:17:23:@N:CD630:@XP_MSG">ZBCONTROLER_IRQs.vhd(17)</a><!@TM:1371133184> | Synthesizing work.zbcontroler_irqs.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ZBControl_IRQs.vhd:7:7:7:16:@N:CD630:@XP_MSG">ZBControl_IRQs.vhd(7)</a><!@TM:1371133184> | Synthesizing work.zbcontrol.symplified 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ZBControl_IRQs.vhd:55:16:55:18:@N:CD233:@XP_MSG">ZBControl_IRQs.vhd(55)</a><!@TM:1371133184> | Using sequential encoding for type state_type
Post processing for work.zbcontrol.symplified
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\component\work\RingOscillator\RingOscillator.vhd:17:7:17:21:@N:CD630:@XP_MSG">RingOscillator.vhd(17)</a><!@TM:1371133184> | Synthesizing work.ringoscillator.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ringO_cnt.vhd:8:7:8:16:@N:CD630:@XP_MSG">ringO_cnt.vhd(8)</a><!@TM:1371133184> | Synthesizing work.ringo_cnt.def_arch 
<font color=#A52A2A>@W:<a href="@W:CD275:@XP_HELP">CD275</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ringO_cnt.vhd:19:12:19:16:@W:CD275:@XP_MSG">ringO_cnt.vhd(19)</a><!@TM:1371133184> | Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:37:10:37:14:@N:CD630:@XP_MSG">igloo.vhd(37)</a><!@TM:1371133184> | Synthesizing igloo.and3.syn_black_box 
Post processing for igloo.and3.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:1472:10:1472:18:@N:CD630:@XP_MSG">igloo.vhd(1472)</a><!@TM:1371133184> | Synthesizing igloo.dfn1e1c0.syn_black_box 
Post processing for igloo.dfn1e1c0.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:1934:10:1934:13:@N:CD630:@XP_MSG">igloo.vhd(1934)</a><!@TM:1371133184> | Synthesizing igloo.inv.syn_black_box 
Post processing for igloo.inv.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:1388:10:1388:16:@N:CD630:@XP_MSG">igloo.vhd(1388)</a><!@TM:1371133184> | Synthesizing igloo.dfn1c0.syn_black_box 
Post processing for igloo.dfn1c0.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:2817:10:2817:14:@N:CD630:@XP_MSG">igloo.vhd(2817)</a><!@TM:1371133184> | Synthesizing igloo.xor2.syn_black_box 
Post processing for igloo.xor2.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:13:10:13:14:@N:CD630:@XP_MSG">igloo.vhd(13)</a><!@TM:1371133184> | Synthesizing igloo.and2.syn_black_box 
Post processing for igloo.and2.syn_black_box
Post processing for work.ringo_cnt.def_arch
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ringO_cnt.vhd:84:4:84:14:@W:CL168:@XP_MSG">ringO_cnt.vhd(84)</a><!@TM:1371133184> | Pruning instance U_AND2_0_1 -- not in use ... </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:2032:10:2032:15:@N:CD630:@XP_MSG">igloo.vhd(2032)</a><!@TM:1371133184> | Synthesizing igloo.nand2.syn_black_box 
Post processing for igloo.nand2.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:91:10:91:14:@N:CD630:@XP_MSG">igloo.vhd(91)</a><!@TM:1371133184> | Synthesizing igloo.ao14.syn_black_box 
Post processing for igloo.ao14.syn_black_box
Post processing for work.ringoscillator.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\smartgen\FFCtrl\FFCtrl.vhd:8:7:8:13:@N:CD630:@XP_MSG">FFCtrl.vhd(8)</a><!@TM:1371133184> | Synthesizing work.ffctrl.def_arch 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\smartgen\FFCtrl\FFCtrl.vhd:29:12:29:26:@W:CD280:@XP_MSG">FFCtrl.vhd(29)</a><!@TM:1371133184> | Unbound component FFCtrl_wrapper mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:1787:10:1787:13:@N:CD630:@XP_MSG">igloo.vhd(1787)</a><!@TM:1371133184> | Synthesizing igloo.gnd.syn_black_box 
Post processing for igloo.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\smartgen\FFCtrl\FFCtrl.vhd:29:12:29:26:@N:CD630:@XP_MSG">FFCtrl.vhd(29)</a><!@TM:1371133184> | Synthesizing work.ffctrl_wrapper.syn_black_box 
Post processing for work.ffctrl_wrapper.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\igloo.vhd:3843:10:3843:18:@N:CD630:@XP_MSG">igloo.vhd(3843)</a><!@TM:1371133184> | Synthesizing igloo.inbuf_ff.syn_black_box 
Post processing for igloo.inbuf_ff.syn_black_box
Post processing for work.ffctrl.def_arch
Post processing for work.zbcontroler_irqs.rtl
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\hdl\ZBControl_IRQs.vhd:96:2:96:4:@N:CL201:@XP_MSG">ZBControl_IRQs.vhd(96)</a><!@TM:1371133184> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 13 16:19:44 2013

###########################################################]

</pre></samp></body></html>
Premap Report


</pre></samp></body></html>
<a name=mapperReport2>Synopsys Actel Technology Pre-mapping, Version mapact, Build 729R, Built Jun 20 2012 09:47:40</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Linked File: <a href="C:\Users\Victor:@XP_FILE">Victor</a>
Printing clock  summary report in "C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1371133186> | Running in 64-bit mode. 
@N:<a href="@N:MF258:@XP_HELP">MF258</a> : <!@TM:1371133186> | Gated clock conversion disabled  
@N:<a href="@N:MF547:@XP_HELP">MF547</a> : <!@TM:1371133186> | Generated clock conversion disabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Warning: Found 2 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\hdl\zbcontrol_irqs.vhd:153:2:153:4:@W:BN137:@XP_MSG">zbcontrol_irqs.vhd(153)</a><!@TM:1371133186> | Found combinational loop during mapping at net ZBControl_0.ZB_active</font>
1) instance ZB_active (netlist:pmux), output net "ZB_active" in work.ZBControl(symplified)
    net        ZBControl_0_ZB_active
    input  pin A_IN_POST_INV0_0/I[0]
    instance   A_IN_POST_INV0_0 (cell inv)
    output pin A_IN_POST_INV0_0/OUT[0]
    net        A_IN_POST_INV0_0
    input  pin AND2_0/A
    instance   AND2_0 (cell AND2)
    output pin AND2_0/Y
    net        ZBControl_0.commandReady2uC
    input  pin ZBControl_0.ZB_active/D0[1]
    instance   ZBControl_0.ZB_active (cell pmux)
    output pin ZBControl_0.ZB_active/OUT[0]
    net        ZBControl_0.ZB_active
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd:277:0:277:7:@W:BN137:@XP_MSG">ringoscillator.vhd(277)</a><!@TM:1371133186> | Found combinational loop during mapping at net RingOscillator_0.AO14_15_Y</font>
2) instance AO14_15 (netlist:AO14), output net "AO14_15_Y" in work.RingOscillator(rtl)
    net        RingOscillator_0.AO14_15_Y
    input  pin RingOscillator_0.NAND2_0/B
    instance   RingOscillator_0.NAND2_0 (cell NAND2)
    output pin RingOscillator_0.NAND2_0/Y
    net        RingOscillator_0.NAND2_0_Y
    input  pin RingOscillator_0.AO14_0/C
    instance   RingOscillator_0.AO14_0 (cell AO14)
    output pin RingOscillator_0.AO14_0/Y
    net        RingOscillator_0.AO14_0_Y
    input  pin RingOscillator_0.AO14_1/C
    instance   RingOscillator_0.AO14_1 (cell AO14)
    output pin RingOscillator_0.AO14_1/Y
    net        RingOscillator_0.AO14_1_Y
    input  pin RingOscillator_0.AO14_2/C
    instance   RingOscillator_0.AO14_2 (cell AO14)
    output pin RingOscillator_0.AO14_2/Y
    net        RingOscillator_0.AO14_2_Y
    input  pin RingOscillator_0.AO14_12/C
    instance   RingOscillator_0.AO14_12 (cell AO14)
    output pin RingOscillator_0.AO14_12/Y
    net        RingOscillator_0.AO14_12_Y
    input  pin RingOscillator_0.AO14_13/C
    instance   RingOscillator_0.AO14_13 (cell AO14)
    output pin RingOscillator_0.AO14_13/Y
    net        RingOscillator_0.AO14_13_Y
    input  pin RingOscillator_0.AO14_16/C
    instance   RingOscillator_0.AO14_16 (cell AO14)
    output pin RingOscillator_0.AO14_16/Y
    net        RingOscillator_0.AO14_16_Y
    input  pin RingOscillator_0.AO14_3/C
    instance   RingOscillator_0.AO14_3 (cell AO14)
    output pin RingOscillator_0.AO14_3/Y
    net        RingOscillator_0.AO14_3_Y
    input  pin RingOscillator_0.AO14_4/C
    instance   RingOscillator_0.AO14_4 (cell AO14)
    output pin RingOscillator_0.AO14_4/Y
    net        RingOscillator_0.AO14_4_Y
    input  pin RingOscillator_0.AO14_5/C
    instance   RingOscillator_0.AO14_5 (cell AO14)
    output pin RingOscillator_0.AO14_5/Y
    net        RingOscillator_0.AO14_5_Y
    input  pin RingOscillator_0.AO14_17/C
    instance   RingOscillator_0.AO14_17 (cell AO14)
    output pin RingOscillator_0.AO14_17/Y
    net        RingOscillator_0.AO14_17_Y
    input  pin RingOscillator_0.AO14_18/C
    instance   RingOscillator_0.AO14_18 (cell AO14)
    output pin RingOscillator_0.AO14_18/Y
    net        RingOscillator_0.AO14_18_Y
    input  pin RingOscillator_0.AO14_19/C
    instance   RingOscillator_0.AO14_19 (cell AO14)
    output pin RingOscillator_0.AO14_19/Y
    net        RingOscillator_0.AO14_19_Y
    input  pin RingOscillator_0.AO14_6/C
    instance   RingOscillator_0.AO14_6 (cell AO14)
    output pin RingOscillator_0.AO14_6/Y
    net        RingOscillator_0.AO14_6_Y
    input  pin RingOscillator_0.AO14_7/C
    instance   RingOscillator_0.AO14_7 (cell AO14)
    output pin RingOscillator_0.AO14_7/Y
    net        RingOscillator_0.AO14_7_Y
    input  pin RingOscillator_0.AO14_8/C
    instance   RingOscillator_0.AO14_8 (cell AO14)
    output pin RingOscillator_0.AO14_8/Y
    net        RingOscillator_0.AO14_8_Y
    input  pin RingOscillator_0.AO14_20/C
    instance   RingOscillator_0.AO14_20 (cell AO14)
    output pin RingOscillator_0.AO14_20/Y
    net        RingOscillator_0.AO14_20_Y
    input  pin RingOscillator_0.AO14_21/C
    instance   RingOscillator_0.AO14_21 (cell AO14)
    output pin RingOscillator_0.AO14_21/Y
    net        RingOscillator_0.AO14_21_Y
    input  pin RingOscillator_0.AO14_22/C
    instance   RingOscillator_0.AO14_22 (cell AO14)
    output pin RingOscillator_0.AO14_22/Y
    net        RingOscillator_0.AO14_22_Y
    input  pin RingOscillator_0.AO14_9/C
    instance   RingOscillator_0.AO14_9 (cell AO14)
    output pin RingOscillator_0.AO14_9/Y
    net        RingOscillator_0.AO14_9_Y
    input  pin RingOscillator_0.AO14_10/C
    instance   RingOscillator_0.AO14_10 (cell AO14)
    output pin RingOscillator_0.AO14_10/Y
    net        RingOscillator_0.AO14_10_Y
    input  pin RingOscillator_0.AO14_11/C
    instance   RingOscillator_0.AO14_11 (cell AO14)
    output pin RingOscillator_0.AO14_11/Y
    net        RingOscillator_0.AO14_11_Y
    input  pin RingOscillator_0.AO14_23/C
    instance   RingOscillator_0.AO14_23 (cell AO14)
    output pin RingOscillator_0.AO14_23/Y
    net        RingOscillator_0.AO14_23_Y
    input  pin RingOscillator_0.AO14_14/C
    instance   RingOscillator_0.AO14_14 (cell AO14)
    output pin RingOscillator_0.AO14_14/Y
    net        RingOscillator_0.AO14_14_Y
    input  pin RingOscillator_0.AO14_15/C
    instance   RingOscillator_0.AO14_15 (cell AO14)
    output pin RingOscillator_0.AO14_15/Y
    net        RingOscillator_0.AO14_15_Y
End of loops


<a name=mapperReport3>Clock Summary</a>
**************

Start      Requested     Requested     Clock      Clock          
Clock      Frequency     Period        Type       Group          
-----------------------------------------------------------------
System     1.0 MHz       1000.000      system     system_clkgroup
=================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\hdl\ringo_cnt.vhd:103:4:103:17:@W:MT532:@XP_MSG">ringo_cnt.vhd(103)</a><!@TM:1371133186> | Found signal identified as System clock which controls 5 sequential elements including RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>


Finished Pre Mapping Phase. (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1371133186> | Writing default property annotation file C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs.sap. 
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 13 16:19:46 2013

###########################################################]

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport4>Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40</a>
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1371133187> | Running in 64-bit mode. 
@N:<a href="@N:MF258:@XP_HELP">MF258</a> : <!@TM:1371133187> | Gated clock conversion disabled  
@N:<a href="@N:MF547:@XP_HELP">MF547</a> : <!@TM:1371133187> | Generated clock conversion disabled  

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\zbcontroler_irqs\zbcontroler_irqs.vhd:157:0:157:6:@W:BN137:@XP_MSG">zbcontroler_irqs.vhd(157)</a><!@TM:1371133187> | Found combinational loop during mapping at net AND2_0_Y</font>
1) instance AND2_0 (netlist:AND2), output net "AND2_0_Y" in work.ZBCONTROLER_IRQs(rtl)
    net        ZBControl_0.commandReady2uC
    input  pin ZBControl_0.ZB_active/D0[1]
    instance   ZBControl_0.ZB_active (cell pmux)
    output pin ZBControl_0.ZB_active/OUT[0]
    net        ZBControl_0_ZB_active
    input  pin A_IN_POST_INV0_0/I[0]
    instance   A_IN_POST_INV0_0 (cell inv)
    output pin A_IN_POST_INV0_0/OUT[0]
    net        A_IN_POST_INV0_0
    input  pin AND2_0/A
    instance   AND2_0 (cell AND2)
    output pin AND2_0/Y
    net        AND2_0_Y
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd:367:0:367:7:@W:BN137:@XP_MSG">ringoscillator.vhd(367)</a><!@TM:1371133187> | Found combinational loop during mapping at net RingOscillator_0.NAND2_0_Y</font>
2) instance RingOscillator_0.NAND2_0 (netlist:NAND2), output net "RingOscillator_0.NAND2_0_Y" in work.ZBCONTROLER_IRQs(rtl)
    net        RingOscillator_0.NAND2_0_Y
    input  pin RingOscillator_0.AO14_0/C
    instance   RingOscillator_0.AO14_0 (cell AO14)
    output pin RingOscillator_0.AO14_0/Y
    net        RingOscillator_0.AO14_0_Y
    input  pin RingOscillator_0.AO14_1/C
    instance   RingOscillator_0.AO14_1 (cell AO14)
    output pin RingOscillator_0.AO14_1/Y
    net        RingOscillator_0.AO14_1_Y
    input  pin RingOscillator_0.AO14_2/C
    instance   RingOscillator_0.AO14_2 (cell AO14)
    output pin RingOscillator_0.AO14_2/Y
    net        RingOscillator_0.AO14_2_Y
    input  pin RingOscillator_0.AO14_12/C
    instance   RingOscillator_0.AO14_12 (cell AO14)
    output pin RingOscillator_0.AO14_12/Y
    net        RingOscillator_0.AO14_12_Y
    input  pin RingOscillator_0.AO14_13/C
    instance   RingOscillator_0.AO14_13 (cell AO14)
    output pin RingOscillator_0.AO14_13/Y
    net        RingOscillator_0.AO14_13_Y
    input  pin RingOscillator_0.AO14_16/C
    instance   RingOscillator_0.AO14_16 (cell AO14)
    output pin RingOscillator_0.AO14_16/Y
    net        RingOscillator_0.AO14_16_Y
    input  pin RingOscillator_0.AO14_3/C
    instance   RingOscillator_0.AO14_3 (cell AO14)
    output pin RingOscillator_0.AO14_3/Y
    net        RingOscillator_0.AO14_3_Y
    input  pin RingOscillator_0.AO14_4/C
    instance   RingOscillator_0.AO14_4 (cell AO14)
    output pin RingOscillator_0.AO14_4/Y
    net        RingOscillator_0.AO14_4_Y
    input  pin RingOscillator_0.AO14_5/C
    instance   RingOscillator_0.AO14_5 (cell AO14)
    output pin RingOscillator_0.AO14_5/Y
    net        RingOscillator_0.AO14_5_Y
    input  pin RingOscillator_0.AO14_17/C
    instance   RingOscillator_0.AO14_17 (cell AO14)
    output pin RingOscillator_0.AO14_17/Y
    net        RingOscillator_0.AO14_17_Y
    input  pin RingOscillator_0.AO14_18/C
    instance   RingOscillator_0.AO14_18 (cell AO14)
    output pin RingOscillator_0.AO14_18/Y
    net        RingOscillator_0.AO14_18_Y
    input  pin RingOscillator_0.AO14_19/C
    instance   RingOscillator_0.AO14_19 (cell AO14)
    output pin RingOscillator_0.AO14_19/Y
    net        RingOscillator_0.AO14_19_Y
    input  pin RingOscillator_0.AO14_6/C
    instance   RingOscillator_0.AO14_6 (cell AO14)
    output pin RingOscillator_0.AO14_6/Y
    net        RingOscillator_0.AO14_6_Y
    input  pin RingOscillator_0.AO14_7/C
    instance   RingOscillator_0.AO14_7 (cell AO14)
    output pin RingOscillator_0.AO14_7/Y
    net        RingOscillator_0.AO14_7_Y
    input  pin RingOscillator_0.AO14_8/C
    instance   RingOscillator_0.AO14_8 (cell AO14)
    output pin RingOscillator_0.AO14_8/Y
    net        RingOscillator_0.AO14_8_Y
    input  pin RingOscillator_0.AO14_20/C
    instance   RingOscillator_0.AO14_20 (cell AO14)
    output pin RingOscillator_0.AO14_20/Y
    net        RingOscillator_0.AO14_20_Y
    input  pin RingOscillator_0.AO14_21/C
    instance   RingOscillator_0.AO14_21 (cell AO14)
    output pin RingOscillator_0.AO14_21/Y
    net        RingOscillator_0.AO14_21_Y
    input  pin RingOscillator_0.AO14_22/C
    instance   RingOscillator_0.AO14_22 (cell AO14)
    output pin RingOscillator_0.AO14_22/Y
    net        RingOscillator_0.AO14_22_Y
    input  pin RingOscillator_0.AO14_9/C
    instance   RingOscillator_0.AO14_9 (cell AO14)
    output pin RingOscillator_0.AO14_9/Y
    net        RingOscillator_0.AO14_9_Y
    input  pin RingOscillator_0.AO14_10/C
    instance   RingOscillator_0.AO14_10 (cell AO14)
    output pin RingOscillator_0.AO14_10/Y
    net        RingOscillator_0.AO14_10_Y
    input  pin RingOscillator_0.AO14_11/C
    instance   RingOscillator_0.AO14_11 (cell AO14)
    output pin RingOscillator_0.AO14_11/Y
    net        RingOscillator_0.AO14_11_Y
    input  pin RingOscillator_0.AO14_23/C
    instance   RingOscillator_0.AO14_23 (cell AO14)
    output pin RingOscillator_0.AO14_23/Y
    net        RingOscillator_0.AO14_23_Y
    input  pin RingOscillator_0.AO14_14/C
    instance   RingOscillator_0.AO14_14 (cell AO14)
    output pin RingOscillator_0.AO14_14/Y
    net        RingOscillator_0.AO14_14_Y
    input  pin RingOscillator_0.AO14_15/C
    instance   RingOscillator_0.AO14_15 (cell AO14)
    output pin RingOscillator_0.AO14_15/Y
    net        RingOscillator_0.AO14_15_Y
    input  pin RingOscillator_0.NAND2_0/B
    instance   RingOscillator_0.NAND2_0 (cell NAND2)
    output pin RingOscillator_0.NAND2_0/Y
    net        RingOscillator_0.NAND2_0_Y
End of loops
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd:277:0:277:7:@W:MT462:@XP_MSG">ringoscillator.vhd(277)</a><!@TM:1371133187> | Net RingOscillator_0.AO14_15_Y appears to be an unidentified clock source. Assuming default frequency. </font>

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

Encoding state machine state[0:3] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1371133187> | Promoting Net FFCtrl_0_CLK_GATED on CLKINT  FFCtrl_0.FFCtrl_0_CLK_GATED_inferred_clock  

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

Writing Analyst data base C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

Warning: Found 2 combinational loops!
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\zbcontroler_irqs\zbcontroler_irqs.vhd:157:0:157:6:@W:BN137:@XP_MSG">zbcontroler_irqs.vhd(157)</a><!@TM:1371133187> | Found combinational loop during mapping at net FFCtrl_0.AND2_0_Y</font>
1) instance FFCtrl_wrapper_inst_RNILOM21 (netlist:NOR3B), output net "AND2_0_Y" in work.FFCtrl(netlist)
    net        ZBControl_0.FFCtrl_wrapper_inst_RNILOM21_0
    input  pin ZBControl_0.state_RNIIRJK[1]/A
    instance   ZBControl_0.state_RNIIRJK[1] (cell MX2A)
    output pin ZBControl_0.state_RNIIRJK[1]/Y
    net        FFCtrl_0.N_1
    input  pin FFCtrl_0.FFCtrl_wrapper_inst_RNILOM21/B
    instance   FFCtrl_0.FFCtrl_wrapper_inst_RNILOM21 (cell NOR3B)
    output pin FFCtrl_0.FFCtrl_wrapper_inst_RNILOM21/Y
    net        FFCtrl_0.AND2_0_Y
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\component\work\ringoscillator\ringoscillator.vhd:277:0:277:7:@W:BN137:@XP_MSG">ringoscillator.vhd(277)</a><!@TM:1371133187> | Found combinational loop during mapping at net RingOscillator_0.AO14_15_Y</font>
2) instance AO14_15 (netlist:AO14), output net "AO14_15_Y" in work.RingOscillator(netlist)
    net        RingOscillator_0.AO14_15_Y
    input  pin RingOscillator_0.NAND2_0/B
    instance   RingOscillator_0.NAND2_0 (cell NAND2)
    output pin RingOscillator_0.NAND2_0/Y
    net        RingOscillator_0.NAND2_0_Y
    input  pin RingOscillator_0.AO14_0/C
    instance   RingOscillator_0.AO14_0 (cell AO14)
    output pin RingOscillator_0.AO14_0/Y
    net        RingOscillator_0.AO14_0_Y
    input  pin RingOscillator_0.AO14_1/C
    instance   RingOscillator_0.AO14_1 (cell AO14)
    output pin RingOscillator_0.AO14_1/Y
    net        RingOscillator_0.AO14_1_Y
    input  pin RingOscillator_0.AO14_2/C
    instance   RingOscillator_0.AO14_2 (cell AO14)
    output pin RingOscillator_0.AO14_2/Y
    net        RingOscillator_0.AO14_2_Y
    input  pin RingOscillator_0.AO14_12/C
    instance   RingOscillator_0.AO14_12 (cell AO14)
    output pin RingOscillator_0.AO14_12/Y
    net        RingOscillator_0.AO14_12_Y
    input  pin RingOscillator_0.AO14_13/C
    instance   RingOscillator_0.AO14_13 (cell AO14)
    output pin RingOscillator_0.AO14_13/Y
    net        RingOscillator_0.AO14_13_Y
    input  pin RingOscillator_0.AO14_16/C
    instance   RingOscillator_0.AO14_16 (cell AO14)
    output pin RingOscillator_0.AO14_16/Y
    net        RingOscillator_0.AO14_16_Y
    input  pin RingOscillator_0.AO14_3/C
    instance   RingOscillator_0.AO14_3 (cell AO14)
    output pin RingOscillator_0.AO14_3/Y
    net        RingOscillator_0.AO14_3_Y
    input  pin RingOscillator_0.AO14_4/C
    instance   RingOscillator_0.AO14_4 (cell AO14)
    output pin RingOscillator_0.AO14_4/Y
    net        RingOscillator_0.AO14_4_Y
    input  pin RingOscillator_0.AO14_5/C
    instance   RingOscillator_0.AO14_5 (cell AO14)
    output pin RingOscillator_0.AO14_5/Y
    net        RingOscillator_0.AO14_5_Y
    input  pin RingOscillator_0.AO14_17/C
    instance   RingOscillator_0.AO14_17 (cell AO14)
    output pin RingOscillator_0.AO14_17/Y
    net        RingOscillator_0.AO14_17_Y
    input  pin RingOscillator_0.AO14_18/C
    instance   RingOscillator_0.AO14_18 (cell AO14)
    output pin RingOscillator_0.AO14_18/Y
    net        RingOscillator_0.AO14_18_Y
    input  pin RingOscillator_0.AO14_19/C
    instance   RingOscillator_0.AO14_19 (cell AO14)
    output pin RingOscillator_0.AO14_19/Y
    net        RingOscillator_0.AO14_19_Y
    input  pin RingOscillator_0.AO14_6/C
    instance   RingOscillator_0.AO14_6 (cell AO14)
    output pin RingOscillator_0.AO14_6/Y
    net        RingOscillator_0.AO14_6_Y
    input  pin RingOscillator_0.AO14_7/C
    instance   RingOscillator_0.AO14_7 (cell AO14)
    output pin RingOscillator_0.AO14_7/Y
    net        RingOscillator_0.AO14_7_Y
    input  pin RingOscillator_0.AO14_8/C
    instance   RingOscillator_0.AO14_8 (cell AO14)
    output pin RingOscillator_0.AO14_8/Y
    net        RingOscillator_0.AO14_8_Y
    input  pin RingOscillator_0.AO14_20/C
    instance   RingOscillator_0.AO14_20 (cell AO14)
    output pin RingOscillator_0.AO14_20/Y
    net        RingOscillator_0.AO14_20_Y
    input  pin RingOscillator_0.AO14_21/C
    instance   RingOscillator_0.AO14_21 (cell AO14)
    output pin RingOscillator_0.AO14_21/Y
    net        RingOscillator_0.AO14_21_Y
    input  pin RingOscillator_0.AO14_22/C
    instance   RingOscillator_0.AO14_22 (cell AO14)
    output pin RingOscillator_0.AO14_22/Y
    net        RingOscillator_0.AO14_22_Y
    input  pin RingOscillator_0.AO14_9/C
    instance   RingOscillator_0.AO14_9 (cell AO14)
    output pin RingOscillator_0.AO14_9/Y
    net        RingOscillator_0.AO14_9_Y
    input  pin RingOscillator_0.AO14_10/C
    instance   RingOscillator_0.AO14_10 (cell AO14)
    output pin RingOscillator_0.AO14_10/Y
    net        RingOscillator_0.AO14_10_Y
    input  pin RingOscillator_0.AO14_11/C
    instance   RingOscillator_0.AO14_11 (cell AO14)
    output pin RingOscillator_0.AO14_11/Y
    net        RingOscillator_0.AO14_11_Y
    input  pin RingOscillator_0.AO14_23/C
    instance   RingOscillator_0.AO14_23 (cell AO14)
    output pin RingOscillator_0.AO14_23/Y
    net        RingOscillator_0.AO14_23_Y
    input  pin RingOscillator_0.AO14_14/C
    instance   RingOscillator_0.AO14_14 (cell AO14)
    output pin RingOscillator_0.AO14_14/Y
    net        RingOscillator_0.AO14_14_Y
    input  pin RingOscillator_0.AO14_15/C
    instance   RingOscillator_0.AO14_15 (cell AO14)
    output pin RingOscillator_0.AO14_15/Y
    net        RingOscillator_0.AO14_15_Y
End of loops
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\victor ros\documents\cookies\wake_up_radio\auxpoyect\zbcntrlunittest\smartgen\ffctrl\ffctrl.vhd:60:4:60:23:@W:MT246:@XP_MSG">ffctrl.vhd(60)</a><!@TM:1371133187> | Blackbox FFCtrl_wrapper is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1371133187> | Found inferred clock FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FFCtrl_0_CLK_GATED"</font> 



<a name=timingReport5>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Jun 13 16:19:46 2013
#


Top view:               ZBCONTROLER_IRQs
Library name:           IGLOO
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.85, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        IGLOO
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1371133187> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1371133187> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary6>Performance Summary </a>
*******************


Worst slack in design: 1.123

                                             Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack     Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     100.0 MHz     112.7 MHz     10.000        8.877         1.123     inferred     Inferred_clkgroup_0
System                                       100.0 MHz     182.8 MHz     10.000        5.471         4.529     system       system_clkgroup    
===============================================================================================================================================





<a name=clockRelationships7>Clock Relationships</a>
*******************

Clocks                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    System                                    |  10.000      4.529  |  No paths    -      |  No paths    -      |  No paths    -    
System                                    FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock  |  10.000      4.581  |  No paths    -      |  No paths    -      |  No paths    -    
FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock  System                                    |  10.000      1.570  |  No paths    -      |  No paths    -      |  No paths    -    
FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock  FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock  |  10.000      1.123  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo8>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport9>Detailed Report for Clock: FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock</a>
====================================



<a name=startingSlack10>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                            Arrival          
Instance                      Reference                                    Type         Pin     Net               Time        Slack
                              Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------
ZBControl_0.state[1]          FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     DFN1P0       Q       state[1]          0.885       1.123
ZBControl_0.state[0]          FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     DFN1P0       Q       state[0]          0.885       2.326
ZBControl_0.commandTypeIN     FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     DFN1E1P0     Q       commandTypeIN     0.885       4.901
===================================================================================================================================


<a name=endingSlack11>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                                                                                 Required          
Instance                         Reference                                    Type               Pin                   Net                                Time         Slack
                                 Clock                                                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ZBControl_0.state[0]             FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     DFN1P0             D                     N_15                               9.353        1.123
FFCtrl_0.FFCtrl_wrapper_inst     FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     FFCtrl_wrapper     Done_Housekeeping     ZBControl_0_d_hk                   10.000       1.570
ZBControl_0.commandTypeIN        FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     DFN1E1P0           E                     FFCtrl_wrapper_inst_RNILOM21_0     9.269        3.324
ZBControl_0.state[1]             FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock     DFN1P0             D                     state_ns_i_0[1]                    9.311        3.980
============================================================================================================================================================================



<a name=worstPaths12>Worst Path Information</a>
<a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs.srr:srsfC:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs.srs:fp:36971:38531:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.647
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.353

    - Propagation time:                      8.229
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.123

    Number of logic level(s):                4
    Starting point:                          ZBControl_0.state[1] / Q
    Ending point:                            ZBControl_0.state[0] / D
    The start point is clocked by            FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FFCtrl|FFCtrl_0_CLK_GATED_inferred_clock [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
ZBControl_0.state[1]                      DFN1P0     Q        Out     0.885     0.885       -         
state[1]                                  Net        -        -       1.969     -           8         
ZBControl_0.state_RNIIRJK[1]              MX2A       S        In      -         2.854       -         
ZBControl_0.state_RNIIRJK[1]              MX2A       Y        Out     0.576     3.431       -         
N_1                                       Net        -        -       0.464     -           2         
FFCtrl_0.FFCtrl_wrapper_inst_RNILOM21     NOR3B      B        In      -         3.894       -         
FFCtrl_0.FFCtrl_wrapper_inst_RNILOM21     NOR3B      Y        Out     0.750     4.644       -         
AND2_0_Y                                  Net        -        -       1.422     -           4         
ZBControl_0.state_RNI13NN[0]              MX2A       A        In      -         6.066       -         
ZBControl_0.state_RNI13NN[0]              MX2A       Y        Out     0.683     6.749       -         
N_18                                      Net        -        -       0.464     -           2         
ZBControl_0.state_ns_0_i[0]               OA1C       C        In      -         7.212       -         
ZBControl_0.state_ns_0_i[0]               OA1C       Y        Out     0.631     7.843       -         
N_15                                      Net        -        -       0.386     -           1         
ZBControl_0.state[0]                      DFN1P0     D        In      -         8.229       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.877 is 4.172(47.0%) logic and 4.705(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport13>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                             Arrival          
Instance                                       Reference     Type               Pin                   Net                           Time        Slack
                                               Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------
RingOscillator_0.ringO_cnt_0.DFN1C0_NU_0       System        DFN1C0             Q                     Q_net_0[0]                    0.885       4.529
FFCtrl_0.FFCtrl_wrapper_inst                   System        FFCtrl_wrapper     Wait_Housekeeping     FFCtrl_0_Command_Ready_FF     0.000       4.581
RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_1     System        DFN1E1C0           Q                     Q_net_0[1]                    0.885       4.847
RingOscillator_0.ringO_cnt_0.DFN1C0_NU_2       System        DFN1C0             Q                     Q_net_0[2]                    0.885       6.763
RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_3     System        DFN1E1C0           Q                     RingOscillator_0_CLK_OUT      0.885       7.008
=====================================================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                  Required          
Instance                                       Reference     Type               Pin                   Net                                Time         Slack
                                               Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------
RingOscillator_0.ringO_cnt_0.DFN1C0_NU_2       System        DFN1C0             D                     XOR2_0_Y                           9.353        4.529
ZBControl_0.state[0]                           System        DFN1P0             D                     N_15                               9.353        4.581
FFCtrl_0.FFCtrl_wrapper_inst                   System        FFCtrl_wrapper     Done_Housekeeping     ZBControl_0_d_hk                   10.000       5.028
RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_3     System        DFN1E1C0           E                     NU_0_1_2                           9.269        6.018
RingOscillator_0.ringO_cnt_0.DFN1C0_NU_0       System        DFN1C0             D                     INV_1_Y                            9.353        6.049
RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_1     System        DFN1E1C0           D                     INV_2_Y                            9.353        6.503
ZBControl_0.commandTypeIN                      System        DFN1E1P0           E                     FFCtrl_wrapper_inst_RNILOM21_0     9.269        6.690
RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_1     System        DFN1E1C0           E                     Q_net_0[0]                         9.269        6.962
RingOscillator_0.ringO_cnt_0.DFN1E1C0_NU_3     System        DFN1E1C0           D                     INV_0_Y                            9.353        7.008
FFCtrl_0.FFCtrl_wrapper_inst                   System        FFCtrl_wrapper     CLK                   RingOscillator_0_CLK_OUT           10.000       8.651
===========================================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs.srr:srsfC:\Users\Victor Ros\Documents\Cookies\wake_up_radio\auxpoyect\ZBCntrlUnitTest\synthesis\ZBCONTROLER_IRQs.srs:fp:44274:45237:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.647
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.353

    - Propagation time:                      4.824
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.529

    Number of logic level(s):                2
    Starting point:                          RingOscillator_0.ringO_cnt_0.DFN1C0_NU_0 / Q
    Ending point:                            RingOscillator_0.ringO_cnt_0.DFN1C0_NU_2 / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
RingOscillator_0.ringO_cnt_0.DFN1C0_NU_0     DFN1C0     Q        Out     0.885     0.885       -         
Q_net_0[0]                                   Net        -        -       1.422     -           4         
RingOscillator_0.ringO_cnt_0.AND2_0          AND2       A        In      -         2.307       -         
RingOscillator_0.ringO_cnt_0.AND2_0          AND2       Y        Out     0.618     2.925       -         
AND2_0_Y                                     Net        -        -       0.386     -           1         
RingOscillator_0.ringO_cnt_0.XOR2_0          XOR2       B        In      -         3.312       -         
RingOscillator_0.ringO_cnt_0.XOR2_0          XOR2       Y        Out     1.125     4.437       -         
XOR2_0_Y                                     Net        -        -       0.386     -           1         
RingOscillator_0.ringO_cnt_0.DFN1C0_NU_2     DFN1C0     D        In      -         4.824       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.471 is 3.276(59.9%) logic and 2.195(40.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: AGL250V5_VQFP100_STD
<a name=cellreport17>Report for cell ZBCONTROLER_IRQs.rtl</a>
  Core Cell usage:
              cell count     area count*area
              AND2     1      1.0        1.0
              AND3     1      1.0        1.0
              AO14    24      1.0       24.0
            CLKINT     1      0.0        0.0
    FFCtrl_wrapper     1      0.0        0.0
               GND     5      0.0        0.0
               INV     3      1.0        3.0
               MX2     1      1.0        1.0
              MX2A     2      1.0        2.0
             NAND2     1      1.0        1.0
              NOR2     3      1.0        3.0
             NOR2A     1      1.0        1.0
             NOR2B     1      1.0        1.0
             NOR3A     1      1.0        1.0
             NOR3B     1      1.0        1.0
              OA1B     1      1.0        1.0
              OA1C     3      1.0        3.0
               OR2     1      1.0        1.0
               VCC     5      0.0        0.0
              XOR2     1      1.0        1.0


            DFN1C0     2      1.0        2.0
          DFN1E1C0     2      1.0        2.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0     2      1.0        2.0
                   -----          ----------
             TOTAL    65                53.0


  IO Cell usage:
              cell count
             INBUF     4
          INBUF_FF     1
            OUTBUF     6
                   -----
             TOTAL    11


Core Cells         : 53 of 6144 (1%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 13 16:19:46 2013

###########################################################]

</pre></samp></body></html>
