{
  "Top": "openhab_controls_bram",
  "RtlTop": "openhab_controls_bram",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "inputData": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "interfaceRef": "inputData_V"
      }
    },
    "thresholds": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "interfaceRef": "thresholds_V"
      }
    },
    "outData": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["10"],
        "interfaceRef": "outData"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "21",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "openhab_controls_bram",
    "Version": "1.0",
    "DisplayName": "Openhab_controls_bram",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/core.cpp"],
    "Vhdl": ["impl\/vhdl\/openhab_controls_bram.vhd"],
    "Verilog": ["impl\/verilog\/openhab_controls_bram.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/jaswanth\/workspace\/hls_ip\/openhab_controls_bram\/openhab_controls_bram\/solution1\/.autopilot\/db\/openhab_controls_bram.design.xml",
    "DebugDir": "\/home\/jaswanth\/workspace\/hls_ip\/openhab_controls_bram\/openhab_controls_bram\/solution1\/.debug",
    "ProtoInst": [
      "\/home\/jaswanth\/workspace\/hls_ip\/openhab_controls_bram\/openhab_controls_bram\/solution1\/.debug\/openhab_controls.protoinst",
      "\/home\/jaswanth\/workspace\/hls_ip\/openhab_controls_bram\/openhab_controls_bram\/solution1\/.debug\/openhab_controls_bram.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "inputData_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "inputData_V",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real fixed signed 16",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real fixed signed 16",
          "Width": "32"
        }
      }
    },
    "outData": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "outData",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        }
      }
    },
    "thresholds_V": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "thresholds_V",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real fixed signed 16",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real fixed signed 16",
          "Width": "32"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inputData_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "inputData_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "inputData_V_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "inputData_V_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "inputData_V_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "inputData_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "inputData_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "thresholds_V_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "thresholds_V_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "thresholds_V_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "thresholds_V_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "thresholds_V_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "thresholds_V_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "thresholds_V_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "outData_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "outData_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "outData_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "outData_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "outData_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "outData_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "outData_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "openhab_controls_bram"},
    "Info": {"openhab_controls_bram": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"openhab_controls_bram": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.691"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "LUT": "80",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "openhab_controls_bram",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-24 11:09:55 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
