// Seed: 1094591259
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    output supply1 id_7,
    output tri id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    output wor id_13,
    input supply1 id_14,
    input wire id_15
    , id_25,
    output tri1 id_16,
    input wand id_17,
    input wor id_18,
    input supply0 id_19,
    input wand id_20,
    input wor id_21,
    output tri id_22,
    output uwire id_23
);
  assign id_7 = id_17 * id_21;
  supply0 id_26 = 1;
endmodule
module module_1 (
    inout uwire id_0
);
  assign id_0 = id_0;
  wire id_2;
  not primCall (id_0, id_2);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
