{"sha": "764894932388bcd3d7e805634472d55840875c4c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzY0ODk0OTMyMzg4YmNkM2Q3ZTgwNTYzNDQ3MmQ1NTg0MDg3NWM0Yw==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2016-05-18T12:54:13Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2016-05-18T12:54:13Z"}, "message": "vreinterpret.c: Add missing tests for vreinterpretq_p{8,16}.\n\n* gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: Add missing tests for vreinterpretq_p{8,16}.\n\nFrom-SVN: r236387", "tree": {"sha": "4fa5a006875e95de9b8425c6102c81941a8d38dd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4fa5a006875e95de9b8425c6102c81941a8d38dd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/764894932388bcd3d7e805634472d55840875c4c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/764894932388bcd3d7e805634472d55840875c4c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/764894932388bcd3d7e805634472d55840875c4c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/764894932388bcd3d7e805634472d55840875c4c/comments", "author": null, "committer": null, "parents": [{"sha": "bd79378db5fd1b50f226415c860665f86957a131", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bd79378db5fd1b50f226415c860665f86957a131", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bd79378db5fd1b50f226415c860665f86957a131"}], "stats": {"total": 104, "additions": 104, "deletions": 0}, "files": [{"sha": "729b47a6b6277264141d6681772033c65a2e3abf", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/764894932388bcd3d7e805634472d55840875c4c/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/764894932388bcd3d7e805634472d55840875c4c/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=764894932388bcd3d7e805634472d55840875c4c", "patch": "@@ -1,3 +1,8 @@\n+2016-05-18  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: Add\n+\tmissing tests for vreinterpretq_p{8,16}.\n+\n 2016-05-18  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vsli_n.c: Add checks for"}, {"sha": "2570f73145f5be786f7ecabe6de8495cba9ca5d6", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c", "status": "modified", "additions": 99, "deletions": 0, "changes": 99, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/764894932388bcd3d7e805634472d55840875c4c/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/764894932388bcd3d7e805634472d55840875c4c/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvreinterpret.c?ref=764894932388bcd3d7e805634472d55840875c4c", "patch": "@@ -371,6 +371,83 @@ VECT_VAR_DECL(expected_q_u64_8,uint,64,2) [] = { 0xf7f6f5f4f3f2f1f0,\n VECT_VAR_DECL(expected_q_u64_9,uint,64,2) [] = { 0xfff3fff2fff1fff0,\n \t\t\t\t\t\t 0xfff7fff6fff5fff4 };\n \n+\n+/* Expected results for vreinterpretq_p8_xx.  */\n+VECT_VAR_DECL(expected_q_p8_1,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n+\t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n+\t\t\t\t\t\t0xfc, 0xfd, 0xfe, 0xff };\n+VECT_VAR_DECL(expected_q_p8_2,poly,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_p8_3,poly,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf3, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_p8_4,poly,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_p8_5,poly,8,16) [] = { 0xf0, 0xf1, 0xf2, 0xf3,\n+\t\t\t\t\t\t0xf4, 0xf5, 0xf6, 0xf7,\n+\t\t\t\t\t\t0xf8, 0xf9, 0xfa, 0xfb,\n+\t\t\t\t\t\t0xfc, 0xfd, 0xfe, 0xff };\n+VECT_VAR_DECL(expected_q_p8_6,poly,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+VECT_VAR_DECL(expected_q_p8_7,poly,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf3, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_p8_8,poly,8,16) [] = { 0xf0, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xf1, 0xff, 0xff, 0xff,\n+\t\t\t\t\t\t0xff, 0xff, 0xff, 0xff };\n+VECT_VAR_DECL(expected_q_p8_9,poly,8,16) [] = { 0xf0, 0xff, 0xf1, 0xff,\n+\t\t\t\t\t\t0xf2, 0xff, 0xf3, 0xff,\n+\t\t\t\t\t\t0xf4, 0xff, 0xf5, 0xff,\n+\t\t\t\t\t\t0xf6, 0xff, 0xf7, 0xff };\n+\n+/* Expected results for vreinterpretq_p16_xx.  */\n+VECT_VAR_DECL(expected_q_p16_1,poly,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t 0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t 0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t 0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_p16_2,poly,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t 0xfff2, 0xfff3,\n+\t\t\t\t\t\t 0xfff4, 0xfff5,\n+\t\t\t\t\t\t 0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_p16_3,poly,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xfff2, 0xffff,\n+\t\t\t\t\t\t 0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_p16_4,poly,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_p16_5,poly,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t 0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t 0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t 0xfdfc, 0xfffe };\n+VECT_VAR_DECL(expected_q_p16_6,poly,16,8) [] = { 0xfff0, 0xfff1,\n+\t\t\t\t\t\t 0xfff2, 0xfff3,\n+\t\t\t\t\t\t 0xfff4, 0xfff5,\n+\t\t\t\t\t\t 0xfff6, 0xfff7 };\n+VECT_VAR_DECL(expected_q_p16_7,poly,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xfff2, 0xffff,\n+\t\t\t\t\t\t 0xfff3, 0xffff };\n+VECT_VAR_DECL(expected_q_p16_8,poly,16,8) [] = { 0xfff0, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff,\n+\t\t\t\t\t\t 0xfff1, 0xffff,\n+\t\t\t\t\t\t 0xffff, 0xffff };\n+VECT_VAR_DECL(expected_q_p16_9,poly,16,8) [] = { 0xf1f0, 0xf3f2,\n+\t\t\t\t\t\t 0xf5f4, 0xf7f6,\n+\t\t\t\t\t\t 0xf9f8, 0xfbfa,\n+\t\t\t\t\t\t 0xfdfc, 0xfffe };\n+\n /* Expected results for vreinterpret_f32_xx.  */\n VECT_VAR_DECL(expected_f32_1,hfloat,32,2) [] = { 0xf3f2f1f0, 0xf7f6f5f4 };\n VECT_VAR_DECL(expected_f32_2,hfloat,32,2) [] = { 0xfff1fff0, 0xfff3fff2 };\n@@ -685,6 +762,28 @@ void exec_vreinterpret (void)\n   TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 8, 16, expected_q_u64_8);\n   TEST_VREINTERPRET(q, uint, u, 64, 2, poly, p, 16, 8, expected_q_u64_9);\n \n+  /* vreinterpretq_p8_xx.  */\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, int, s, 8, 16, expected_q_p8_1);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, int, s, 16, 8, expected_q_p8_2);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, int, s, 32, 4, expected_q_p8_3);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, int, s, 64, 2, expected_q_p8_4);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, uint, u, 8, 16, expected_q_p8_5);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, uint, u, 16, 8, expected_q_p8_6);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, uint, u, 32, 4, expected_q_p8_7);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, uint, u, 64, 2, expected_q_p8_8);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 8, 16, poly, p, 16, 8, expected_q_p8_9);\n+\n+  /* vreinterpretq_p16_xx.  */\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, int, s, 8, 16, expected_q_p16_1);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, int, s, 16, 8, expected_q_p16_2);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, int, s, 32, 4, expected_q_p16_3);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, int, s, 64, 2, expected_q_p16_4);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, uint, u, 8, 16, expected_q_p16_5);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, uint, u, 16, 8, expected_q_p16_6);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, uint, u, 32, 4, expected_q_p16_7);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, uint, u, 64, 2, expected_q_p16_8);\n+  TEST_VREINTERPRET_POLY(q, poly, p, 16, 8, poly, p, 8, 16, expected_q_p16_9);\n+\n   /* vreinterpret_f32_xx.  */\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 8, 8, expected_f32_1);\n   TEST_VREINTERPRET_FP(, float, f, 32, 2, int, s, 16, 4, expected_f32_2);"}]}