// Seed: 1341929361
module module_0 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8
);
  always id_8 = id_6;
  tri1 id_10 = id_0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_8,
      id_4,
      id_5,
      id_10,
      id_1,
      id_10
  );
  assign modCall_1.id_2 = 0;
  tri id_11, \id_12 , id_13;
  assign \id_12 = -1;
  assign id_8   = 1;
  parameter id_14 = 1'b0;
endmodule
