{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603295962008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603295962020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:29:21 2020 " "Processing started: Wed Oct 21 21:29:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603295962020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295962020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_map --read_settings_files=on --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295962020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603295962679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603295962679 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Binary_to_Ascii.v(67) " "Verilog HDL information at Binary_to_Ascii.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603295973370 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Binary_to_Ascii.v(111) " "Verilog HDL information at Binary_to_Ascii.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603295973370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_Ascii " "Found entity 1: Binary_to_Ascii" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603295973377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Binary_to_Ascii " "Elaborating entity \"Binary_to_Ascii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603295973402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(84) " "Verilog HDL assignment warning at Binary_to_Ascii.v(84): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973402 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(87) " "Verilog HDL assignment warning at Binary_to_Ascii.v(87): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973417 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(90) " "Verilog HDL assignment warning at Binary_to_Ascii.v(90): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973417 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(93) " "Verilog HDL assignment warning at Binary_to_Ascii.v(93): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973417 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(96) " "Verilog HDL assignment warning at Binary_to_Ascii.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973417 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(124) " "Verilog HDL assignment warning at Binary_to_Ascii.v(124): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973418 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(127) " "Verilog HDL assignment warning at Binary_to_Ascii.v(127): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973418 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(129) " "Verilog HDL assignment warning at Binary_to_Ascii.v(129): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603295973418 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_int_ascii Binary_to_Ascii.v(148) " "Verilog HDL Always Construct warning at Binary_to_Ascii.v(148): inferring latch(es) for variable \"r_int_ascii\", which holds its previous value in one or more paths through the always construct" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603295973418 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_dec_ascii Binary_to_Ascii.v(161) " "Verilog HDL Always Construct warning at Binary_to_Ascii.v(161): inferring latch(es) for variable \"r_dec_ascii\", which holds its previous value in one or more paths through the always construct" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603295973419 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[0\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[0\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[1\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[1\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[2\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[2\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[3\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[3\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[4\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[4\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[5\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[5\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[6\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[6\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[7\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[7\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[8\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[8\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[9\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[9\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[10\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[10\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[11\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[11\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[12\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[12\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[13\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[13\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[14\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[14\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[15\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[15\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[0\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[0\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[1\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[1\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[2\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[2\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[3\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[3\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[4\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[4\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[5\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[5\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[6\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[6\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[7\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[7\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[8\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[8\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[9\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[9\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[10\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[10\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[11\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[11\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[12\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[12\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[13\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[13\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[14\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[14\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[15\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[15\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[16\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[16\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[17\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[17\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[18\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[18\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[19\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[19\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[20\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[20\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[21\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[21\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[22\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[22\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[23\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[23\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[24\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[24\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[25\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[25\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[26\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[26\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[27\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[27\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[28\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[28\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[29\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[29\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[30\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[30\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[31\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[31\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295973425 "|Binary_to_Ascii"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[4\] VCC " "Pin \"int_ascii\[4\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[5\] VCC " "Pin \"int_ascii\[5\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[6\] GND " "Pin \"int_ascii\[6\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[7\] GND " "Pin \"int_ascii\[7\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[12\] VCC " "Pin \"int_ascii\[12\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[13\] VCC " "Pin \"int_ascii\[13\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[14\] GND " "Pin \"int_ascii\[14\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[15\] GND " "Pin \"int_ascii\[15\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[20\] VCC " "Pin \"int_ascii\[20\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[21\] VCC " "Pin \"int_ascii\[21\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[22\] GND " "Pin \"int_ascii\[22\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[23\] GND " "Pin \"int_ascii\[23\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[28\] VCC " "Pin \"int_ascii\[28\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[29\] VCC " "Pin \"int_ascii\[29\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[30\] GND " "Pin \"int_ascii\[30\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[31\] GND " "Pin \"int_ascii\[31\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|int_ascii[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[4\] VCC " "Pin \"dec_ascii\[4\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[5\] VCC " "Pin \"dec_ascii\[5\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[6\] GND " "Pin \"dec_ascii\[6\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[7\] GND " "Pin \"dec_ascii\[7\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[12\] VCC " "Pin \"dec_ascii\[12\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[13\] VCC " "Pin \"dec_ascii\[13\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[14\] GND " "Pin \"dec_ascii\[14\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[15\] GND " "Pin \"dec_ascii\[15\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603295974190 "|Binary_to_Ascii|dec_ascii[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603295974190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603295974270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/Binary_to_Ascii/output_files/Binary_to_Ascii.map.smsg " "Generated suppressed messages file C:/Quartus/Binary_to_Ascii/output_files/Binary_to_Ascii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295974788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603295975086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603295975086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603295975357 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603295975357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603295975357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603295975357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603295975428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:29:35 2020 " "Processing ended: Wed Oct 21 21:29:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603295975428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603295975428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603295975428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603295975428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603295977145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603295977157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:29:36 2020 " "Processing started: Wed Oct 21 21:29:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603295977157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603295977157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603295977157 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603295977374 ""}
{ "Info" "0" "" "Project  = Binary_to_Ascii" {  } {  } 0 0 "Project  = Binary_to_Ascii" 0 0 "Fitter" 0 0 1603295977374 ""}
{ "Info" "0" "" "Revision = Binary_to_Ascii" {  } {  } 0 0 "Revision = Binary_to_Ascii" 0 0 "Fitter" 0 0 1603295977374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603295977531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603295977532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Binary_to_Ascii EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Binary_to_Ascii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603295977543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603295977633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603295977634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603295977922 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603295977922 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603295978135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603295978135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603295978135 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603295978135 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603295978135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603295978135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603295978135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603295978135 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603295978135 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603295978135 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603295978147 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603295978634 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1603295978903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Binary_to_Ascii.sdc " "Synopsys Design Constraints File file not found: 'Binary_to_Ascii.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603295978904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603295978904 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603295978904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603295978904 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1603295978912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603295978967 ""}  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603295978967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "conversion_complete_int  " "Automatically promoted node conversion_complete_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603295978967 ""}  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603295978967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "conversion_complete_dec  " "Automatically promoted node conversion_complete_dec " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603295978968 ""}  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603295978968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603295979389 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603295979389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603295979390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603295979391 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603295979393 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603295979395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603295979395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603295979395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603295979421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603295979421 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603295979421 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 2.5V 20 48 0 " "Number of I/O pins in group: 68 (unused VREF, 2.5V VCCIO, 20 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1603295979426 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1603295979426 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1603295979426 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603295979427 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1603295979427 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1603295979427 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603295979515 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603295979528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603295980445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603295980578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603295980609 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603295985386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603295985388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603295985831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Quartus/Binary_to_Ascii/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603295986953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603295986953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603295988009 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603295988009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603295988013 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603295988239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603295988246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603295988499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603295988499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603295988710 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603295989246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/Binary_to_Ascii/output_files/Binary_to_Ascii.fit.smsg " "Generated suppressed messages file C:/Quartus/Binary_to_Ascii/output_files/Binary_to_Ascii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603295989609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603295990295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:29:50 2020 " "Processing ended: Wed Oct 21 21:29:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603295990295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603295990295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603295990295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603295990295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603295991663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603295991673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:29:51 2020 " "Processing started: Wed Oct 21 21:29:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603295991673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603295991673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603295991673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603295992231 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603295993011 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603295993066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603295993437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:29:53 2020 " "Processing ended: Wed Oct 21 21:29:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603295993437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603295993437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603295993437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603295993437 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603295994143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603295995033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603295995041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:29:54 2020 " "Processing started: Wed Oct 21 21:29:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603295995041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603295995041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_sta Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603295995042 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603295995222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603295995510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603295995510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295995591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295995591 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1603295995826 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Binary_to_Ascii.sdc " "Synopsys Design Constraints File file not found: 'Binary_to_Ascii.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603295995892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295995893 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603295995894 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conversion_complete_int conversion_complete_int " "create_clock -period 1.000 -name conversion_complete_int conversion_complete_int" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603295995894 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conversion_complete_dec conversion_complete_dec " "create_clock -period 1.000 -name conversion_complete_dec conversion_complete_dec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1603295995894 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295995894 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1603295995896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295995896 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603295995900 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603295995918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603295995970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603295995970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.285 " "Worst-case setup slack is -2.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295995989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295995989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285            -115.146 clk  " "   -2.285            -115.146 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295995989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945              -7.199 conversion_complete_dec  " "   -0.945              -7.199 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295995989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564              -8.420 conversion_complete_int  " "   -0.564              -8.420 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295995989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295995989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 conversion_complete_int  " "    0.331               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk  " "    0.344               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 conversion_complete_dec  " "    0.736               0.000 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295996011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603295996032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603295996053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.000 clk  " "   -3.000            -105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 conversion_complete_int  " "    0.402               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 conversion_complete_dec  " "    0.438               0.000 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295996077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603295996264 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295996264 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603295996279 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603295996311 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603295996834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295996892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603295996906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603295996906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.946 " "Worst-case setup slack is -1.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946             -95.552 clk  " "   -1.946             -95.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -6.415 conversion_complete_dec  " "   -0.838              -6.415 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -7.418 conversion_complete_int  " "   -0.494              -7.418 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295996917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk  " "    0.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 conversion_complete_int  " "    0.404               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 conversion_complete_dec  " "    0.769               0.000 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295996928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603295996940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603295996953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.000 clk  " "   -3.000            -105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 conversion_complete_int  " "    0.447               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 conversion_complete_dec  " "    0.462               0.000 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295996964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295996964 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603295997071 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295997071 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603295997092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295997226 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1603295997235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1603295997235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.848 " "Worst-case setup slack is -0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -32.999 clk  " "   -0.848             -32.999 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -1.825 conversion_complete_dec  " "   -0.258              -1.825 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.016 conversion_complete_int  " "   -0.009              -0.016 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295997256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 conversion_complete_int  " "    0.280               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 conversion_complete_dec  " "    0.543               0.000 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295997273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603295997290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603295997308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.286 clk  " "   -3.000            -111.286 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 conversion_complete_int  " "    0.386               0.000 conversion_complete_int " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 conversion_complete_dec  " "    0.422               0.000 conversion_complete_dec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603295997322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603295997322 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603295997483 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603295997483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603295998222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603295998224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603295998441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:29:58 2020 " "Processing ended: Wed Oct 21 21:29:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603295998441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603295998441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603295998441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603295998441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1603295999812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603295999825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:29:59 2020 " "Processing started: Wed Oct 21 21:29:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603295999825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603295999825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603295999825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1603296000526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Binary_to_Ascii.vo C:/Quartus/Binary_to_Ascii/simulation/modelsim/ simulation " "Generated file Binary_to_Ascii.vo in folder \"C:/Quartus/Binary_to_Ascii/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603296000635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603296000709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:30:00 2020 " "Processing ended: Wed Oct 21 21:30:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603296000709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603296000709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603296000709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603296000709 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603296001452 ""}
