[
	{
		"original_line": "  real kw, kf;   // coefficients of white and flicker noise", 
		"bug_line": "  real kw, kf    // coefficients of white and flicker noise",
		"error_description": "Missing semicolon at the end of the declaration statement, causing a syntax error where the next line ('real kb;') is interpreted as a continuation of the previous declaration without proper separator."
	},
	{
		"original_line": "electrical int, gnd;", 
		"bug_line": "electrical int gnd;",
		"error_description": "Missing comma between node declarations. VerilogA requires commas to separate multiple nodes declared in the same discipline statement."
	},
	{
		"original_line": "    I(lead) <+ V(lead)/rout;", 
		"bug_line": "    I(lead) <+ V(lead)/rout",
		"error_description": "Missing semicolon at the end of the statement, causing unterminated contribution expression and syntax error."
	},
	{
		"original_line": "parameter real fc = 0 ;", 
		"bug_line": "parameter real fc = 0",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires all statements to terminate with a semicolon. This causes a syntax error as the compiler expects ';' before the next parameter declaration."
	},
	{
		"original_line": "    kf = sqrt(fc)*kw;", 
		"bug_line": "    kf = sqrt(fc)*kw);",
		"error_description": "Unmatched closing parenthesis ')' at the end of the expression creates a syntax error due to incorrect grouping."
	},
	{
		"original_line": "parameter real bottom = -60 ;", 
		"bug_line": "parameter real bottom = -60",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as the next token 'parameter' becomes unexpected without a statement separator."
	},
	{
		"original_line": "parameter real fc = 0 ;", 
		"bug_line": "parameter real fc = 0",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "  real kw, kf;   // coefficients of white and flicker noise", 
		"bug_line": "  real kw kf;   // coefficients of white and flicker noise",
		"error_description": "Missing comma separator between variable declarations. VerilogA requires commas to separate multiple variables in a single declaration statement."
	},
	{
		"original_line": "real kw, kf;   // coefficients of white and flicker noise", 
		"bug_line": "reel kw, kf;   // coefficients of white and flicker noise",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid Verilog-A data type identifier"
	},
	{
		"original_line": "electrical int, gnd;", 
		"bug_line": "electrical int, gnd",
		"error_description": "Missing semicolon at the end of the net declaration statement. VerilogA requires semicolons to terminate declaration statements, and its absence will cause a syntax error during compilation."
	},
	{
		"original_line": "electrical lead;", 
		"bug_line": "electrical lead",
		"error_description": "Missing semicolon at end of discipline declaration for port 'lead'"
	},
	{
		"original_line": "electrical lead;", 
		"bug_line": "electrical lead",
		"error_description": "Missing required semicolon at the end of the declaration statement. VerilogA requires semicolons to terminate individual declarations."
	},
	{
		"original_line": "real kw, kf;   // coefficients of white and flicker noise", 
		"bug_line": "real kw kf;   // coefficients of white and flicker noise",
		"error_description": "Missing comma between variable declarations causes a syntax error. Verilog requires commas to separate multiple variables declared in a single statement."
	},
	{
		"original_line": "`define db10_real(x) pow(10, (x)/10)", 
		"bug_line": "`define db10_real(x) pow(10, (x)/10",
		"error_description": "Missing closing parenthesis ')' in macro definition, causing unbalanced parentheses when expanded."
	},
	{
		"original_line": "parameter real bottom = -60 ;", 
		"bug_line": "parameter real bottom = -60",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "  analog begin", 
		"bug_line": "  analog beginn",
		"error_description": "Misspelled 'begin' as 'beginn' which is an unrecognized keyword in VerilogA"
	},
	{
		"original_line": "parameter real phase_shift = 90 ;", 
		"bug_line": "parameter real phase_shift = 90",
		"error_description": "Missing semicolon at end of parameter declaration"
	},
	{
		"original_line": "electrical lag;", 
		"bug_line": "electrical lag",
		"error_description": "Missing semicolon at the end of the port type declaration. VerilogA requires semicolons to terminate individual statements and declarations."
	},
	{
		"original_line": "if(fc == 0) begin  // no flicker noise", 
		"bug_line": "if(fc == 0 begin  // no flicker noise",
		"error_description": "Missing closing parenthesis for conditional expression"
	},
	{
		"original_line": "`define db10_real(x) pow(10, (x)/10)", 
		"bug_line": "define db10_real(x) pow(10, (x)/10)",
		"error_description": "Missing backtick (`) at the start of the `define directive, making 'define' an invalid keyword in VerilogA syntax."
	}
]