TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc530b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;recorderstatema:
                               96 ; 1    |////////////////////////////////////////////////////////////////////////////////
                               97 ; 2    |// Copyright (C) SigmaTel, Inc. 2002-2004
                               98 ; 3    |// Filename:     recorderstatemachine.c (LCD player)
                               99 ; 4    |// Description : Starts up/shuts down mixer and encoder module.
                              100 ; 5    |//                           Handles common encoding functionality.
                              101 ; 6    |// InitRecorderStatMachine enables SOC internally generated mic Vbias for 35xx- moved to v
                                  oicemenu.c
                              102 ; 7    |////////////////////////////////////////////////////////////////////////////////
                              103 ; 8    |
                              104 ; 9    |#include "types.h"
                              105 
                              107 
                              108 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              109 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              110 ; 3    |//
                              111 ; 4    |// Filename: types.h
                              112 ; 5    |// Description: Standard data types
                              113 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              114 ; 7    |
                              115 ; 8    |#ifndef _TYPES_H
                              116 ; 9    |#define _TYPES_H
                              117 ; 10   |
                              118 ; 11   |// TODO:  move this outta here!
                              119 ; 12   |#if !defined(NOERROR)
                              120 ; 13   |#define NOERROR 0
                              121 ; 14   |#define SUCCESS 0
                              122 ; 15   |#endif 
                              123 ; 16   |#if !defined(SUCCESS)
                              124 ; 17   |#define SUCCESS  0
                              125 ; 18   |#endif
                              126 ; 19   |#if !defined(ERROR)
                              127 ; 20   |#define ERROR   -1
                              128 ; 21   |#endif
                              129 ; 22   |#if !defined(FALSE)
                              130 ; 23   |#define FALSE 0
                              131 ; 24   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              132 ; 25   |#if !defined(TRUE)
                              133 ; 26   |#define TRUE  1
                              134 ; 27   |#endif
                              135 ; 28   |
                              136 ; 29   |#if !defined(NULL)
                              137 ; 30   |#define NULL 0
                              138 ; 31   |#endif
                              139 ; 32   |
                              140 ; 33   |#define MAX_INT     0x7FFFFF
                              141 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              142 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              143 ; 36   |#define MAX_ULONG   (-1) 
                              144 ; 37   |
                              145 ; 38   |#define WORD_SIZE   24              // word size in bits
                              146 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              147 ; 40   |
                              148 ; 41   |
                              149 ; 42   |#define BYTE    unsigned char       // btVarName
                              150 ; 43   |#define CHAR    signed char         // cVarName
                              151 ; 44   |#define USHORT  unsigned short      // usVarName
                              152 ; 45   |#define SHORT   unsigned short      // sVarName
                              153 ; 46   |#define WORD    unsigned int        // wVarName
                              154 ; 47   |#define INT     signed int          // iVarName
                              155 ; 48   |#define DWORD   unsigned long       // dwVarName
                              156 ; 49   |#define LONG    signed long         // lVarName
                              157 ; 50   |#define BOOL    unsigned int        // bVarName
                              158 ; 51   |#define FRACT   _fract              // frVarName
                              159 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              160 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              161 ; 54   |#define FLOAT   float               // fVarName
                              162 ; 55   |#define DBL     double              // dVarName
                              163 ; 56   |#define ENUM    enum                // eVarName
                              164 ; 57   |#define CMX     _complex            // cmxVarName
                              165 ; 58   |typedef WORD UCS3;                   // 
                              166 ; 59   |
                              167 ; 60   |#define UINT16  unsigned short
                              168 ; 61   |#define UINT8   unsigned char   
                              169 ; 62   |#define UINT32  unsigned long
                              170 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              171 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              172 ; 65   |#define WCHAR   UINT16
                              173 ; 66   |
                              174 ; 67   |//UINT128 is 16 bytes or 6 words
                              175 ; 68   |typedef struct UINT128_3500 {   
                              176 ; 69   |    int val[6];     
                              177 ; 70   |} UINT128_3500;
                              178 ; 71   |
                              179 ; 72   |#define UINT128   UINT128_3500
                              180 ; 73   |
                              181 ; 74   |// Little endian word packed byte strings:   
                              182 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              183 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              184 ; 77   |// Little endian word packed byte strings:   
                              185 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              186 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              187 ; 80   |
                              188 ; 81   |// Declare Memory Spaces To Use When Coding
                              189 ; 82   |// A. Sector Buffers
                              190 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              191 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              192 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              193 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              194 
                              196 
                              197 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              198 ; 88   |// B. Media DDI Memory
                              199 ; 89   |#define MEDIA_DDI_MEM _Y
                              200 ; 90   |
                              201 ; 91   |
                              202 ; 92   |
                              203 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              204 ; 94   |// Examples of circular pointers:
                              205 ; 95   |//    INT CIRC cpiVarName
                              206 ; 96   |//    DWORD CIRC cpdwVarName
                              207 ; 97   |
                              208 ; 98   |#define RETCODE INT                 // rcVarName
                              209 ; 99   |
                              210 ; 100  |// generic bitfield structure
                              211 ; 101  |struct Bitfield {
                              212 ; 102  |    unsigned int B0  :1;
                              213 ; 103  |    unsigned int B1  :1;
                              214 ; 104  |    unsigned int B2  :1;
                              215 ; 105  |    unsigned int B3  :1;
                              216 ; 106  |    unsigned int B4  :1;
                              217 ; 107  |    unsigned int B5  :1;
                              218 ; 108  |    unsigned int B6  :1;
                              219 ; 109  |    unsigned int B7  :1;
                              220 ; 110  |    unsigned int B8  :1;
                              221 ; 111  |    unsigned int B9  :1;
                              222 ; 112  |    unsigned int B10 :1;
                              223 ; 113  |    unsigned int B11 :1;
                              224 ; 114  |    unsigned int B12 :1;
                              225 ; 115  |    unsigned int B13 :1;
                              226 ; 116  |    unsigned int B14 :1;
                              227 ; 117  |    unsigned int B15 :1;
                              228 ; 118  |    unsigned int B16 :1;
                              229 ; 119  |    unsigned int B17 :1;
                              230 ; 120  |    unsigned int B18 :1;
                              231 ; 121  |    unsigned int B19 :1;
                              232 ; 122  |    unsigned int B20 :1;
                              233 ; 123  |    unsigned int B21 :1;
                              234 ; 124  |    unsigned int B22 :1;
                              235 ; 125  |    unsigned int B23 :1;
                              236 ; 126  |};
                              237 ; 127  |
                              238 ; 128  |union BitInt {
                              239 ; 129  |        struct Bitfield B;
                              240 ; 130  |        int        I;
                              241 ; 131  |};
                              242 ; 132  |
                              243 ; 133  |#define MAX_MSG_LENGTH 10
                              244 ; 134  |struct CMessage
                              245 ; 135  |{
                              246 ; 136  |        unsigned int m_uLength;
                              247 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              248 ; 138  |};
                              249 ; 139  |
                              250 ; 140  |typedef struct {
                              251 ; 141  |    WORD m_wLength;
                              252 ; 142  |    WORD m_wMessage;
                              253 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              254 ; 144  |} Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              255 ; 145  |
                              256 ; 146  |struct MessageQueueDescriptor
                              257 ; 147  |{
                              258 ; 148  |        int *m_pBase;
                              259 ; 149  |        int m_iModulo;
                              260 ; 150  |        int m_iSize;
                              261 ; 151  |        int *m_pHead;
                              262 ; 152  |        int *m_pTail;
                              263 ; 153  |};
                              264 ; 154  |
                              265 ; 155  |struct ModuleEntry
                              266 ; 156  |{
                              267 ; 157  |    int m_iSignaledEventMask;
                              268 ; 158  |    int m_iWaitEventMask;
                              269 ; 159  |    int m_iResourceOfCode;
                              270 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              271 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              272 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              273 ; 163  |    int m_uTimeOutHigh;
                              274 ; 164  |    int m_uTimeOutLow;
                              275 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              276 ; 166  |};
                              277 ; 167  |
                              278 ; 168  |union WaitMask{
                              279 ; 169  |    struct B{
                              280 ; 170  |        unsigned int m_bNone     :1;
                              281 ; 171  |        unsigned int m_bMessage  :1;
                              282 ; 172  |        unsigned int m_bTimer    :1;
                              283 ; 173  |        unsigned int m_bButton   :1;
                              284 ; 174  |    } B;
                              285 ; 175  |    int I;
                              286 ; 176  |} ;
                              287 ; 177  |
                              288 ; 178  |
                              289 ; 179  |struct Button {
                              290 ; 180  |        WORD wButtonEvent;
                              291 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              292 ; 182  |};
                              293 ; 183  |
                              294 ; 184  |struct Message {
                              295 ; 185  |        WORD wMsgLength;
                              296 ; 186  |        WORD wMsgCommand;
                              297 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              298 ; 188  |};
                              299 ; 189  |
                              300 ; 190  |union EventTypes {
                              301 ; 191  |        struct CMessage msg;
                              302 ; 192  |        struct Button Button ;
                              303 ; 193  |        struct Message Message;
                              304 ; 194  |};
                              305 ; 195  |
                              306 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              307 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              308 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              309 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              310 ; 200  |
                              311 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              312 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              313 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              314 ; 204  |
                              315 ; 205  |#if DEBUG
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              317 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              318 ; 208  |#else 
                              319 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              320 ; 210  |#define DebugBuildAssert(x)    
                              321 ; 211  |#endif
                              322 ; 212  |
                              323 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              324 ; 214  |//  #pragma asm
                              325 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              326 ; 216  |//  #pragma endasm
                              327 ; 217  |
                              328 ; 218  |
                              329 ; 219  |#ifdef COLOR_262K
                              330 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              331 ; 221  |#elif defined(COLOR_65K)
                              332 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              333 ; 223  |#else
                              334 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              335 ; 225  |#endif
                              336 ; 226  |    
                              337 ; 227  |#endif // #ifndef _TYPES_H
                              338 
                              340 
                              341 ; 10   |#include "exec.h"
                              342 
                              344 
                              345 ; 1    |#ifndef EXEC_H
                              346 ; 2    |#define EXEC_H
                              347 ; 3    |
                              348 ; 4    |
                              349 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              350 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              351 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              352 ; 8    |
                              353 ; 9    |
                              354 ; 10   |#endif
                              355 
                              357 
                              358 ; 11   |#include "menumanager.h"
                              359 
                              361 
                              362 ; 1    |#ifndef _EXEC_H
                              363 ; 2    |#define _EXEC_H
                              364 ; 3    |
                              365 ; 4    |#include "types.h"
                              366 
                              368 
                              369 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              370 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              371 ; 3    |//
                              372 ; 4    |// Filename: types.h
                              373 ; 5    |// Description: Standard data types
                              374 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              375 ; 7    |
                              376 ; 8    |#ifndef _TYPES_H
                              377 ; 9    |#define _TYPES_H
                              378 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              379 ; 11   |// TODO:  move this outta here!
                              380 ; 12   |#if !defined(NOERROR)
                              381 ; 13   |#define NOERROR 0
                              382 ; 14   |#define SUCCESS 0
                              383 ; 15   |#endif 
                              384 ; 16   |#if !defined(SUCCESS)
                              385 ; 17   |#define SUCCESS  0
                              386 ; 18   |#endif
                              387 ; 19   |#if !defined(ERROR)
                              388 ; 20   |#define ERROR   -1
                              389 ; 21   |#endif
                              390 ; 22   |#if !defined(FALSE)
                              391 ; 23   |#define FALSE 0
                              392 ; 24   |#endif
                              393 ; 25   |#if !defined(TRUE)
                              394 ; 26   |#define TRUE  1
                              395 ; 27   |#endif
                              396 ; 28   |
                              397 ; 29   |#if !defined(NULL)
                              398 ; 30   |#define NULL 0
                              399 ; 31   |#endif
                              400 ; 32   |
                              401 ; 33   |#define MAX_INT     0x7FFFFF
                              402 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              403 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              404 ; 36   |#define MAX_ULONG   (-1) 
                              405 ; 37   |
                              406 ; 38   |#define WORD_SIZE   24              // word size in bits
                              407 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              408 ; 40   |
                              409 ; 41   |
                              410 ; 42   |#define BYTE    unsigned char       // btVarName
                              411 ; 43   |#define CHAR    signed char         // cVarName
                              412 ; 44   |#define USHORT  unsigned short      // usVarName
                              413 ; 45   |#define SHORT   unsigned short      // sVarName
                              414 ; 46   |#define WORD    unsigned int        // wVarName
                              415 ; 47   |#define INT     signed int          // iVarName
                              416 ; 48   |#define DWORD   unsigned long       // dwVarName
                              417 ; 49   |#define LONG    signed long         // lVarName
                              418 ; 50   |#define BOOL    unsigned int        // bVarName
                              419 ; 51   |#define FRACT   _fract              // frVarName
                              420 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              421 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              422 ; 54   |#define FLOAT   float               // fVarName
                              423 ; 55   |#define DBL     double              // dVarName
                              424 ; 56   |#define ENUM    enum                // eVarName
                              425 ; 57   |#define CMX     _complex            // cmxVarName
                              426 ; 58   |typedef WORD UCS3;                   // 
                              427 ; 59   |
                              428 ; 60   |#define UINT16  unsigned short
                              429 ; 61   |#define UINT8   unsigned char   
                              430 ; 62   |#define UINT32  unsigned long
                              431 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              432 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              433 ; 65   |#define WCHAR   UINT16
                              434 ; 66   |
                              435 ; 67   |//UINT128 is 16 bytes or 6 words
                              436 ; 68   |typedef struct UINT128_3500 {   
                              437 ; 69   |    int val[6];     
                              438 ; 70   |} UINT128_3500;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              439 ; 71   |
                              440 ; 72   |#define UINT128   UINT128_3500
                              441 ; 73   |
                              442 ; 74   |// Little endian word packed byte strings:   
                              443 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              444 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              445 ; 77   |// Little endian word packed byte strings:   
                              446 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              447 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              448 ; 80   |
                              449 ; 81   |// Declare Memory Spaces To Use When Coding
                              450 ; 82   |// A. Sector Buffers
                              451 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              452 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              453 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              454 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              455 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              456 ; 88   |// B. Media DDI Memory
                              457 ; 89   |#define MEDIA_DDI_MEM _Y
                              458 ; 90   |
                              459 ; 91   |
                              460 ; 92   |
                              461 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              462 ; 94   |// Examples of circular pointers:
                              463 ; 95   |//    INT CIRC cpiVarName
                              464 ; 96   |//    DWORD CIRC cpdwVarName
                              465 ; 97   |
                              466 ; 98   |#define RETCODE INT                 // rcVarName
                              467 ; 99   |
                              468 ; 100  |// generic bitfield structure
                              469 ; 101  |struct Bitfield {
                              470 ; 102  |    unsigned int B0  :1;
                              471 ; 103  |    unsigned int B1  :1;
                              472 ; 104  |    unsigned int B2  :1;
                              473 ; 105  |    unsigned int B3  :1;
                              474 ; 106  |    unsigned int B4  :1;
                              475 ; 107  |    unsigned int B5  :1;
                              476 ; 108  |    unsigned int B6  :1;
                              477 ; 109  |    unsigned int B7  :1;
                              478 ; 110  |    unsigned int B8  :1;
                              479 ; 111  |    unsigned int B9  :1;
                              480 ; 112  |    unsigned int B10 :1;
                              481 ; 113  |    unsigned int B11 :1;
                              482 ; 114  |    unsigned int B12 :1;
                              483 ; 115  |    unsigned int B13 :1;
                              484 ; 116  |    unsigned int B14 :1;
                              485 ; 117  |    unsigned int B15 :1;
                              486 ; 118  |    unsigned int B16 :1;
                              487 ; 119  |    unsigned int B17 :1;
                              488 ; 120  |    unsigned int B18 :1;
                              489 ; 121  |    unsigned int B19 :1;
                              490 ; 122  |    unsigned int B20 :1;
                              491 ; 123  |    unsigned int B21 :1;
                              492 ; 124  |    unsigned int B22 :1;
                              493 ; 125  |    unsigned int B23 :1;
                              494 ; 126  |};
                              495 ; 127  |
                              496 ; 128  |union BitInt {
                              497 ; 129  |        struct Bitfield B;
                              498 ; 130  |        int        I;
                              499 ; 131  |};
                              500 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              501 ; 133  |#define MAX_MSG_LENGTH 10
                              502 ; 134  |struct CMessage
                              503 ; 135  |{
                              504 ; 136  |        unsigned int m_uLength;
                              505 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              506 ; 138  |};
                              507 ; 139  |
                              508 ; 140  |typedef struct {
                              509 ; 141  |    WORD m_wLength;
                              510 ; 142  |    WORD m_wMessage;
                              511 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              512 ; 144  |} Message;
                              513 ; 145  |
                              514 ; 146  |struct MessageQueueDescriptor
                              515 ; 147  |{
                              516 ; 148  |        int *m_pBase;
                              517 ; 149  |        int m_iModulo;
                              518 ; 150  |        int m_iSize;
                              519 ; 151  |        int *m_pHead;
                              520 ; 152  |        int *m_pTail;
                              521 ; 153  |};
                              522 ; 154  |
                              523 ; 155  |struct ModuleEntry
                              524 ; 156  |{
                              525 ; 157  |    int m_iSignaledEventMask;
                              526 ; 158  |    int m_iWaitEventMask;
                              527 ; 159  |    int m_iResourceOfCode;
                              528 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              529 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              530 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              531 ; 163  |    int m_uTimeOutHigh;
                              532 ; 164  |    int m_uTimeOutLow;
                              533 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              534 ; 166  |};
                              535 ; 167  |
                              536 ; 168  |union WaitMask{
                              537 ; 169  |    struct B{
                              538 ; 170  |        unsigned int m_bNone     :1;
                              539 ; 171  |        unsigned int m_bMessage  :1;
                              540 ; 172  |        unsigned int m_bTimer    :1;
                              541 ; 173  |        unsigned int m_bButton   :1;
                              542 ; 174  |    } B;
                              543 ; 175  |    int I;
                              544 ; 176  |} ;
                              545 ; 177  |
                              546 ; 178  |
                              547 ; 179  |struct Button {
                              548 ; 180  |        WORD wButtonEvent;
                              549 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              550 ; 182  |};
                              551 ; 183  |
                              552 ; 184  |struct Message {
                              553 ; 185  |        WORD wMsgLength;
                              554 ; 186  |        WORD wMsgCommand;
                              555 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              556 ; 188  |};
                              557 ; 189  |
                              558 ; 190  |union EventTypes {
                              559 ; 191  |        struct CMessage msg;
                              560 ; 192  |        struct Button Button ;
                              561 ; 193  |        struct Message Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              562 ; 194  |};
                              563 ; 195  |
                              564 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              565 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              566 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              567 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              568 ; 200  |
                              569 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              570 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              571 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              572 ; 204  |
                              573 ; 205  |#if DEBUG
                              574 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              575 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              576 ; 208  |#else 
                              577 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              578 ; 210  |#define DebugBuildAssert(x)    
                              579 ; 211  |#endif
                              580 ; 212  |
                              581 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              582 ; 214  |//  #pragma asm
                              583 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              584 ; 216  |//  #pragma endasm
                              585 ; 217  |
                              586 ; 218  |
                              587 ; 219  |#ifdef COLOR_262K
                              588 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              589 ; 221  |#elif defined(COLOR_65K)
                              590 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              591 ; 223  |#else
                              592 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              593 ; 225  |#endif
                              594 ; 226  |    
                              595 ; 227  |#endif // #ifndef _TYPES_H
                              596 
                              598 
                              599 ; 5    |
                              600 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              601 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              602 ; 8    |
                              603 ; 9    |#if !defined(NULL)
                              604 ; 10   |#define NULL 0
                              605 ; 11   |#endif 
                              606 ; 12   |
                              607 ; 13   |#if !defined(FALSE)
                              608 ; 14   |#define FALSE 0
                              609 ; 15   |#endif
                              610 ; 16   |#if !defined(TRUE)
                              611 ; 17   |#define TRUE  !FALSE
                              612 ; 18   |#endif
                              613 ; 19   |
                              614 ; 20   |// The same memory location contains either a menu message or button event. 
                              615 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              616 ; 22   |
                              617 ; 23   |// CMessage is kept for backards compatibility.
                              618 ; 24   |// The union and 2 new structures are added to aid in readability.
                              619 ; 25   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              620 ; 26   |
                              621 ; 27   |#include "messages.h"
                              622 
                              624 
                              625 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              626 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              627 ; 3    |// Message defs
                              628 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              629 ; 5    |
                              630 ; 6    |#if (!defined(MSGEQU_INC))
                              631 ; 7    |#define MSGEQU_INC 1
                              632 ; 8    |
                              633 ; 9    |
                              634 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              635 ; 11   |
                              636 ; 12   |
                              637 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              638 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              639 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              640 ; 16   |#define MSG_TYPE_LCD 0x030000
                              641 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              642 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              643 ; 19   |#define MSG_TYPE_MENU 0x060000
                              644 ; 20   |#define MSG_TYPE_LED 0x070000
                              645 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              646 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              647 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              648 ; 24   |// Equalizer and other effects
                              649 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              650 ; 26   |#if (defined(USE_PLAYLIST3))
                              651 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              652 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              653 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              654 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              655 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              656 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              657 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              658 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              659 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              660 ; 36   |#if defined(USE_PLAYLIST5)
                              661 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              662 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              663 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              664 ; 40   |
                              665 ; 41   |// Message Structure Offsets
                              666 ; 42   |#define MSG_Length 0
                              667 ; 43   |#define MSG_ID 1
                              668 ; 44   |#define MSG_Argument1 2
                              669 ; 45   |#define MSG_Argument2 3
                              670 ; 46   |#define MSG_Argument3 4
                              671 ; 47   |#define MSG_Argument4 5
                              672 ; 48   |#define MSG_Argument5 6
                              673 ; 49   |#define MSG_Argument6 7
                              674 ; 50   |
                              675 ; 51   |
                              676 ; 52   |
                              677 ; 53   |// LCD Message IDs
                              678 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              679 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              680 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              681 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              682 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              683 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              684 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              685 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              686 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              687 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              688 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              689 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              690 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              691 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              692 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              693 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              694 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              695 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              696 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              697 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              698 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              699 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              700 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              701 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              702 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              703 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              704 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              705 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              706 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              707 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              708 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              709 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              710 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              711 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              712 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              713 ; 89   |//Param1 = left
                              714 ; 90   |//Param2 = top
                              715 ; 91   |//Param3 = right
                              716 ; 92   |//Param4 = bottom
                              717 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              718 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              719 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              720 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              721 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              722 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              723 ; 99   |
                              724 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              725 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              726 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              727 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              728 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              729 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              730 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              731 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              732 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              733 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              734 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              735 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              736 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              737 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              738 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              739 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              740 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              741 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              742 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              743 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              744 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              745 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              746 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              747 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              748 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              749 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              750 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              751 ; 127  |
                              752 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              753 ; 129  |
                              754 ; 130  |#if defined(CLCD_16BIT)
                              755 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              756 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              757 ; 133  |
                              758 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              759 ; 135  |#else 
                              760 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              761 ; 137  |#endif
                              762 ; 138  |
                              763 ; 139  |// If you change the LCD message ID's then you must
                              764 ; 140  |// also change the jump table in lcdapi.asm
                              765 ; 141  |
                              766 ; 142  |// Character LCD Message IDs
                              767 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              768 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              769 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              770 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              771 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              772 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              773 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              774 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              775 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              776 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              777 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              778 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              779 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              780 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              781 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              782 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              783 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              784 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              785 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              786 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              787 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              788 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              789 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              790 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              791 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              792 ; 168  |// also change the jump table in lcdapi.asm
                              793 ; 169  |
                              794 ; 170  |// Decoder Message IDs
                              795 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              796 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              797 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              798 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              799 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              800 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              801 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              802 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              803 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              804 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              805 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              806 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              807 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              808 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              809 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                              810 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              811 ; 187  |// If you change the Decoder message ID's, then you must
                              812 ; 188  |// also change the jump table in decoder_overlay.asm
                              813 ; 189  |// and in dec_adpcm_overlay.asm.
                              814 ; 190  |
                              815 ; 191  |// Encoder Message IDs
                              816 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              817 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              818 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              819 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              820 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              821 ; 197  |// If you change the Encoder message ID's, then you must
                              822 ; 198  |// also change the jump table in all encoder overlay modules.
                              823 ; 199  |
                              824 ; 200  |// Parser Message IDs
                              825 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              826 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              827 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              828 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              829 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              830 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              831 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              832 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              833 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              834 ; 210  |// If you change the Parser message ID's, then you must
                              835 ; 211  |// also change the jump table in parser.asm
                              836 ; 212  |
                              837 ; 213  |// Button Message IDs
                              838 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              839 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              840 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              841 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              842 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              843 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              844 ; 220  |
                              845 ; 221  |// Mixer Message IDs
                              846 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              847 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              848 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              849 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              850 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              851 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              852 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              853 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              854 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              855 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              856 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              857 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              858 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              859 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              860 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              861 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              862 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              863 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              864 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              865 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              866 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              867 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              868 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              869 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              870 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              871 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                              872 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              873 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              874 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              875 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              876 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              877 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              878 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              879 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              880 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              881 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              882 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              883 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              884 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              885 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              886 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              887 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              888 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              889 ; 265  |// If you change the mixer message ID's then you must
                              890 ; 266  |// also change the jump table in mixer.asm
                              891 ; 267  |#define MIXER_ON 0
                              892 ; 268  |#define MIXER_OFF 1
                              893 ; 269  |
                              894 ; 270  |
                              895 ; 271  |// System Message IDs
                              896 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              897 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              898 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              899 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              900 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              901 ; 277  |// If you change the system message ID's then you must
                              902 ; 278  |// also change the jump table in systemapi.asm
                              903 ; 279  |
                              904 ; 280  |// Menu IDs
                              905 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              906 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              907 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              908 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              909 ; 285  |//sub parameters for this message:
                              910 ; 286  |#define RECORDER_START 0
                              911 ; 287  |#define RECORDER_PAUSE 0x2000
                              912 ; 288  |#define RECORDER_RESUME 0x4000
                              913 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              914 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              915 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              916 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              917 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              918 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              919 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              920 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              921 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              922 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              923 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              924 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              925 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              926 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              927 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              928 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              929 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              930 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              931 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              932 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              933 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                              934 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              935 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              936 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              937 ; 313  |
                              938 ; 314  |// Note that other versions of this file have different msg equates.
                              939 ; 315  |// If you change the system message ID's then you must
                              940 ; 316  |// also change the jump table in all menu *.asm
                              941 ; 317  |
                              942 ; 318  |// LED Message IDs
                              943 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              944 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              945 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              946 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              947 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              948 ; 324  |// If you change the LeD message ID's then you must
                              949 ; 325  |// also change the jump table in ledapi.asm
                              950 ; 326  |
                              951 ; 327  |#if (!defined(REMOVE_FM))
                              952 ; 328  |// FM Tuner Message IDs
                              953 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              954 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              955 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              956 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              957 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              958 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              959 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              960 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              961 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              962 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              963 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              964 ; 340  |//one parameter--the sensitivity in uV
                              965 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              966 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              967 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              968 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              969 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              970 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              971 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              972 ; 348  |#endif
                              973 ; 349  |
                              974 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              975 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              976 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              977 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              978 ; 354  |
                              979 ; 355  |
                              980 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              981 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              982 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              983 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              984 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              985 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              986 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              987 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              988 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              989 ; 365  |
                              990 ; 366  |#if (defined(USE_PLAYLIST3))
                              991 ; 367  |// Music Library
                              992 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              993 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              994 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              995 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                              996 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              997 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              998 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              999 ; 375  |
                             1000 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1001 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1002 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1003 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1004 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1005 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1006 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1007 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1008 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1009 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1010 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1011 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1012 ; 388  |
                             1013 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1014 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1015 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1016 ; 392  |
                             1017 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1018 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1019 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1020 ; 396  |
                             1021 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1022 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1023 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1024 ; 400  |
                             1025 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1026 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1027 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1028 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1029 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1030 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1031 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1032 ; 408  |
                             1033 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1034 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1035 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1036 ; 412  |
                             1037 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1038 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1039 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1040 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1041 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1042 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1043 ; 419  |
                             1044 ; 420  |#if defined(USE_PLAYLIST5)
                             1045 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1046 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1047 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1048 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1049 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1050 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1051 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1052 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1053 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1054 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1055 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1056 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1057 ; 433  |
                             1058 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1059 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1060 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1061 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1062 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1063 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1064 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1065 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1066 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1067 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1068 ; 444  |// Events
                             1069 ; 445  |// No event
                             1070 ; 446  |#define EVENT_NONE 0x000001   
                             1071 ; 447  |// A message has been posted
                             1072 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1073 ; 449  |// Run if wait time elapsed
                             1074 ; 450  |#define EVENT_TIMER 0x000004   
                             1075 ; 451  |// Run if a button event occured
                             1076 ; 452  |#define EVENT_BUTTON 0x000008   
                             1077 ; 453  |// Run if a background event occured
                             1078 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1079 ; 455  |// The executive should immediately repeat this module
                             1080 ; 456  |#define EVENT_REPEAT 0x000020   
                             1081 ; 457  |// Run the module's init routine
                             1082 ; 458  |#define EVENT_INIT 0x800000   
                             1083 ; 459  |
                             1084 ; 460  |#define EVENT_NONE_BITPOS 0
                             1085 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1086 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1087 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1088 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1089 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1090 ; 466  |#define EVENT_INIT_BITPOS 23
                             1091 ; 467  |
                             1092 ; 468  |// Parser Message Buffers
                             1093 ; 469  |#define ParserPlayBit 0
                             1094 ; 470  |#define ButtonPressBit 1
                             1095 ; 471  |#define ParserRwndBit 1
                             1096 ; 472  |#define ParserFfwdBit 2
                             1097 ; 473  |
                             1098 ; 474  |//NextSong Message Parameters
                             1099 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1100 ; 476  |#define NEXT_SONG 2             
                             1101 ; 477  |// ButtonPressBit1 cleared
                             1102 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1103 ; 479  |// ButtonPressBit1 set
                             1104 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1105 ; 481  |// NextSong + Ffwd
                             1106 ; 482  |#define NEXT_SONG_FFWD 4          
                             1107 ; 483  |
                             1108 ; 484  |//PrevSong Message Parameters
                             1109 ; 485  |// PrevSong + Stopped
                             1110 ; 486  |#define PREV_SONG 0          
                             1111 ; 487  |// PrevSong + Play
                             1112 ; 488  |#define PREV_SONG_PLAY 1          
                             1113 ; 489  |// PrevSong + Rwnd
                             1114 ; 490  |#define PREV_SONG_RWND 2          
                             1115 ; 491  |
                             1116 ; 492  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1117 ; 493  |
                             1118 ; 494  |
                             1119 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1120 ; 496  |
                             1121 ; 497  |
                             1122 
                             1124 
                             1125 ; 28   |
                             1126 ; 29   |#endif 
                             1127 
                             1129 
                             1130 ; 12   |#include "messages.h"
                             1131 
                             1133 
                             1134 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1135 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1136 ; 3    |// Message defs
                             1137 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1138 ; 5    |
                             1139 ; 6    |#if (!defined(MSGEQU_INC))
                             1140 ; 7    |#define MSGEQU_INC 1
                             1141 ; 8    |
                             1142 ; 9    |
                             1143 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1144 ; 11   |
                             1145 ; 12   |
                             1146 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1147 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1148 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1149 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1150 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1151 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1152 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1153 ; 20   |#define MSG_TYPE_LED 0x070000
                             1154 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1155 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1156 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1157 ; 24   |// Equalizer and other effects
                             1158 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1159 ; 26   |#if (defined(USE_PLAYLIST3))
                             1160 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1161 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1162 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1163 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1164 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1165 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1166 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1167 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1168 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1169 ; 36   |#if defined(USE_PLAYLIST5)
                             1170 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1171 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1172 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1173 ; 40   |
                             1174 ; 41   |// Message Structure Offsets
                             1175 ; 42   |#define MSG_Length 0
                             1176 ; 43   |#define MSG_ID 1
                             1177 ; 44   |#define MSG_Argument1 2
                             1178 ; 45   |#define MSG_Argument2 3
                             1179 ; 46   |#define MSG_Argument3 4
                             1180 ; 47   |#define MSG_Argument4 5
                             1181 ; 48   |#define MSG_Argument5 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1182 ; 49   |#define MSG_Argument6 7
                             1183 ; 50   |
                             1184 ; 51   |
                             1185 ; 52   |
                             1186 ; 53   |// LCD Message IDs
                             1187 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1188 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1189 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1190 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1191 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1192 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1193 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1194 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1195 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1196 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1197 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1198 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1199 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1200 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1201 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1202 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1203 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1204 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1205 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1206 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1207 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1208 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1209 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1210 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1211 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1212 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1213 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1214 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1215 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1216 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1217 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1218 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1219 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1220 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1221 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1222 ; 89   |//Param1 = left
                             1223 ; 90   |//Param2 = top
                             1224 ; 91   |//Param3 = right
                             1225 ; 92   |//Param4 = bottom
                             1226 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1227 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1228 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1229 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1230 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1231 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1232 ; 99   |
                             1233 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1234 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1235 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1236 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1237 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1238 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1239 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1240 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1241 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1242 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1243 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1244 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1245 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1246 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             1247 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1248 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1249 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1250 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1251 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1252 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1253 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1254 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1255 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1256 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1257 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1258 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1259 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1260 ; 127  |
                             1261 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1262 ; 129  |
                             1263 ; 130  |#if defined(CLCD_16BIT)
                             1264 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1265 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1266 ; 133  |
                             1267 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1268 ; 135  |#else 
                             1269 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1270 ; 137  |#endif
                             1271 ; 138  |
                             1272 ; 139  |// If you change the LCD message ID's then you must
                             1273 ; 140  |// also change the jump table in lcdapi.asm
                             1274 ; 141  |
                             1275 ; 142  |// Character LCD Message IDs
                             1276 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1277 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1278 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1279 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1280 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1281 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1282 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1283 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1284 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1285 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1286 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1287 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1288 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1289 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1290 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1291 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1292 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1293 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1294 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1295 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1296 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1297 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1298 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1299 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1300 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1301 ; 168  |// also change the jump table in lcdapi.asm
                             1302 ; 169  |
                             1303 ; 170  |// Decoder Message IDs
                             1304 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1305 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1306 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1307 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1308 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1309 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1310 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1311 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1312 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1313 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1314 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1315 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1316 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1317 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1318 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1319 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1320 ; 187  |// If you change the Decoder message ID's, then you must
                             1321 ; 188  |// also change the jump table in decoder_overlay.asm
                             1322 ; 189  |// and in dec_adpcm_overlay.asm.
                             1323 ; 190  |
                             1324 ; 191  |// Encoder Message IDs
                             1325 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1326 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1327 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1328 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1329 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1330 ; 197  |// If you change the Encoder message ID's, then you must
                             1331 ; 198  |// also change the jump table in all encoder overlay modules.
                             1332 ; 199  |
                             1333 ; 200  |// Parser Message IDs
                             1334 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1335 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1336 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1337 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1338 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1339 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1340 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1341 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1342 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1343 ; 210  |// If you change the Parser message ID's, then you must
                             1344 ; 211  |// also change the jump table in parser.asm
                             1345 ; 212  |
                             1346 ; 213  |// Button Message IDs
                             1347 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1348 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1349 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1350 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1351 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1352 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1353 ; 220  |
                             1354 ; 221  |// Mixer Message IDs
                             1355 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1356 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1357 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1358 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1359 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1360 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1361 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1362 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1363 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1364 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1365 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1366 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1367 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1368 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1369 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1370 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1371 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1372 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1373 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1374 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1375 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1376 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1377 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1378 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1379 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1380 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1381 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1382 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1383 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1384 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1385 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1386 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1387 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1388 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1389 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1390 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1391 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1392 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1393 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1394 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1395 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1396 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1397 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1398 ; 265  |// If you change the mixer message ID's then you must
                             1399 ; 266  |// also change the jump table in mixer.asm
                             1400 ; 267  |#define MIXER_ON 0
                             1401 ; 268  |#define MIXER_OFF 1
                             1402 ; 269  |
                             1403 ; 270  |
                             1404 ; 271  |// System Message IDs
                             1405 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1406 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1407 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1408 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1409 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1410 ; 277  |// If you change the system message ID's then you must
                             1411 ; 278  |// also change the jump table in systemapi.asm
                             1412 ; 279  |
                             1413 ; 280  |// Menu IDs
                             1414 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1415 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1416 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1417 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1418 ; 285  |//sub parameters for this message:
                             1419 ; 286  |#define RECORDER_START 0
                             1420 ; 287  |#define RECORDER_PAUSE 0x2000
                             1421 ; 288  |#define RECORDER_RESUME 0x4000
                             1422 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1423 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1424 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1425 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1426 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1427 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1428 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1429 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1430 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1431 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1432 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1433 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1434 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1435 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1436 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1437 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1438 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1439 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1440 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1441 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1442 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1443 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1444 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1445 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1446 ; 313  |
                             1447 ; 314  |// Note that other versions of this file have different msg equates.
                             1448 ; 315  |// If you change the system message ID's then you must
                             1449 ; 316  |// also change the jump table in all menu *.asm
                             1450 ; 317  |
                             1451 ; 318  |// LED Message IDs
                             1452 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1453 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1454 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1455 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1456 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1457 ; 324  |// If you change the LeD message ID's then you must
                             1458 ; 325  |// also change the jump table in ledapi.asm
                             1459 ; 326  |
                             1460 ; 327  |#if (!defined(REMOVE_FM))
                             1461 ; 328  |// FM Tuner Message IDs
                             1462 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1463 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1464 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1465 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1466 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1467 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1468 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1469 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1470 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1471 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1472 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1473 ; 340  |//one parameter--the sensitivity in uV
                             1474 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1475 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1476 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1477 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1478 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1479 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1480 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1481 ; 348  |#endif
                             1482 ; 349  |
                             1483 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1484 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1485 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1486 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1487 ; 354  |
                             1488 ; 355  |
                             1489 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1490 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1491 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1492 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1493 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1494 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1495 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1496 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1497 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1498 ; 365  |
                             1499 ; 366  |#if (defined(USE_PLAYLIST3))
                             1500 ; 367  |// Music Library
                             1501 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1502 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1503 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1504 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1505 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1506 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1507 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1508 ; 375  |
                             1509 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1510 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1511 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1512 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1513 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1514 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1515 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1516 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1517 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1518 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1519 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1520 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1521 ; 388  |
                             1522 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1523 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1524 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1525 ; 392  |
                             1526 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1527 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1528 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1529 ; 396  |
                             1530 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1531 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1532 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1533 ; 400  |
                             1534 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1535 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1536 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1537 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1538 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1539 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1540 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1541 ; 408  |
                             1542 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1543 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1544 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1545 ; 412  |
                             1546 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1547 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1548 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1549 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1550 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1551 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1552 ; 419  |
                             1553 ; 420  |#if defined(USE_PLAYLIST5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1554 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1555 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1556 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1557 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1558 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1559 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1560 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1561 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1562 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1563 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1564 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1565 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1566 ; 433  |
                             1567 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1568 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1569 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1570 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1571 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1572 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1573 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1574 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1575 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1576 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1577 ; 444  |// Events
                             1578 ; 445  |// No event
                             1579 ; 446  |#define EVENT_NONE 0x000001   
                             1580 ; 447  |// A message has been posted
                             1581 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1582 ; 449  |// Run if wait time elapsed
                             1583 ; 450  |#define EVENT_TIMER 0x000004   
                             1584 ; 451  |// Run if a button event occured
                             1585 ; 452  |#define EVENT_BUTTON 0x000008   
                             1586 ; 453  |// Run if a background event occured
                             1587 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1588 ; 455  |// The executive should immediately repeat this module
                             1589 ; 456  |#define EVENT_REPEAT 0x000020   
                             1590 ; 457  |// Run the module's init routine
                             1591 ; 458  |#define EVENT_INIT 0x800000   
                             1592 ; 459  |
                             1593 ; 460  |#define EVENT_NONE_BITPOS 0
                             1594 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1595 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1596 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1597 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1598 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1599 ; 466  |#define EVENT_INIT_BITPOS 23
                             1600 ; 467  |
                             1601 ; 468  |// Parser Message Buffers
                             1602 ; 469  |#define ParserPlayBit 0
                             1603 ; 470  |#define ButtonPressBit 1
                             1604 ; 471  |#define ParserRwndBit 1
                             1605 ; 472  |#define ParserFfwdBit 2
                             1606 ; 473  |
                             1607 ; 474  |//NextSong Message Parameters
                             1608 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1609 ; 476  |#define NEXT_SONG 2             
                             1610 ; 477  |// ButtonPressBit1 cleared
                             1611 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1612 ; 479  |// ButtonPressBit1 set
                             1613 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1614 ; 481  |// NextSong + Ffwd
                             1615 ; 482  |#define NEXT_SONG_FFWD 4          
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1616 ; 483  |
                             1617 ; 484  |//PrevSong Message Parameters
                             1618 ; 485  |// PrevSong + Stopped
                             1619 ; 486  |#define PREV_SONG 0          
                             1620 ; 487  |// PrevSong + Play
                             1621 ; 488  |#define PREV_SONG_PLAY 1          
                             1622 ; 489  |// PrevSong + Rwnd
                             1623 ; 490  |#define PREV_SONG_RWND 2          
                             1624 ; 491  |
                             1625 ; 492  |
                             1626 ; 493  |
                             1627 ; 494  |
                             1628 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1629 ; 496  |
                             1630 ; 497  |
                             1631 
                             1633 
                             1634 ; 13   |#include "mainmenu.h"
                             1635 
                             1637 
                             1638 ; 1    |#ifndef _MAIN_MENU_H
                             1639 ; 2    |#define _MAIN_MENU_H
                             1640 ; 3    |
                             1641 ; 4    |// menus in mainmenu
                             1642 ; 5    |#define MAINMENU_FIRST  0
                             1643 ; 6    |
                             1644 ; 7    |enum _MENU_ID
                             1645 ; 8    |{
                             1646 ; 9    |        MENU_MUSIC = 0,
                             1647 ; 10   |#ifdef JPEG_APP
                             1648 ; 11   |        MENU_JPEG_DISPLAY,
                             1649 ; 12   |#endif
                             1650 ; 13   |#ifdef MOTION_VIDEO
                             1651 ; 14   |        MENU_MVIDEO,
                             1652 ; 15   |#endif
                             1653 ; 16   |        MENU_VOICE,
                             1654 ; 17   |
                             1655 ; 18   |/*This version does not use PL5
                             1656 ; 19   |#ifdef USE_PLAYLIST5
                             1657 ; 20   |#ifndef REMOVE_FM
                             1658 ; 21   |    MENU_FMREC,
                             1659 ; 22   |#endif
                             1660 ; 23   |    MENU_LINEIN,
                             1661 ; 24   |#ifdef AUDIBLE
                             1662 ; 25   |        MENU_AUDIBLE,
                             1663 ; 26   |#endif
                             1664 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             1665 ; 28   |*/
                             1666 ; 29   |
                             1667 ; 30   |#ifdef USE_PLAYLIST3
                             1668 ; 31   |#ifdef AUDIBLE
                             1669 ; 32   |        MENU_AUDIBLE,
                             1670 ; 33   |#endif
                             1671 ; 34   |#endif
                             1672 ; 35   |#ifndef REMOVE_FM
                             1673 ; 36   |        MENU_FMTUNER,
                             1674 ; 37   |#endif
                             1675 ; 38   |        MENU_RECORD,
                             1676 ; 39   |        MENU_SETTINGS,
                             1677 ; 40   |        MENU_SHUTDOWN,
                             1678 ; 41   |        MENU_TIME_DATE,
                             1679 ; 42   |        MENU_AB,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1680 ; 43   |        MENU_DELETE,
                             1681 ; 44   |        MENU_ABOUT,
                             1682 ; 45   |#ifdef SPECTRUM_ANAL
                             1683 ; 46   |        MENU_SPECTROGRAM,
                             1684 ; 47   |#endif
                             1685 ; 48   |        MENU_MAIN_EXIT
                             1686 ; 49   |};
                             1687 ; 50   |
                             1688 ; 51   |
                             1689 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             1690 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             1691 ; 54   |
                             1692 ; 55   |#ifdef S6B33B0A_LCD
                             1693 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             1694 ; 57   |#endif
                             1695 ; 58   |
                             1696 ; 59   |#ifdef SED15XX_LCD
                             1697 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             1698 ; 61   |#endif
                             1699 ; 62   |
                             1700 ; 63   |
                             1701 ; 64   |// Media error constants
                             1702 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             1703 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             1704 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             1705 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             1706 ; 69   |// supported in the current code.)
                             1707 ; 70   |
                             1708 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             1709 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             1710 ; 73   |
                             1711 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             1712 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             1713 ; 76   |
                             1714 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             1715 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             1716 ; 79   |
                             1717 ; 80   |#ifdef USE_PLAYLIST3
                             1718 ; 81   |extern INT  g_current_index;
                             1719 ; 82   |extern INT  g_current_size;
                             1720 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             1721 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             1722 ; 85   |extern INT  g_iFileHandle;
                             1723 ; 86   |extern INT  g_ML_save_on_exit;
                             1724 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             1725 ; 88   |#endif  // USE_PLAYLIST3
                             1726 ; 89   |
                             1727 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             1728 ; 91   |//  Prototypes
                             1729 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             1730 ; 93   |#ifdef USE_PLAYLIST3
                             1731 ; 94   |void _reentrant ML_building_engine_init(void);
                             1732 ; 95   |#endif  // USE_PLAYLIST3
                             1733 ; 96   |
                             1734 ; 97   |#endif
                             1735 
                             1737 
                             1738 ; 14   |#include "resource.h"
                             1739 
                             1741 
                             1742 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1743 ; 2    |//  Do not edit it directly.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1744 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1745 ; 4    |
                             1746 ; 5    |
                             1747 ; 6    |
                             1748 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1749 ; 8    |//  Do not edit it directly.
                             1750 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1751 ; 10   |
                             1752 ; 11   |
                             1753 ; 12   |
                             1754 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1755 ; 14   |//  Do not edit it directly.
                             1756 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1757 ; 16   |
                             1758 ; 17   |
                             1759 ; 18   |
                             1760 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1761 ; 20   |//  Do not edit it directly.
                             1762 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1763 ; 22   |
                             1764 ; 23   |
                             1765 ; 24   |
                             1766 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1767 ; 26   |//  Do not edit it directly.
                             1768 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1769 ; 28   |
                             1770 ; 29   |
                             1771 ; 30   |
                             1772 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1773 ; 32   |//  Do not edit it directly.
                             1774 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1775 ; 34   |
                             1776 ; 35   |
                             1777 ; 36   |
                             1778 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1779 ; 38   |//  Do not edit it directly.
                             1780 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1781 ; 40   |
                             1782 ; 41   |
                             1783 ; 42   |
                             1784 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1785 ; 44   |//  Do not edit it directly.
                             1786 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                             1787 ; 46   |
                             1788 ; 47   |
                             1789 ; 48   |
                             1790 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1791 ; 50   |//  Do not edit it directly.
                             1792 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1793 ; 52   |
                             1794 ; 53   |
                             1795 ; 54   |
                             1796 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1797 ; 56   |//  Do not edit it directly.
                             1798 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1799 ; 58   |
                             1800 ; 59   |
                             1801 ; 60   |
                             1802 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1803 ; 62   |//  Do not edit it directly.
                             1804 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1805 ; 64   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1806 ; 65   |
                             1807 ; 66   |
                             1808 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1809 ; 68   |//  Do not edit it directly.
                             1810 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1811 ; 70   |
                             1812 ; 71   |
                             1813 ; 72   |
                             1814 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1815 ; 74   |//  Do not edit it directly.
                             1816 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1817 ; 76   |
                             1818 ; 77   |
                             1819 ; 78   |
                             1820 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1821 ; 80   |//  Do not edit it directly.
                             1822 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1823 ; 82   |
                             1824 ; 83   |
                             1825 ; 84   |
                             1826 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1827 ; 86   |//  Do not edit it directly.
                             1828 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1829 ; 88   |
                             1830 ; 89   |
                             1831 ; 90   |
                             1832 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1833 ; 92   |//  Do not edit it directly.
                             1834 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1835 ; 94   |
                             1836 ; 95   |
                             1837 ; 96   |
                             1838 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1839 ; 98   |//  Do not edit it directly.
                             1840 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1841 ; 100  |
                             1842 ; 101  |
                             1843 ; 102  |
                             1844 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1845 ; 104  |//  Do not edit it directly.
                             1846 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1847 ; 106  |
                             1848 ; 107  |
                             1849 ; 108  |
                             1850 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1851 ; 110  |//  Do not edit it directly.
                             1852 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1853 ; 112  |
                             1854 ; 113  |
                             1855 ; 114  |
                             1856 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1857 ; 116  |//  Do not edit it directly.
                             1858 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1859 ; 118  |
                             1860 ; 119  |
                             1861 ; 120  |
                             1862 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1863 ; 122  |//  Do not edit it directly.
                             1864 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1865 ; 124  |
                             1866 ; 125  |
                             1867 ; 126  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1868 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1869 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1870 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1871 ; 130  |// LCD example resource listing
                             1872 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1873 ; 132  |
                             1874 ; 133  |#if (!defined(resources))
                             1875 ; 134  |#define resources 1
                             1876 ; 135  |
                             1877 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1878 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1879 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1880 ; 139  |
                             1881 ; 140  |#define VERSION_MAJOR 3
                             1882 ; 141  |#define VERSION_MIDDLE 200
                             1883 ; 142  |#define VERSION_MINOR 910
                             1884 ; 143  |
                             1885 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1886 ; 145  |#define NUMBER_OF_PRESETS 10
                             1887 ; 146  |
                             1888 ; 147  |
                             1889 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1890 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1891 ; 150  |//  the resource index cache if it was added.
                             1892 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1893 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1894 ; 153  |
                             1895 ; 154  |//$FILENAME searchdirectory.src
                             1896 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1897 ; 156  |//$FILENAME shortdirmatch.src
                             1898 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1899 ; 158  |//$FILENAME fopen.src
                             1900 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1901 ; 160  |//$FILENAME musicmenu.src
                             1902 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1903 ; 162  |//$FILENAME changepath.src
                             1904 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1905 ; 164  |//$FILENAME _openandverifyslot.src
                             1906 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1907 ; 166  |//$FILENAME _loadslot.src
                             1908 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1909 ; 168  |//$FILENAME getname.src
                             1910 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                             1911 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1912 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1913 ; 172  |//$FILENAME sethandleforsearch.src
                             1914 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1915 ; 174  |//$FILENAME wmaWrap.src
                             1916 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1917 ; 176  |//$FILENAME extractfilename.src
                             1918 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1919 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1920 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1921 ; 180  |//$FILENAME SoftTimerMod.src
                             1922 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1923 ; 182  |//$FILENAME GetShortfilename.src
                             1924 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1925 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1926 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1927 ; 186  |//$FILENAME playerstatemachine.src
                             1928 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1929 ; 188  |//$FILENAME SysMod.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1930 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1931 ; 190  |//$FILENAME drm_b64_decodew.src
                             1932 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1933 ; 192  |//$FILENAME discardtrailigperiods.src
                             1934 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1935 ; 194  |//$FILENAME uppercase.src
                             1936 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1937 ; 196  |//$FILENAME strlength.src
                             1938 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1939 ; 198  |//$FILENAME ConverToShortname.src
                             1940 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1941 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1942 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1943 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1944 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1945 ; 204  |//$FILENAME drm_sst_closekey.src
                             1946 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1947 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1948 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1949 ; 208  |//$FILENAME freehandle.src
                             1950 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1951 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1952 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1953 ; 212  |//$FILENAME _parselicenseattributes.src
                             1954 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1955 ; 214  |//$FILENAME variablesecstategetorset.src
                             1956 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1957 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1958 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1959 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1960 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1961 ; 220  |//$FILENAME display.src
                             1962 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1963 ; 222  |//$FILENAME DisplayModule.src
                             1964 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1965 ; 224  |//$FILENAME extractpath.src
                             1966 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1967 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1968 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1969 ; 228  |//$FILENAME _getprivatekey.src
                             1970 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1971 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1972 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                             1973 ; 232  |//$FILENAME drm_hds_openslot.src
                             1974 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1975 ; 234  |//$FILENAME fclose.src
                             1976 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1977 ; 236  |//$FILENAME drm_cphr_init.src
                             1978 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1979 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1980 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1981 ; 240  |//$FILENAME drm_mgr_bind.src
                             1982 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1983 ; 242  |//$FILENAME _decryptcontentkey.src
                             1984 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1985 ; 244  |//$FILENAME drm_mac_inv32.src
                             1986 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1987 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1988 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1989 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1990 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1991 ; 250  |//$FILENAME drm_dcp_getattribute.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1992 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1993 ; 252  |//$FILENAME effectsmodules.src
                             1994 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1995 ; 254  |//$FILENAME janusx.src
                             1996 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1997 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1998 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1999 ; 258  |//$FILENAME eval.src
                             2000 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             2001 ; 260  |//$FILENAME _verifyslothash.src
                             2002 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             2003 ; 262  |//$FILENAME januscommon.src
                             2004 ; 263  |#define RSRC_JANUS_COMMON 55    
                             2005 ; 264  |//$FILENAME changecase.src
                             2006 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             2007 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             2008 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             2009 ; 268  |//$FILENAME _loadlicenseattributes.src
                             2010 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             2011 ; 270  |//$FILENAME drm_hds_slotseek.src
                             2012 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             2013 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             2014 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             2015 ; 274  |//$FILENAME drm_levl_performoperations.src
                             2016 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             2017 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             2018 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             2019 ; 278  |//$FILENAME drm_lst_getlicense.src
                             2020 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             2021 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             2022 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             2023 ; 282  |//$FILENAME oem_writefile.src
                             2024 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             2025 ; 284  |//$FILENAME drm_sst_getdata.src
                             2026 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             2027 ; 286  |//$FILENAME updatehandlemode.src
                             2028 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             2029 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             2030 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             2031 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             2032 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             2033 ; 292  |//$FILENAME doplay_p.src
                             2034 ; 293  |#define RSRC_DOPLAY_P 70    
                             2035 ; 294  |//$FILENAME fatwritep.src
                             2036 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             2037 ; 296  |//$FILENAME findfirst.src
                             2038 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             2039 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             2040 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             2041 ; 300  |//$FILENAME changetorootdirectory.src
                             2042 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             2043 ; 302  |//$FILENAME _findkeypair.src
                             2044 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             2045 ; 304  |//$FILENAME variablemachinegetorset.src
                             2046 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             2047 ; 306  |//$FILENAME _hdsslotenumnext.src
                             2048 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             2049 ; 308  |//$FILENAME getlspubkey.src
                             2050 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             2051 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             2052 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             2053 ; 312  |//$FILENAME drm_utl_decodekid.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2054 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             2055 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             2056 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             2057 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             2058 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             2059 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             2060 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             2061 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             2062 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             2063 ; 322  |//$FILENAME aes_enc.src
                             2064 ; 323  |#define RSRC_AES_ENC 85    
                             2065 ; 324  |//$FILENAME getprivkey.src
                             2066 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             2067 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             2068 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             2069 ; 328  |//$FILENAME playlist_codebank.src
                             2070 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             2071 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             2072 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             2073 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             2074 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             2075 ; 334  |//$FILENAME _getdevicecert.src
                             2076 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             2077 ; 336  |//$FILENAME drm_lic_reportactions.src
                             2078 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             2079 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             2080 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             2081 ; 340  |//$FILENAME _basicheaderchecks.src
                             2082 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             2083 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             2084 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             2085 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             2086 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             2087 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             2088 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             2089 ; 348  |//$FILENAME drm_lst_open.src
                             2090 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             2091 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             2092 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             2093 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             2094 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             2095 ; 354  |//$FILENAME oem_openfile.src
                             2096 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                             2097 ; 356  |//$FILENAME _getdrmfullpathname.src
                             2098 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             2099 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             2100 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             2101 ; 360  |//$FILENAME _applydiffstostore.src
                             2102 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             2103 ; 362  |//$FILENAME drm_sst_setdata.src
                             2104 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             2105 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             2106 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             2107 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2108 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2109 ; 368  |//$FILENAME playerlib_extra.src
                             2110 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2111 ; 370  |//$FILENAME wmaCommon.src
                             2112 ; 371  |#define RSRC_WMA_COMMON 109    
                             2113 ; 372  |//$FILENAME wmainit.src
                             2114 ; 373  |#define RSRC_WMA_INIT 110    
                             2115 ; 374  |//$FILENAME playlist2traverse_codebank.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2116 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2117 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2118 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2119 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2120 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2121 ; 380  |//$FILENAME drm_hds_closestore.src
                             2122 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2123 ; 382  |//$FILENAME _hdsloadsrn.src
                             2124 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2125 ; 384  |//$FILENAME _loadproritizedlist.src
                             2126 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2127 ; 386  |//$FILENAME drm_lst_initenum.src
                             2128 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2129 ; 388  |//$FILENAME _loadattributesintocache.src
                             2130 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2131 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2132 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2133 ; 392  |
                             2134 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2135 ; 394  |//  Menu Modules (codebanks)
                             2136 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2137 ; 396  |//$FILENAME mainmenu.src
                             2138 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2139 ; 398  |//$FILENAME displaylists.src
                             2140 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2141 ; 400  |
                             2142 ; 401  |//$FILENAME voicemenu.src
                             2143 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2144 ; 403  |//$FILENAME fmtunermenu.src
                             2145 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2146 ; 405  |//$FILENAME recorderstatemachine.src
                             2147 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2148 ; 407  |
                             2149 ; 408  |//$FILENAME eqmenu.src
                             2150 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2151 ; 410  |//$FILENAME playmodemenu.src
                             2152 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2153 ; 412  |//$FILENAME contrastmenu.src
                             2154 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2155 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2156 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2157 ; 416  |//$FILENAME timedatemenu.src
                             2158 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                             2159 ; 418  |//$FILENAME settimemenu.src
                             2160 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2161 ; 420  |//$FILENAME setdatemenu.src
                             2162 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2163 ; 422  |//$FILENAME settingsmenu.src
                             2164 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2165 ; 424  |//$FILENAME string_system_menu.src
                             2166 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2167 ; 426  |//$FILENAME deletemenu.src
                             2168 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2169 ; 428  |//$FILENAME aboutmenu.src
                             2170 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2171 ; 430  |
                             2172 ; 431  |//$FILENAME spectrogram.src
                             2173 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2174 ; 433  |
                             2175 ; 434  |//$FILENAME motionvideomenu.src
                             2176 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2177 ; 436  |//$FILENAME motionvideomenuinitstate.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2178 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2179 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2180 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2181 ; 440  |//$FILENAME jpegmanualmenu.src
                             2182 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2183 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2184 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2185 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2186 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2187 ; 446  |//$FILENAME albumartmenu.src
                             2188 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2189 ; 448  |//$FILENAME jpegfileutilextra.src
                             2190 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2191 ; 450  |
                             2192 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2193 ; 452  |// General Modules
                             2194 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2195 ; 454  |//$FILENAME MixMod.src
                             2196 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2197 ; 456  |//$FILENAME TunerModule.src
                             2198 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2199 ; 458  |//$FILENAME geqoverlay.src
                             2200 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2201 ; 460  |
                             2202 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2203 ; 462  |// Decoders/Encoders
                             2204 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2205 ; 464  |//$FILENAME DecMod.src
                             2206 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2207 ; 466  |//$FILENAME mp3p.src
                             2208 ; 467  |#define RSRC_MP3P_CODE 149    
                             2209 ; 468  |//$FILENAME mp3x.src
                             2210 ; 469  |#define RSRC_MP3X_CODE 150    
                             2211 ; 470  |//$FILENAME mp3y.src
                             2212 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2213 ; 472  |//$FILENAME janusp.src
                             2214 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2215 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2216 ; 475  |
                             2217 ; 476  |//$FILENAME decadpcmimamod.src
                             2218 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2219 ; 478  |//$FILENAME dec_adpcmp.src
                             2220 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2221 ; 480  |//$FILENAME dec_adpcmx.src
                             2222 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2223 ; 482  |//$FILENAME dec_adpcmy.src
                             2224 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2225 ; 484  |
                             2226 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2227 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2228 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2229 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2230 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2231 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2232 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2233 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2234 ; 493  |
                             2235 ; 494  |//$FILENAME encadpcmimamod.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2236 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2237 ; 496  |//$FILENAME enc_adpcmp.src
                             2238 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2239 ; 498  |//$FILENAME enc_adpcmx.src
                             2240 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2241 ; 500  |//$FILENAME enc_adpcmy.src
                             2242 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2243 ; 502  |
                             2244 ; 503  |//$FILENAME jpeg_p.src
                             2245 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2246 ; 505  |//$FILENAME jpeg_x.src
                             2247 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2248 ; 507  |//$FILENAME jpeg_y.src
                             2249 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2250 ; 509  |//$FILENAME jpeg2_y.src
                             2251 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2252 ; 511  |//$FILENAME bmp2_y.src
                             2253 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2254 ; 513  |//$FILENAME bmp_p.src
                             2255 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2256 ; 515  |
                             2257 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2258 ; 517  |//$FILENAME smvjpeg_x.src
                             2259 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2260 ; 519  |//$FILENAME smvjpeg_y.src
                             2261 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2262 ; 521  |
                             2263 ; 522  |
                             2264 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2265 ; 524  |// System Settings
                             2266 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2267 ; 526  |//$FILENAME settings.src
                             2268 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2269 ; 528  |
                             2270 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2271 ; 530  |// Media Device Drivers
                             2272 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2273 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2274 ; 533  |//$FILENAME null.src
                             2275 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2276 ; 535  |//$FILENAME null.src
                             2277 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2278 ; 537  |
                             2279 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2280 ; 539  |//  PlayState resources
                             2281 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2282 ; 541  |//$FILENAME play_icon_with_border.src
                             2283 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2284 ; 543  |//$FILENAME pause_icon_with_border.src
                             2285 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2286 ; 545  |//$FILENAME stop_icon_with_border.src
                             2287 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2288 ; 547  |//$FILENAME record_icon_with_border.src
                             2289 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2290 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2291 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2292 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2293 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2294 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2295 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2296 ; 555  |
                             2297 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2298 ; 557  |//  PlayMode resources
                             2299 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2300 ; 559  |//$FILENAME repeatall_icon.src
                             2301 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2302 ; 561  |//$FILENAME repeatsong_icon.src
                             2303 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2304 ; 563  |//$FILENAME shuffle_icon.src
                             2305 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2306 ; 565  |//$FILENAME random_icon.src
                             2307 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2308 ; 567  |//$FILENAME repeatallclear_icon.src
                             2309 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2310 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2311 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2312 ; 571  |//$FILENAME shuffleclear_icon.src
                             2313 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2314 ; 573  |
                             2315 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2316 ; 575  |//  Battery Status
                             2317 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2318 ; 577  |//$FILENAME battery_00.src
                             2319 ; 578  |#define RSRC_BATTERY_00 190    
                             2320 ; 579  |//$FILENAME battery_01.src
                             2321 ; 580  |#define RSRC_BATTERY_01 191    
                             2322 ; 581  |//$FILENAME battery_02.src
                             2323 ; 582  |#define RSRC_BATTERY_02 192    
                             2324 ; 583  |//$FILENAME battery_03.src
                             2325 ; 584  |#define RSRC_BATTERY_03 193    
                             2326 ; 585  |//$FILENAME battery_04.src
                             2327 ; 586  |#define RSRC_BATTERY_04 194    
                             2328 ; 587  |//$FILENAME battery_05.src
                             2329 ; 588  |#define RSRC_BATTERY_05 195    
                             2330 ; 589  |//$FILENAME battery_06.src
                             2331 ; 590  |#define RSRC_BATTERY_06 196    
                             2332 ; 591  |//$FILENAME battery_07.src
                             2333 ; 592  |#define RSRC_BATTERY_07 197    
                             2334 ; 593  |//$FILENAME battery_08.src
                             2335 ; 594  |#define RSRC_BATTERY_08 198    
                             2336 ; 595  |//$FILENAME battery_09.src
                             2337 ; 596  |#define RSRC_BATTERY_09 199    
                             2338 ; 597  |//$FILENAME battery_10.src
                             2339 ; 598  |#define RSRC_BATTERY_10 200    
                             2340 ; 599  |
                             2341 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2342 ; 601  |//  System Icons
                             2343 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2344 ; 603  |//$FILENAME disk_small.src
                             2345 ; 604  |#define RSRC_DISK_ICON 201    
                             2346 ; 605  |//$FILENAME lock_small.src
                             2347 ; 606  |#define RSRC_LOCK_ICON 202    
                             2348 ; 607  |//$FILENAME icon_music_mode.src
                             2349 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2350 ; 609  |//$FILENAME icon_voice_mode.src
                             2351 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2352 ; 611  |
                             2353 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2354 ; 613  |// Volume Bitmaps
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2355 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2356 ; 615  |//$FILENAME icon_vol_00.src
                             2357 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2358 ; 617  |//$FILENAME icon_vol_01.src
                             2359 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2360 ; 619  |//$FILENAME icon_vol_02.src
                             2361 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2362 ; 621  |//$FILENAME icon_vol_03.src
                             2363 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2364 ; 623  |//$FILENAME icon_vol_04.src
                             2365 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2366 ; 625  |//$FILENAME icon_vol_05.src
                             2367 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2368 ; 627  |//$FILENAME icon_vol_06.src
                             2369 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2370 ; 629  |//$FILENAME icon_vol_07.src
                             2371 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2372 ; 631  |//$FILENAME icon_vol_08.src
                             2373 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2374 ; 633  |//$FILENAME icon_vol_09.src
                             2375 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2376 ; 635  |//$FILENAME icon_vol_10.src
                             2377 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2378 ; 637  |//$FILENAME icon_vol_11.src
                             2379 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2380 ; 639  |//$FILENAME icon_vol_12.src
                             2381 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2382 ; 641  |//$FILENAME icon_vol_13.src
                             2383 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2384 ; 643  |//$FILENAME icon_vol_14.src
                             2385 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2386 ; 645  |//$FILENAME icon_vol_15.src
                             2387 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2388 ; 647  |//$FILENAME icon_vol_16.src
                             2389 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2390 ; 649  |//$FILENAME icon_vol_17.src
                             2391 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2392 ; 651  |//$FILENAME icon_vol_18.src
                             2393 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2394 ; 653  |//$FILENAME icon_vol_19.src
                             2395 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2396 ; 655  |//$FILENAME icon_vol_20.src
                             2397 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2398 ; 657  |//$FILENAME icon_vol_21.src
                             2399 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2400 ; 659  |//$FILENAME icon_vol_22.src
                             2401 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2402 ; 661  |//$FILENAME icon_vol_23.src
                             2403 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2404 ; 663  |//$FILENAME icon_vol_24.src
                             2405 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2406 ; 665  |//$FILENAME icon_vol_25.src
                             2407 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2408 ; 667  |//$FILENAME icon_vol_26.src
                             2409 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2410 ; 669  |//$FILENAME icon_vol_27.src
                             2411 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2412 ; 671  |//$FILENAME icon_vol_28.src
                             2413 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2414 ; 673  |//$FILENAME icon_vol_29.src
                             2415 ; 674  |#define RSRC_ICON_VOL_29 234    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2416 ; 675  |//$FILENAME icon_vol_30.src
                             2417 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2418 ; 677  |//$FILENAME icon_vol_31.src
                             2419 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2420 ; 679  |
                             2421 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2422 ; 681  |// Splash Screen Stuff
                             2423 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2424 ; 683  |//$FILENAME st_bw1.src
                             2425 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2426 ; 685  |//$FILENAME siglogo1.src
                             2427 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2428 ; 687  |//$FILENAME siglogo2.src
                             2429 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2430 ; 689  |//$FILENAME siglogo3.src
                             2431 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2432 ; 691  |//$FILENAME siglogo4.src
                             2433 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2434 ; 693  |//$FILENAME siglogo5.src
                             2435 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2436 ; 695  |//$FILENAME siglogo6.src
                             2437 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2438 ; 697  |//$FILENAME siglogo7.src
                             2439 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2440 ; 699  |//$FILENAME siglogo8.src
                             2441 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2442 ; 701  |//$FILENAME siglogo9.src
                             2443 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2444 ; 703  |//$FILENAME siglogo10.src
                             2445 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2446 ; 705  |//$FILENAME siglogo11.src
                             2447 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2448 ; 707  |//$FILENAME siglogo12.src
                             2449 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2450 ; 709  |//$FILENAME siglogo13.src
                             2451 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2452 ; 711  |//$FILENAME siglogo.src
                             2453 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2454 ; 713  |
                             2455 ; 714  |//$FILENAME locked.src
                             2456 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                             2457 ; 716  |
                             2458 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2459 ; 718  |//  Shutdown
                             2460 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2461 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2462 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2463 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2464 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2465 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2466 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2467 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2468 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2469 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2470 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2471 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2472 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2473 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2474 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2475 ; 734  |//$FILENAME status_16_6_steps_6.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2476 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2477 ; 736  |
                             2478 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2479 ; 738  |// EQ
                             2480 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2481 ; 740  |//$FILENAME eq_clear_icon.src
                             2482 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2483 ; 742  |//$FILENAME rock_icon.src
                             2484 ; 743  |#define RSRC_ROCK_ICON 262    
                             2485 ; 744  |//$FILENAME jazz_icon.src
                             2486 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2487 ; 746  |//$FILENAME classic_icon.src
                             2488 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2489 ; 748  |//$FILENAME pop_icon.src
                             2490 ; 749  |#define RSRC_POP_ICON 265    
                             2491 ; 750  |//$FILENAME custom_icon.src
                             2492 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2493 ; 752  |
                             2494 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2495 ; 754  |// AB
                             2496 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2497 ; 756  |//$FILENAME ab_mark_a.src
                             2498 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2499 ; 758  |//$FILENAME ab_mark_b.src
                             2500 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2501 ; 760  |
                             2502 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2503 ; 762  |// Menu Display Resources
                             2504 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2505 ; 764  |//$FILENAME string_music_menu.src
                             2506 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2507 ; 766  |//$FILENAME string_mvideo_menu.src
                             2508 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2509 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2510 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2511 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2512 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                             2513 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2514 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2515 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2516 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2517 ; 776  |//$FILENAME string_voice_menu.src
                             2518 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2519 ; 778  |//$FILENAME string_audible_menu.src
                             2520 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2521 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2522 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2523 ; 782  |//$FILENAME string_settings_menu.src
                             2524 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2525 ; 784  |//$FILENAME string_eq_menu.src
                             2526 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2527 ; 786  |//$FILENAME string_playmode_menu.src
                             2528 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2529 ; 788  |//$FILENAME string_contrast_menu.src
                             2530 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2531 ; 790  |//$FILENAME string_pwrsavings_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2532 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2533 ; 792  |//$FILENAME string_time_date_menu.src
                             2534 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2535 ; 794  |//$FILENAME string_set_time_menu.src
                             2536 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2537 ; 796  |//$FILENAME string_set_date_menu.src
                             2538 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2539 ; 798  |//$FILENAME string_exit_menu.src
                             2540 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2541 ; 800  |//$FILENAME string_rock_menu.src
                             2542 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2543 ; 802  |//$FILENAME string_pop_menu.src
                             2544 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2545 ; 804  |//$FILENAME string_classic_menu.src
                             2546 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2547 ; 806  |//$FILENAME string_normal_menu.src
                             2548 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2549 ; 808  |//$FILENAME string_jazz_menu.src
                             2550 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2551 ; 810  |//$FILENAME string_repeat1_menu.src
                             2552 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2553 ; 812  |//$FILENAME string_repeatall_menu.src
                             2554 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2555 ; 814  |//$FILENAME string_shuffle_menu.src
                             2556 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2557 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2558 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2559 ; 818  |//$FILENAME string_disable_menu.src
                             2560 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2561 ; 820  |//$FILENAME string_1min_menu.src
                             2562 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2563 ; 822  |//$FILENAME string_2min_menu.src
                             2564 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2565 ; 824  |//$FILENAME string_5min_menu.src
                             2566 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2567 ; 826  |//$FILENAME string_10min_menu.src
                             2568 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2569 ; 828  |//$FILENAME string_system_menu.src
                             2570 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2571 ; 830  |//$FILENAME string_about_menu.src
                             2572 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2573 ; 832  |//$FILENAME string_delete_menu.src
                             2574 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                             2575 ; 834  |//$FILENAME string_record_menu.src
                             2576 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2577 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2578 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2579 ; 838  |
                             2580 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2581 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2582 ; 841  |
                             2583 ; 842  |//$FILENAME string_mb.src
                             2584 ; 843  |#define RSRC_STRING_MB 307    
                             2585 ; 844  |
                             2586 ; 845  |//$FILENAME internal_media.src
                             2587 ; 846  |#define RSRC_INT_MEDIA 308    
                             2588 ; 847  |//$FILENAME external_media.src
                             2589 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2590 ; 849  |
                             2591 ; 850  |//$FILENAME about_title.src
                             2592 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2593 ; 852  |//$FILENAME player_name.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2594 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2595 ; 854  |
                             2596 ; 855  |//$FILENAME settings_title.src
                             2597 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2598 ; 857  |//$FILENAME jpeg_display_title.src
                             2599 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2600 ; 859  |//$FILENAME erase_title.src
                             2601 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2602 ; 861  |
                             2603 ; 862  |//$FILENAME del_warning_no.src
                             2604 ; 863  |#define RSRC_DELETE_NO 315    
                             2605 ; 864  |//$FILENAME del_warning_yes.src
                             2606 ; 865  |#define RSRC_DELETE_YES 316    
                             2607 ; 866  |//$FILENAME del_warning_line1.src
                             2608 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2609 ; 868  |//$FILENAME del_warning_line2.src
                             2610 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2611 ; 870  |//$FILENAME lowbattery.src
                             2612 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2613 ; 872  |//$FILENAME vbr.src
                             2614 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2615 ; 874  |
                             2616 ; 875  |//$FILENAME string_song.src
                             2617 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2618 ; 877  |//$FILENAME string_voice.src
                             2619 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2620 ; 879  |
                             2621 ; 880  |//$FILENAME time_date_title.src
                             2622 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2623 ; 882  |//$FILENAME set_time_title.src
                             2624 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2625 ; 884  |//$FILENAME set_date_title.src
                             2626 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2627 ; 886  |//$FILENAME string_searching.src
                             2628 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2629 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2630 ; 889  |//  Save Changes
                             2631 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2632 ; 891  |//$FILENAME save_changes_yes.src
                             2633 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2634 ; 893  |//$FILENAME save_changes_no.src
                             2635 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2636 ; 895  |//$FILENAME save_changes_cancel.src
                             2637 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2638 ; 897  |//$FILENAME save_changes_clear.src
                             2639 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2640 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2641 ; 900  |//  Contrast
                             2642 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2643 ; 902  |//$FILENAME contrast_title.src
                             2644 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2645 ; 904  |//$FILENAME contrast_frame.src
                             2646 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2647 ; 906  |//$FILENAME contrast_level0.src
                             2648 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2649 ; 908  |//$FILENAME contrast_level1.src
                             2650 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2651 ; 910  |//$FILENAME contrast_level2.src
                             2652 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2653 ; 912  |//$FILENAME contrast_level3.src
                             2654 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2655 ; 914  |//$FILENAME contrast_level4.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2656 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2657 ; 916  |//$FILENAME contrast_level5.src
                             2658 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2659 ; 918  |//$FILENAME contrast_level6.src
                             2660 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2661 ; 920  |//$FILENAME contrast_level7.src
                             2662 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2663 ; 922  |//$FILENAME contrast_level8.src
                             2664 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2665 ; 924  |//$FILENAME contrast_level9.src
                             2666 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2667 ; 926  |//$FILENAME contrast_level10.src
                             2668 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2669 ; 928  |
                             2670 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2671 ; 930  |// Funclets
                             2672 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2673 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2674 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2675 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2676 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2677 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2678 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2679 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2680 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2681 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2682 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2683 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2684 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2685 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2686 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2687 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2688 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2689 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2690 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2691 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2692 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2693 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2694 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2695 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2696 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                             2697 ; 956  |//$FILENAME Funclet_StartProject.src
                             2698 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2699 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2700 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2701 ; 960  |//$FILENAME null.src
                             2702 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2703 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2704 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2705 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2706 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2707 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2708 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2709 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2710 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2711 ; 970  |//$FILENAME null.src
                             2712 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2713 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2714 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2715 ; 974  |//$FILENAME Funclet_SysGetVolume.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2716 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2717 ; 976  |//$FILENAME null.src
                             2718 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2719 ; 978  |//$FILENAME null.src
                             2720 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2721 ; 980  |//$FILENAME null.src
                             2722 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2723 ; 982  |//$FILENAME null.src
                             2724 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2725 ; 984  |//$FILENAME null.src
                             2726 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2727 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2728 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2729 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2730 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2731 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2732 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2733 ; 992  |//$FILENAME null.src
                             2734 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2735 ; 994  |//$FILENAME null.src
                             2736 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2737 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2738 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2739 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2740 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2741 ; 1000 |///////////////////////////////////////////////////////////////
                             2742 ; 1001 |// Sanyo FM Tuner Fuclet
                             2743 ; 1002 |///////////////////////////////////////////////////////////////
                             2744 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             2745 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             2746 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             2747 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             2748 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                             2749 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2750 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             2751 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                             2752 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             2753 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             2754 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                             2755 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             2756 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             2757 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2758 ; 1017 |
                             2759 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2760 ; 1019 |// WMA Resources
                             2761 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2762 ; 1021 |//$FILENAME wmaCore.src
                             2763 ; 1022 |#define RSRC_WMA_CORE 378    
                             2764 ; 1023 |//$FILENAME wmaMidLow.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2765 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2766 ; 1025 |//$FILENAME wmaHigh.src
                             2767 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2768 ; 1027 |//$FILENAME wmaHighMid.src
                             2769 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2770 ; 1029 |//$FILENAME wmaMid.src
                             2771 ; 1030 |#define RSRC_WMA_MID 382    
                             2772 ; 1031 |//$FILENAME wmaLow.src
                             2773 ; 1032 |#define RSRC_WMA_LOW 383    
                             2774 ; 1033 |//$FILENAME wmaX1mem.src
                             2775 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2776 ; 1035 |//$FILENAME wmaYmem.src
                             2777 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2778 ; 1037 |//$FILENAME wmaLXmem.src
                             2779 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2780 ; 1039 |//$FILENAME wmaLYmem.src
                             2781 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2782 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2783 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2784 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2785 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2786 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2787 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2788 ; 1047 |//$FILENAME drmpdcommon.src
                             2789 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2790 ; 1049 |//$FILENAME januswmasupport.src
                             2791 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2792 ; 1051 |//$FILENAME wmalicenseinit.src
                             2793 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2794 ; 1053 |//$FILENAME wma_tables.src
                             2795 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2796 ; 1055 |//$FILENAME janus_tables.src
                             2797 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2798 ; 1057 |//$FILENAME wma_constants.src
                             2799 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2800 ; 1059 |//$FILENAME janus_constants.src
                             2801 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2802 ; 1061 |//$FILENAME janus_xmem.src
                             2803 ; 1062 |#define RSRC_JANUS_X 398    
                             2804 ; 1063 |//$FILENAME janusy_data.src
                             2805 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2806 ; 1065 |
                             2807 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2808 ; 1067 |// Fonts -- these are last because they are very large
                             2809 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2810 ; 1069 |//$FILENAME font_table.src
                             2811 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2812 ; 1071 |//$FILENAME font_PGM.src
                             2813 ; 1072 |#define RSRC_PGM_8 401    
                             2814 ; 1073 |//$FILENAME font_SGMs.src
                             2815 ; 1074 |#define RSRC_SGMS_8 402    
                             2816 ; 1075 |//$FILENAME font_script_00.src
                             2817 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2818 ; 1077 |//$FILENAME font_scripts.src
                             2819 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2820 ; 1079 |//$FILENAME font_PDM.src
                             2821 ; 1080 |#define RSRC_PDM 405    
                             2822 ; 1081 |//$FILENAME font_SDMs.src
                             2823 ; 1082 |#define RSRC_SDMS 406    
                             2824 ; 1083 |//$FILENAME bitmap_warning.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2825 ; 1084 |#define RSRC_WARNING 407    
                             2826 ; 1085 |//$FILENAME bitmap_device_full.src
                             2827 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2828 ; 1087 |
                             2829 ; 1088 |
                             2830 ; 1089 |//$FILENAME lcd_controller_init.src
                             2831 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2832 ; 1091 |
                             2833 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2834 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2835 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2836 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2837 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2838 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2839 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2840 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2841 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2842 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2843 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2844 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2845 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2846 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2847 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2848 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2849 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2850 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2851 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2852 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2853 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2854 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2855 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2856 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2857 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2858 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2859 ; 1118 |
                             2860 ; 1119 |
                             2861 ; 1120 |//$FILENAME sysrecord.src
                             2862 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2863 ; 1122 |
                             2864 ; 1123 |//$FILENAME string_record_settings.src
                             2865 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2866 ; 1125 |//$FILENAME string_sample_rate.src
                             2867 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2868 ; 1127 |//$FILENAME string_encoder.src
                             2869 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2870 ; 1129 |//$FILENAME string_adpcm.src
                             2871 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2872 ; 1131 |//$FILENAME string_msadpcm.src
                             2873 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2874 ; 1133 |//$FILENAME string_imadpcm.src
                             2875 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2876 ; 1135 |//$FILENAME string_pcm.src
                             2877 ; 1136 |#define RSRC_STRING_PCM 430    
                             2878 ; 1137 |//$FILENAME string_internal.src
                             2879 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2880 ; 1139 |//$FILENAME string_external.src
                             2881 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2882 ; 1141 |//$FILENAME string_device.src
                             2883 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2884 ; 1143 |//$FILENAME string_source.src
                             2885 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2886 ; 1145 |//$FILENAME string_microphone.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2887 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2888 ; 1147 |//$FILENAME string_linein.src
                             2889 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2890 ; 1149 |//$FILENAME string_bits.src
                             2891 ; 1150 |#define RSRC_STRING_BITS 437    
                             2892 ; 1151 |//$FILENAME string_4.src
                             2893 ; 1152 |#define RSRC_STRING_4 438    
                             2894 ; 1153 |//$FILENAME string_8.src
                             2895 ; 1154 |#define RSRC_STRING_8 439    
                             2896 ; 1155 |//$FILENAME string_16.src
                             2897 ; 1156 |#define RSRC_STRING_16 440    
                             2898 ; 1157 |//$FILENAME string_24.src
                             2899 ; 1158 |#define RSRC_STRING_24 441    
                             2900 ; 1159 |//$FILENAME string_fm.src
                             2901 ; 1160 |#define RSRC_STRING_FM 442    
                             2902 ; 1161 |//$FILENAME string_mono.src
                             2903 ; 1162 |#define RSRC_STRING_MONO 443    
                             2904 ; 1163 |//$FILENAME string_stereo.src
                             2905 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2906 ; 1165 |//$FILENAME string_8000hz.src
                             2907 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2908 ; 1167 |//$FILENAME string_11025hz.src
                             2909 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2910 ; 1169 |//$FILENAME string_16000hz.src
                             2911 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2912 ; 1171 |//$FILENAME string_22050hz.src
                             2913 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2914 ; 1173 |//$FILENAME string_32000hz.src
                             2915 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2916 ; 1175 |//$FILENAME string_44100hz.src
                             2917 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2918 ; 1177 |//$FILENAME string_48000hz.src
                             2919 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2920 ; 1179 |//$FILENAME string_channels.src
                             2921 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2922 ; 1181 |//$FILENAME string_spaces.src
                             2923 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2924 ; 1183 |//$FILENAME slider_bar.src
                             2925 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2926 ; 1185 |//$FILENAME slider_bar_inv.src
                             2927 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2928 ; 1187 |//$FILENAME slider_track.src
                             2929 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2930 ; 1189 |//$FILENAME string_no_files.src
                             2931 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2932 ; 1191 |
                             2933 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2934 ; 1193 |//  Time and Date Resource Strings
                             2935 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2936 ; 1195 |//$FILENAME string_sunday.src
                             2937 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2938 ; 1197 |//$FILENAME string_monday.src
                             2939 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2940 ; 1199 |//$FILENAME string_tuesday.src
                             2941 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2942 ; 1201 |//$FILENAME string_wednesday.src
                             2943 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2944 ; 1203 |//$FILENAME string_thursday.src
                             2945 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2946 ; 1205 |//$FILENAME string_friday.src
                             2947 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2948 ; 1207 |//$FILENAME string_saturday.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2949 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2950 ; 1209 |//$FILENAME string_am.src
                             2951 ; 1210 |#define RSRC_STRING_AM 465    
                             2952 ; 1211 |//$FILENAME string_pm.src
                             2953 ; 1212 |#define RSRC_STRING_PM 466    
                             2954 ; 1213 |//$FILENAME string_amclear.src
                             2955 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2956 ; 1215 |//$FILENAME string_slash.src
                             2957 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2958 ; 1217 |//$FILENAME string_colon.src
                             2959 ; 1218 |#define RSRC_STRING_COLON 469    
                             2960 ; 1219 |//$FILENAME string_12hour.src
                             2961 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2962 ; 1221 |//$FILENAME string_24hour.src
                             2963 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2964 ; 1223 |//$FILENAME string_format.src
                             2965 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2966 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2967 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2968 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2969 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2970 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2971 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2972 ; 1231 |//$FILENAME string_ok.src
                             2973 ; 1232 |#define RSRC_STRING_OK 476    
                             2974 ; 1233 |//$FILENAME string_cancel.src
                             2975 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2976 ; 1235 |//$FILENAME negative_sign.src
                             2977 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2978 ; 1237 |//$FILENAME string_dec_pt5.src
                             2979 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2980 ; 1239 |//$FILENAME string_dec_pt0.src
                             2981 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2982 ; 1241 |//$FILENAME string_db.src
                             2983 ; 1242 |#define RSRC_DB_STRING 481    
                             2984 ; 1243 |//$FILENAME string_hz2.src
                             2985 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2986 ; 1245 |
                             2987 ; 1246 |
                             2988 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2989 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2990 ; 1249 |//$FILENAME metadata_codebank.src
                             2991 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2992 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2993 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2994 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2995 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2996 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2997 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2998 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2999 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             3000 ; 1259 |//$FILENAME playlist2init_codebank.src
                             3001 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             3002 ; 1261 |
                             3003 ; 1262 |//$FILENAME delete_successful.src
                             3004 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             3005 ; 1264 |//$FILENAME delete_error.src
                             3006 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             3007 ; 1266 |//$FILENAME lic_expired.src
                             3008 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             3009 ; 1268 |//$FILENAME id3v2_codebank.src
                             3010 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3011 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             3012 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             3013 ; 1272 |//$FILENAME lyrics3_codebank.src
                             3014 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             3015 ; 1274 |//$FILENAME lrc_codebank.src
                             3016 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             3017 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             3018 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             3019 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             3020 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             3021 ; 1280 |//$FILENAME apicframe_codebank.src
                             3022 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             3023 ; 1282 |
                             3024 ; 1283 |//$FILENAME exmediaerror1.src
                             3025 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             3026 ; 1285 |//$FILENAME exmediaerror2.src
                             3027 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             3028 ; 1287 |//$FILENAME inmediaerror1.src
                             3029 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             3030 ; 1289 |
                             3031 ; 1290 |//$FILENAME backlight_title.src
                             3032 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             3033 ; 1292 |//$FILENAME backlight_state_on.src
                             3034 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             3035 ; 1294 |//$FILENAME backlight_state_off.src
                             3036 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             3037 ; 1296 |//$FILENAME backlightmenu.src
                             3038 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             3039 ; 1298 |//$FILENAME string_backlight_menu.src
                             3040 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             3041 ; 1300 |
                             3042 ; 1301 |//$FILENAME enc_mp3mod.src
                             3043 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             3044 ; 1303 |//$FILENAME enc_mp3p.src
                             3045 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             3046 ; 1305 |//$FILENAME enc_mp3x.src
                             3047 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             3048 ; 1307 |//$FILENAME enc_mp3y.src
                             3049 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             3050 ; 1309 |//$FILENAME mp3_implementation.src
                             3051 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             3052 ; 1311 |//$FILENAME string_mp3.src
                             3053 ; 1312 |#define RSRC_STRING_MP3 513    
                             3054 ; 1313 |//$FILENAME string_all.src
                             3055 ; 1314 |#define RSRC_STRING_ALL 514    
                             3056 ; 1315 |
                             3057 ; 1316 |//$FILENAME mediastartup.src
                             3058 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             3059 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             3060 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             3061 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             3062 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             3063 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             3064 ; 1323 |
                             3065 ; 1324 |//$FILENAME nanddatadriveinit.src
                             3066 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             3067 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             3068 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             3069 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             3070 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             3071 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             3072 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3073 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             3074 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             3075 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             3076 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             3077 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             3078 ; 1337 |
                             3079 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             3080 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             3081 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             3082 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             3083 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             3084 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             3085 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             3086 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             3087 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             3088 ; 1347 |
                             3089 ; 1348 |//$FILENAME vbr_codebank.src
                             3090 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             3091 ; 1350 |
                             3092 ; 1351 |//$FILENAME string_recordtest_menu.src
                             3093 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             3094 ; 1353 |//$FILENAME string_recordtest_duration.src
                             3095 ; 1354 |#define RSRC_STRING_DURATION 520    
                             3096 ; 1355 |//$FILENAME string_recordtest_time5.src
                             3097 ; 1356 |#define RSRC_STRING_TIME5 521    
                             3098 ; 1357 |//$FILENAME string_recordtest_time10.src
                             3099 ; 1358 |#define RSRC_STRING_TIME10 522    
                             3100 ; 1359 |//$FILENAME string_recordtest_time30.src
                             3101 ; 1360 |#define RSRC_STRING_TIME30 523    
                             3102 ; 1361 |//$FILENAME string_recordtest_time60.src
                             3103 ; 1362 |#define RSRC_STRING_TIME60 524    
                             3104 ; 1363 |//$FILENAME string_recordtest_time300.src
                             3105 ; 1364 |#define RSRC_STRING_TIME300 525    
                             3106 ; 1365 |//$FILENAME string_recordtest_time600.src
                             3107 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3108 ; 1367 |
                             3109 ; 1368 |//$FILENAME test_title.src
                             3110 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3111 ; 1370 |//$FILENAME testmenu.src
                             3112 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3113 ; 1372 |
                             3114 ; 1373 |
                             3115 ; 1374 |//$FILENAME mmcmediastartup.src
                             3116 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3117 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3118 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3119 ; 1378 |//$FILENAME mmcinfo.src
                             3120 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3121 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3122 ; 1381 |//$FILENAME mmcerase.src
                             3123 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3124 ; 1383 |
                             3125 ; 1384 |
                             3126 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3127 ; 1386 |
                             3128 ; 1387 |//$FILENAME mmcenumerate.src
                             3129 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3130 ; 1389 |//$FILENAME mmcresetdevice.src
                             3131 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3132 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3133 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3134 ; 1393 |//$FILENAME mmcprocesscid.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3135 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3136 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3137 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3138 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3139 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3140 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3141 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3142 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3143 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3144 ; 1403 |
                             3145 ; 1404 |//$FILENAME mmcread.src
                             3146 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3147 ; 1406 |//$FILENAME mmcmediainit.src
                             3148 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3149 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3150 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3151 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3152 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3153 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3154 ; 1413 |
                             3155 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3156 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3157 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3158 ; 1417 |
                             3159 ; 1418 |
                             3160 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3161 ; 1420 |//  File system
                             3162 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3163 ; 1422 |//$FILENAME arrangefilename.src
                             3164 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3165 ; 1424 |//$FILENAME clearcluster.src
                             3166 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3167 ; 1426 |//$FILENAME createdirectory.src
                             3168 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3169 ; 1428 |//$FILENAME deletecontent.src
                             3170 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3171 ; 1430 |//$FILENAME deleterecord.src
                             3172 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3173 ; 1432 |//$FILENAME fastopen.src
                             3174 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3175 ; 1434 |//$FILENAME fcreate.src
                             3176 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                             3177 ; 1436 |//$FILENAME filegetattrib.src
                             3178 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3179 ; 1438 |//$FILENAME filegetdate.src
                             3180 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3181 ; 1440 |//$FILENAME filesetattrib.src
                             3182 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3183 ; 1442 |//$FILENAME filesetdate.src
                             3184 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3185 ; 1444 |//$FILENAME fsinit.src
                             3186 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3187 ; 1446 |//$FILENAME fsshutdown.src
                             3188 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3189 ; 1448 |//$FILENAME readdevicerecord.src
                             3190 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3191 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3192 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3193 ; 1452 |//$FILENAME setcwdhandle.src
                             3194 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3195 ; 1454 |//$FILENAME fsdriveinit.src
                             3196 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3197 ; 1456 |//$FILENAME fsclearBuf.src
                             3198 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3199 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3200 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             3201 ; 1460 |//$FILENAME fgetfasthandle.src
                             3202 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3203 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3204 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3205 ; 1464 |//$FILENAME isfileopen.src
                             3206 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3207 ; 1466 |//$FILENAME iscurrworkdir.src
                             3208 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3209 ; 1468 |//$FILENAME chdir.src
                             3210 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3211 ; 1470 |//$FILENAME chdirFromOffset.src
                             3212 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3213 ; 1472 |//$FILENAME deletetree.src
                             3214 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3215 ; 1474 |//$FILENAME deleteallrecords.src
                             3216 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3217 ; 1476 |//$FILENAME cleardata.src
                             3218 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3219 ; 1478 |//$FILENAME changetolowleveldir.src
                             3220 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3221 ; 1480 |//$FILENAME getrecordnumber.src
                             3222 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3223 ; 1482 |//$FILENAME fileremove.src
                             3224 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3225 ; 1484 |//$FILENAME charactersearch.src
                             3226 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3227 ; 1486 |//$FILENAME stringcompare.src
                             3228 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3229 ; 1488 |//$FILENAME fopenw.src
                             3230 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3231 ; 1490 |//$FILENAME fremove.src
                             3232 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3233 ; 1492 |//$FILENAME fremovew.src
                             3234 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3235 ; 1494 |//$FILENAME mkdir.src
                             3236 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3237 ; 1496 |//$FILENAME mkdirw.src
                             3238 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3239 ; 1498 |//$FILENAME rmdir.src
                             3240 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3241 ; 1500 |//$FILENAME rmdirw.src
                             3242 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3243 ; 1502 |//$FILENAME fgetc.src
                             3244 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3245 ; 1504 |//$FILENAME fgets.src
                             3246 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3247 ; 1506 |//$FILENAME fputc.src
                             3248 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3249 ; 1508 |//$FILENAME fputs.src
                             3250 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3251 ; 1510 |//$FILENAME arrangelongfilename.src
                             3252 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3253 ; 1512 |//$FILENAME convert_itoa.src
                             3254 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3255 ; 1514 |//$FILENAME createdirrecord.src
                             3256 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3257 ; 1516 |//$FILENAME chksum.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3258 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3259 ; 1518 |//$FILENAME createshortdirrecord.src
                             3260 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3261 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3262 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3263 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3264 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3265 ; 1524 |//$FILENAME extractfilenamew.src
                             3266 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3267 ; 1526 |//$FILENAME extractpathw.src
                             3268 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3269 ; 1528 |//$FILENAME findfreerecord.src
                             3270 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3271 ; 1530 |//$FILENAME getnamew.src
                             3272 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3273 ; 1532 |//$FILENAME isdirectoryempty.src
                             3274 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3275 ; 1534 |//$FILENAME isshortnamevalid.src
                             3276 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3277 ; 1536 |//$FILENAME longdirmatch.src
                             3278 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3279 ; 1538 |//$FILENAME unicodetooem.src
                             3280 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3281 ; 1540 |//$FILENAME matchdirrecordw.src
                             3282 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3283 ; 1542 |//$FILENAME setcwd.src
                             3284 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3285 ; 1544 |//$FILENAME setshortfilename.src
                             3286 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3287 ; 1546 |//$FILENAME generatefilenametail.src
                             3288 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3289 ; 1548 |//$FILENAME dbcstounicode.src
                             3290 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3291 ; 1550 |//$FILENAME strcpy.src
                             3292 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3293 ; 1552 |//$FILENAME strcpyw.src
                             3294 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3295 ; 1554 |//$FILENAME strlengthw.src
                             3296 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3297 ; 1556 |//$FILENAME filesystempresent.src
                             3298 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3299 ; 1558 |//$FILENAME DataDriveInit.src
                             3300 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3301 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3302 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3303 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3304 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3305 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3306 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3307 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3308 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3309 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3310 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3311 ; 1570 |//$FILENAME getvolumelabel.src
                             3312 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3313 ; 1572 |//$FILENAME setvolumelabel.src
                             3314 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3315 ; 1574 |//$FILENAME disk_full.src
                             3316 ; 1575 |#define RSRC_DISK_FULL 619    
                             3317 ; 1576 |//$FILENAME chkdskstartup.src
                             3318 ; 1577 |#define RSRC_CHECKDISK 620    
                             3319 ; 1578 |//$FILENAME chkdskstartupy.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3320 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3321 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3322 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3323 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3324 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3325 ; 1584 |//$FILENAME string_bit_rate.src
                             3326 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3327 ; 1586 |//$FILENAME string_96000hz.src
                             3328 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3329 ; 1588 |//$FILENAME string_112000hz.src
                             3330 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3331 ; 1590 |//$FILENAME string_128000hz.src
                             3332 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3333 ; 1592 |//$FILENAME string_160000hz.src
                             3334 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3335 ; 1594 |//$FILENAME string_192000hz.src
                             3336 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3337 ; 1596 |//$FILENAME string_224000hz.src
                             3338 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3339 ; 1598 |//$FILENAME string_256000hz.src
                             3340 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3341 ; 1600 |//$FILENAME string_320000hz.src
                             3342 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3343 ; 1602 |//$FILENAME string_hz.src
                             3344 ; 1603 |#define RSRC_STRING_HZ 633    
                             3345 ; 1604 |//$FILENAME EncCommonp.src
                             3346 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3347 ; 1606 |//$FILENAME adc_adcx.src
                             3348 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3349 ; 1608 |//$FILENAME adc_adcy.src
                             3350 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3351 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3352 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3353 ; 1612 |//$FILENAME string_album.src
                             3354 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3355 ; 1614 |//$FILENAME string_encoder_song.src
                             3356 ; 1615 |#define RSRC_STRING_SONG 639    
                             3357 ; 1616 |//$FILENAME string_mode.src
                             3358 ; 1617 |#define RSRC_STRING_MODE 640    
                             3359 ; 1618 |
                             3360 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3361 ; 1620 |// display related
                             3362 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3363 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3364 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3365 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3366 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3367 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3368 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3369 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3370 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3371 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3372 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3373 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3374 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3375 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3376 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3377 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3378 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3379 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3380 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3381 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3382 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3383 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3384 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3385 ; 1644 |
                             3386 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3387 ; 1646 |//WMDRM Related
                             3388 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3389 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3390 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3391 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3392 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3393 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3394 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3395 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3396 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3397 ; 1656 |//$FILENAME verifychecksum.src
                             3398 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3399 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3400 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3401 ; 1660 |//$FILENAME _performactions.src
                             3402 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3403 ; 1662 |//$FILENAME _processendofchain.src
                             3404 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3405 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3406 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3407 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3408 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3409 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3410 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3411 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3412 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3413 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3414 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3415 ; 1674 |//$FILENAME performoperation_part1.src
                             3416 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3417 ; 1676 |//$FILENAME performoperation_part2.src
                             3418 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3419 ; 1678 |//$FILENAME performoperation_part3.src
                             3420 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3421 ; 1680 |//$FILENAME performoperation_part4.src
                             3422 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3423 ; 1682 |//$FILENAME performoperation_part5.src
                             3424 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3425 ; 1684 |//$FILENAME performoperation_part6.src
                             3426 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3427 ; 1686 |//$FILENAME isvalidfunction.src
                             3428 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3429 ; 1688 |//$FILENAME functiongetvalue.src
                             3430 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3431 ; 1690 |//$FILENAME globalsetvariable.src
                             3432 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3433 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3434 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3435 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3436 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3437 ; 1696 |//$FILENAME variableappgetorset.src
                             3438 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3439 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3440 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3441 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3442 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3443 ; 1702 |//$FILENAME variabledevicegetorset.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3444 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3445 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3446 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3447 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3448 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3449 ; 1708 |//$FILENAME drm_hds_init.src
                             3450 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3451 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3452 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3453 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3454 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3455 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3456 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3457 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3458 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3459 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3460 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3461 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3462 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3463 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3464 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3465 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3466 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3467 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3468 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3469 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3470 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3471 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3472 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3473 ; 1732 |//$FILENAME drm_lst_clean.src
                             3474 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3475 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3476 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3477 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3478 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3479 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3480 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3481 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3482 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3483 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3484 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3485 ; 1744 |//$FILENAME _writesrn.src
                             3486 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3487 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3488 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3489 ; 1748 |//$FILENAME _writechildblockheader.src
                             3490 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3491 ; 1750 |//$FILENAME _readdatablockheader.src
                             3492 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3493 ; 1752 |//$FILENAME _writedatablockheader.src
                             3494 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3495 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3496 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3497 ; 1756 |//$FILENAME _hdsallocblock.src
                             3498 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3499 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3500 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3501 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3502 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3503 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3504 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3505 ; 1764 |//$FILENAME _hdswriteblockhdr.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3506 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3507 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3508 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3509 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3510 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3511 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3512 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3513 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3514 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3515 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3516 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3517 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3518 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3519 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3520 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3521 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3522 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3523 ; 1782 |//$FILENAME _hdsslotresize.src
                             3524 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3525 ; 1784 |//$FILENAME _isnull.src
                             3526 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3527 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3528 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3529 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3530 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3531 ; 1790 |//$FILENAME _readsrn.src
                             3532 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3533 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3534 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3535 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3536 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3537 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3538 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3539 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3540 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3541 ; 1800 |//$FILENAME drm_lst_close.src
                             3542 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3543 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3544 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3545 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3546 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3547 ; 1806 |//$FILENAME _processextensions.src
                             3548 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3549 ; 1808 |//$FILENAME _processidlist.src
                             3550 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3551 ; 1810 |//$FILENAME _processexclusions.src
                             3552 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3553 ; 1812 |//$FILENAME _processinclusions.src
                             3554 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3555 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3556 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3557 ; 1816 |//$FILENAME _getopllevel.src
                             3558 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3559 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3560 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3561 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3562 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3563 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3564 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3565 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3566 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3567 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3568 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3569 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3570 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3571 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3572 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3573 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3574 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3575 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3576 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3577 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3578 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3579 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3580 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3581 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3582 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3583 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3584 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3585 ; 1844 |//$FILENAME overlappingdates.src
                             3586 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3587 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3588 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3589 ; 1848 |//$FILENAME neginfdate.src
                             3590 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3591 ; 1850 |//$FILENAME infdate.src
                             3592 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3593 ; 1852 |//$FILENAME isexpired.src
                             3594 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3595 ; 1854 |//$FILENAME getsecstateattr.src
                             3596 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3597 ; 1856 |//$FILENAME setexpirycategory.src
                             3598 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3599 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3600 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3601 ; 1860 |//$FILENAME getnextlicense.src
                             3602 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3603 ; 1862 |//$FILENAME aggregate.src
                             3604 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3605 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3606 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3607 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3608 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3609 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                             3610 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3611 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3612 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3613 ; 1872 |//$FILENAME _createdevicestore.src
                             3614 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3615 ; 1874 |//$FILENAME _mapdrmerror.src
                             3616 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3617 ; 1876 |//$FILENAME _comparemachineid.src
                             3618 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3619 ; 1878 |//$FILENAME initmgrcontext.src
                             3620 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3621 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3622 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3623 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3624 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3625 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3626 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3627 ; 1886 |//$FILENAME januscleandatastore.src
                             3628 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3629 ; 1888 |//$FILENAME drm_mtr_openid.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3630 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3631 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3632 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3633 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3634 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3635 ; 1894 |//$FILENAME oem_setendoffile.src
                             3636 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3637 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3638 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3639 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3640 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3641 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3642 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3643 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3644 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3645 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3646 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3647 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3648 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3649 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3650 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3651 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3652 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3653 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3654 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3655 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3656 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3657 ; 1916 |//$FILENAME _setkidstoredata.src
                             3658 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3659 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3660 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3661 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3662 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3663 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3664 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3665 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3666 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3667 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3668 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3669 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3670 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3671 ; 1930 |//$FILENAME drm_hds_createstore2.src
                             3672 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3673 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3674 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3675 ; 1934 |//$FILENAME _hdsprealloc.src
                             3676 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3677 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3678 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3679 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3680 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3681 ; 1940 |//$FILENAME gendevicecertificate.src
                             3682 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3683 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3684 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3685 ; 1944 |//$FILENAME copyhdsdtore.src
                             3686 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3687 ; 1946 |//$FILENAME generatedevicecert.src
                             3688 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3689 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3690 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3691 ; 1950 |//$FILENAME drm_mtr_updatedata.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3692 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3693 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3694 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3695 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3696 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3697 ; 1956 |//$FILENAME _checksecureclock.src
                             3698 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3699 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3700 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3701 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3702 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3703 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3704 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3705 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3706 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3707 ; 1966 |//$FILENAME strtol.src
                             3708 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3709 ; 1968 |//$FILENAME mktime.src
                             3710 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3711 ; 1970 |//$FILENAME gmtime.src
                             3712 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3713 ; 1972 |//$FILENAME localtime.src
                             3714 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3715 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3716 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3717 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3718 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3719 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3720 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3721 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3722 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3723 ; 1982 |//$FILENAME const_pkcrypto.src
                             3724 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3725 ; 1984 |//$FILENAME const_y.src
                             3726 ; 1985 |#define RSRC_CONST_Y 820    
                             3727 ; 1986 |//$FILENAME aes_dec_table.src
                             3728 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3729 ; 1988 |//$FILENAME aes_key_table.src
                             3730 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3731 ; 1990 |//$FILENAME aes_enc_table.src
                             3732 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3733 ; 1992 |//$FILENAME device_cert.src
                             3734 ; 1993 |#define RSRC_DEVCERT 824    
                             3735 ; 1994 |//$FILENAME devcert_template.src
                             3736 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3737 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3738 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3739 ; 1998 |//$FILENAME _initslot.src
                             3740 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3741 ; 2000 |//$FILENAME hdsimplcommon.src
                             3742 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3743 ; 2002 |//$FILENAME hdsimpl_p.src
                             3744 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3745 ; 2004 |
                             3746 ; 2005 |
                             3747 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3748 ; 2007 |//pkcrypto Related
                             3749 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3750 ; 2009 |//$FILENAME two_adic_inverse.src
                             3751 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3752 ; 2011 |//$FILENAME mp_shift.src
                             3753 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3754 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3755 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3756 ; 2015 |//$FILENAME set_immediate.src
                             3757 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3758 ; 2017 |//$FILENAME multiply_immediate.src
                             3759 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3760 ; 2019 |//$FILENAME multiply.src
                             3761 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3762 ; 2021 |//$FILENAME divide_precondition_1.src
                             3763 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3764 ; 2023 |//$FILENAME divide_immediate.src
                             3765 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3766 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3767 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3768 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3769 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3770 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3771 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3772 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3773 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3774 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3775 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3776 ; 2035 |//$FILENAME ecaffine_addition.src
                             3777 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3778 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3779 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3780 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3781 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3782 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3783 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3784 ; 2043 |//$FILENAME kimmediate.src
                             3785 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3786 ; 2045 |//$FILENAME kprime_immediater.src
                             3787 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3788 ; 2047 |//$FILENAME kprime_sqrter.src
                             3789 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3790 ; 2049 |//$FILENAME kinitialize_prime.src
                             3791 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3792 ; 2051 |//$FILENAME mod_lucasuv.src
                             3793 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3794 ; 2053 |//$FILENAME mod_lucas.src
                             3795 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                             3796 ; 2055 |//$FILENAME bucket_multiply.src
                             3797 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3798 ; 2057 |//$FILENAME mod_exp2000.src
                             3799 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3800 ; 2059 |//$FILENAME mod_exp.src
                             3801 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3802 ; 2061 |//$FILENAME modmul_choices1.src
                             3803 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3804 ; 2063 |//$FILENAME mod_sqrt.src
                             3805 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3806 ; 2065 |//$FILENAME create_modulus.src
                             3807 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3808 ; 2067 |//$FILENAME from_modular.src
                             3809 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3810 ; 2069 |//$FILENAME add_immediate.src
                             3811 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3812 ; 2071 |//$FILENAME add_diff.src
                             3813 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3814 ; 2073 |//$FILENAME add_full.src
                             3815 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3816 ; 2075 |//$FILENAME compare_sum_same.src
                             3817 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3818 ; 2077 |//$FILENAME sub_immediate.src
                             3819 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3820 ; 2079 |//$FILENAME mp_initialization.src
                             3821 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3822 ; 2081 |//$FILENAME new_random_bytes.src
                             3823 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3824 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3825 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3826 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3827 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3828 ; 2087 |//$FILENAME new_random_mod.src
                             3829 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3830 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3831 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3832 ; 2091 |//$FILENAME new_random_digits.src
                             3833 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3834 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3835 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3836 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3837 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3838 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3839 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3840 ; 2099 |//$FILENAME pkinit.src
                             3841 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3842 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3843 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3844 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3845 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3846 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3847 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3848 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3849 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3850 ; 2109 |//$FILENAME fe2ipmod.src
                             3851 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3852 ; 2111 |//$FILENAME drm_pk_sign.src
                             3853 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3854 ; 2113 |//$FILENAME drm_pk_verify.src
                             3855 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3856 ; 2115 |//$FILENAME random_bytes.src
                             3857 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                             3858 ; 2117 |//$FILENAME mp_gcdex.src
                             3859 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3860 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3861 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3862 ; 2121 |//$FILENAME pkcrypto_p.src
                             3863 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3864 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3865 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3866 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3867 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3868 ; 2127 |//$FILENAME del_all_file_star.src
                             3869 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3870 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3871 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3872 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3873 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3874 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3875 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3876 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3877 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3878 ; 2137 |
                             3879 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3880 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3881 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3882 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3883 ; 2142 |
                             3884 ; 2143 |
                             3885 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3886 ; 2145 |//$FILENAME battery_charging.src
                             3887 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3888 ; 2147 |//$FILENAME batterychargecodebank.src
                             3889 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3890 ; 2149 |//$FILENAME updatevolume.src
                             3891 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3892 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3893 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3894 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3895 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3896 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3897 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3898 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3899 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3900 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3901 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3902 ; 2161 |//$FILENAME _iscachedevent.src
                             3903 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3904 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3905 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3906 ; 2165 |//$FILENAME oem_data.src
                             3907 ; 2166 |#define RSRC_OEM_DATA 906    
                             3908 ; 2167 |//$FILENAME gpk_p.src
                             3909 ; 2168 |#define RSRC_GPK_P 907    
                             3910 ; 2169 |//$FILENAME key_data.src
                             3911 ; 2170 |#define RSRC_KEY_DATA 908    
                             3912 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3913 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3914 ; 2173 |//$FILENAME string_working.src
                             3915 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3916 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3917 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3918 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3919 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                             3920 ; 2179 |
                             3921 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3922 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3923 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3924 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3925 ; 2184 |
                             3926 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3927 ; 2186 |// Audible ACELP Resources
                             3928 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3929 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3930 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3931 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3932 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3933 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3934 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3935 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3936 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3937 ; 2196 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3938 ; 2197 |//$FILENAME AudibleDecMod.src
                             3939 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3940 ; 2199 |//$FILENAME audiblemp3p.src
                             3941 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3942 ; 2201 |//$FILENAME audiblemp3x.src
                             3943 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3944 ; 2203 |//$FILENAME audiblemp3y.src
                             3945 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3946 ; 2205 |
                             3947 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3948 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3949 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3950 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3951 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3952 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3953 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3954 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3955 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3956 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3957 ; 2216 |//$FILENAME audibledsa_p.src
                             3958 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3959 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3960 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3961 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3962 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3963 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3964 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3965 ; 2224 |
                             3966 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3967 ; 2226 |// Effects and SRS Resources
                             3968 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3969 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3970 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3971 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3972 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3973 ; 2232 |//$FILENAME wowctrl.src
                             3974 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3975 ; 2234 |
                             3976 ; 2235 |//$FILENAME wowmenu.src
                             3977 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                             3978 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3979 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3980 ; 2239 |//$FILENAME string_wow_menu.src
                             3981 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3982 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3983 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3984 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3985 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3986 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3987 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3988 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3989 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3990 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3991 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3992 ; 2251 |//$FILENAME wow_icon.src
                             3993 ; 2252 |#define RSRC_WOW_ICON 943    
                             3994 ; 2253 |
                             3995 ; 2254 |//$FILENAME wow16k.src
                             3996 ; 2255 |#define RSRC_WOW16K 944    
                             3997 ; 2256 |//$FILENAME wow32k.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3998 ; 2257 |#define RSRC_WOW32K 945    
                             3999 ; 2258 |//$FILENAME wow8k.src
                             4000 ; 2259 |#define RSRC_WOW8K 946    
                             4001 ; 2260 |//$FILENAME wow11k.src
                             4002 ; 2261 |#define RSRC_WOW11K 947    
                             4003 ; 2262 |//$FILENAME wow22k.src
                             4004 ; 2263 |#define RSRC_WOW22K 948    
                             4005 ; 2264 |//$FILENAME wow24k.src
                             4006 ; 2265 |#define RSRC_WOW24K 949    
                             4007 ; 2266 |//$FILENAME wow44k.src
                             4008 ; 2267 |#define RSRC_WOW44K 950    
                             4009 ; 2268 |//$FILENAME wow48k.src
                             4010 ; 2269 |#define RSRC_WOW48K 951    
                             4011 ; 2270 |
                             4012 ; 2271 |//$FILENAME wow16k_Y.src
                             4013 ; 2272 |#define RSRC_WOW16K_Y 952    
                             4014 ; 2273 |//$FILENAME wow32k_Y.src
                             4015 ; 2274 |#define RSRC_WOW32K_Y 953    
                             4016 ; 2275 |//$FILENAME wow8k_Y.src
                             4017 ; 2276 |#define RSRC_WOW8K_Y 954    
                             4018 ; 2277 |//$FILENAME wow11k_Y.src
                             4019 ; 2278 |#define RSRC_WOW11K_Y 955    
                             4020 ; 2279 |//$FILENAME wow22k_Y.src
                             4021 ; 2280 |#define RSRC_WOW22K_Y 956    
                             4022 ; 2281 |//$FILENAME wow24k_Y.src
                             4023 ; 2282 |#define RSRC_WOW24K_Y 957    
                             4024 ; 2283 |//$FILENAME wow44k_Y.src
                             4025 ; 2284 |#define RSRC_WOW44K_Y 958    
                             4026 ; 2285 |//$FILENAME wow48k_Y.src
                             4027 ; 2286 |#define RSRC_WOW48K_Y 959    
                             4028 ; 2287 |
                             4029 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             4030 ; 2289 |// Audible Section Navigation
                             4031 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             4032 ; 2291 |//$FILENAME audible_secnav.src
                             4033 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             4034 ; 2293 |
                             4035 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             4036 ; 2295 |// PLAYLIST3 and Music Library
                             4037 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             4038 ; 2297 |
                             4039 ; 2298 |//$FILENAME build_ml.src
                             4040 ; 2299 |#define RSRC_BUILD_ML 961    
                             4041 ; 2300 |//$FILENAME build_ml_warning.src
                             4042 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             4043 ; 2302 |//$FILENAME build_ml_warning2.src
                             4044 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             4045 ; 2304 |//$FILENAME build_flash1.src
                             4046 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             4047 ; 2306 |//$FILENAME build_flash2.src
                             4048 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             4049 ; 2308 |//$FILENAME build_flash3.src
                             4050 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             4051 ; 2310 |//$FILENAME build_sd1.src
                             4052 ; 2311 |#define RSRC_BUILD_SD1 967    
                             4053 ; 2312 |//$FILENAME build_sd2.src
                             4054 ; 2313 |#define RSRC_BUILD_SD2 968    
                             4055 ; 2314 |//$FILENAME build_sd3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4056 ; 2315 |#define RSRC_BUILD_SD3 969    
                             4057 ; 2316 |//$FILENAME build_newmusic.src
                             4058 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             4059 ; 2318 |//$FILENAME sdmd.src
                             4060 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             4061 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             4062 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             4063 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             4064 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             4065 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             4066 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             4067 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             4068 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             4069 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             4070 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             4071 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             4072 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             4073 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             4074 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             4075 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             4076 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             4077 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             4078 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             4079 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             4080 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             4081 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             4082 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             4083 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             4084 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             4085 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             4086 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             4087 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             4088 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             4089 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             4090 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             4091 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             4092 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             4093 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             4094 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             4095 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             4096 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             4097 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                             4098 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             4099 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             4100 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             4101 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             4102 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             4103 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             4104 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             4105 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             4106 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             4107 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4108 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4109 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4110 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4111 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4112 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4113 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4114 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4115 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4116 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4117 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4118 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4119 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4120 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4121 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4122 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4123 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4124 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4125 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4126 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4127 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4128 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4129 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4130 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4131 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4132 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4133 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4134 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4135 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4136 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4137 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4138 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4139 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4140 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4141 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4142 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4143 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4144 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4145 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4146 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4147 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4148 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4149 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4150 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4151 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4152 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4153 ; 2412 |//$FILENAME playmusicmenu.src
                             4154 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4155 ; 2414 |//$FILENAME browsemenu.src
                             4156 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4157 ; 2416 |//$FILENAME browsemenu_extra.src
                             4158 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4159 ; 2418 |//$FILENAME string_play_all.src
                             4160 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4161 ; 2420 |//$FILENAME string_play.src
                             4162 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4163 ; 2422 |//$FILENAME string_unknown_year.src
                             4164 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4165 ; 2424 |//$FILENAME string_year_width.src
                             4166 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4167 ; 2426 |//$FILENAME string_artist.src
                             4168 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4169 ; 2428 |//$FILENAME string_songs.src
                             4170 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4171 ; 2430 |//$FILENAME string_on_the_fly.src
                             4172 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4173 ; 2432 |//$FILENAME string_new_music.src
                             4174 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4175 ; 2434 |//$FILENAME string_genre.src
                             4176 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4177 ; 2436 |//$FILENAME string_year.src
                             4178 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4179 ; 2438 |//$FILENAME string_playlist.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4180 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4181 ; 2440 |//$FILENAME string_fm_rec.src
                             4182 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4183 ; 2442 |//$FILENAME string_linein_rec.src
                             4184 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4185 ; 2444 |//$FILENAME string_play_music.src
                             4186 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4187 ; 2446 |//$FILENAME highlight_back.src
                             4188 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4189 ; 2448 |//$FILENAME newmusicmenu.src
                             4190 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4191 ; 2450 |//$FILENAME string_1_day.src
                             4192 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4193 ; 2452 |//$FILENAME string_1_week.src
                             4194 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4195 ; 2454 |//$FILENAME string_1_month.src
                             4196 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4197 ; 2456 |//$FILENAME on_the_fly_full.src
                             4198 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4199 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4200 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4201 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4202 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4203 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4204 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4205 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4206 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4207 ; 2466 |//$FILENAME empty_favourite.src
                             4208 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4209 ; 2468 |//$FILENAME sd_remove.src
                             4210 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4211 ; 2470 |//$FILENAME sd_insert.src
                             4212 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4213 ; 2472 |//$FILENAME check_disk_1.src
                             4214 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4215 ; 2474 |//$FILENAME check_disk_2.src
                             4216 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4217 ; 2476 |//$FILENAME check_disk_3.src
                             4218 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4219 ; 2478 |//$FILENAME flash_error.src
                             4220 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4221 ; 2480 |
                             4222 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4223 ; 2482 |// STFM1000 Tuner funclet
                             4224 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4225 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4226 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4227 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4228 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4229 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4230 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4231 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4232 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4233 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4234 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4235 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4236 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4237 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4238 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4239 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4240 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4241 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4242 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4243 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4244 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4245 ; 2504 |//$FILENAME decstfmmod.src
                             4246 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4247 ; 2506 |//$FILENAME dec_stfmp.src
                             4248 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4249 ; 2508 |//$FILENAME dec_stfmx.src
                             4250 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4251 ; 2510 |//$FILENAME dec_stfmy.src
                             4252 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4253 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4254 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4255 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4256 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4257 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4258 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4259 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4260 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4261 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4262 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4263 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4264 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4265 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4266 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4267 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4268 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4269 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4270 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4271 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4272 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4273 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4274 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4275 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4276 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4277 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                             4278 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                             4279 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4280 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4281 ; 2540 |// for RestoreDriveFromBackup
                             4282 ; 2541 |//$FILENAME restoresysdrive.src
                             4283 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4284 ; 2543 |
                             4285 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4286 ; 2545 |// Playlist5 sources
                             4287 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4288 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4289 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4290 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4291 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4292 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4293 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4294 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4295 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4296 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4297 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4298 ; 2557 |
                             4299 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4300 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4301 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4302 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4303 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4304 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4305 ; 2564 |
                             4306 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4307 ; 2566 |// DanhNguyen added bitmaps
                             4308 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4309 ; 2568 |//$FILENAME icon_folder.src
                             4310 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4311 ; 2570 |//$FILENAME icon_song.src
                             4312 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4313 ; 2572 |
                             4314 ; 2573 |//$FILENAME menu_music.src
                             4315 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4316 ; 2575 |//$FILENAME vie_menu_music.src
                             4317 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4318 ; 2577 |
                             4319 ; 2578 |//$FILENAME menu_voice.src
                             4320 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4321 ; 2580 |//$FILENAME vie_menu_voice.src
                             4322 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4323 ; 2582 |
                             4324 ; 2583 |//$FILENAME menu_fmtuner.src
                             4325 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4326 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4327 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4328 ; 2587 |
                             4329 ; 2588 |//$FILENAME menu_record.src
                             4330 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4331 ; 2590 |//$FILENAME vie_menu_record.src
                             4332 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4333 ; 2592 |
                             4334 ; 2593 |//$FILENAME menu_settings.src
                             4335 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4336 ; 2595 |//$FILENAME vie_menu_settings.src
                             4337 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4338 ; 2597 |
                             4339 ; 2598 |//$FILENAME menu_shutdown.src
                             4340 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4341 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4342 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4343 ; 2602 |
                             4344 ; 2603 |//$FILENAME menu_clock.src
                             4345 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4346 ; 2605 |//$FILENAME vie_menu_clock.src
                             4347 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4348 ; 2607 |
                             4349 ; 2608 |//$FILENAME menu_ab.src
                             4350 ; 2609 |#define RSRC_MENU_AB 1104    
                             4351 ; 2610 |//$FILENAME vie_menu_ab.src
                             4352 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4353 ; 2612 |
                             4354 ; 2613 |//$FILENAME menu_delete.src
                             4355 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4356 ; 2615 |//$FILENAME vie_menu_delete.src
                             4357 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4358 ; 2617 |
                             4359 ; 2618 |//$FILENAME menu_about.src
                             4360 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4361 ; 2620 |//$FILENAME vie_menu_about.src
                             4362 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4363 ; 2622 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4364 ; 2623 |//$FILENAME menu_exit.src
                             4365 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4366 ; 2625 |//$FILENAME vie_menu_exit.src
                             4367 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4368 ; 2627 |
                             4369 ; 2628 |//$FILENAME music_play_all.src
                             4370 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4371 ; 2630 |//$FILENAME vie_music_play_all.src
                             4372 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4373 ; 2632 |
                             4374 ; 2633 |//$FILENAME music_folder_internal.src
                             4375 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4376 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4377 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4378 ; 2637 |
                             4379 ; 2638 |//$FILENAME music_folder_external.src
                             4380 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4381 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4382 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4383 ; 2642 |
                             4384 ; 2643 |//$FILENAME music_songs.src
                             4385 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4386 ; 2645 |//$FILENAME vie_music_songs.src
                             4387 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4388 ; 2647 |
                             4389 ; 2648 |//$FILENAME music_favorites.src
                             4390 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4391 ; 2650 |//$FILENAME vie_music_favorites.src
                             4392 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4393 ; 2652 |
                             4394 ; 2653 |//$FILENAME music_fm_record.src
                             4395 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4396 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4397 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4398 ; 2657 |
                             4399 ; 2658 |//$FILENAME music_exit.src
                             4400 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4401 ; 2660 |//$FILENAME vie_music_exit.src
                             4402 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4403 ; 2662 |
                             4404 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4405 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                             4406 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4407 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4408 ; 2667 |
                             4409 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4410 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4411 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4412 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4413 ; 2672 |
                             4414 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4415 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4416 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4417 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4418 ; 2677 |
                             4419 ; 2678 |//$FILENAME browse_music_favourites.src
                             4420 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4421 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4422 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4423 ; 2682 |
                             4424 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4425 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4426 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4427 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4428 ; 2687 |
                             4429 ; 2688 |//$FILENAME browse_voice.src
                             4430 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4431 ; 2690 |//$FILENAME vie_browse_voice.src
                             4432 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4433 ; 2692 |
                             4434 ; 2693 |//$FILENAME favourites_list_add.src
                             4435 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4436 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4437 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4438 ; 2697 |
                             4439 ; 2698 |//$FILENAME favourites_list_remove.src
                             4440 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4441 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4442 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4443 ; 2702 |
                             4444 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4445 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4446 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4447 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4448 ; 2707 |
                             4449 ; 2708 |//$FILENAME about_screen_1.src
                             4450 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4451 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4452 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4453 ; 2712 |
                             4454 ; 2713 |//$FILENAME about_screen_2.src
                             4455 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4456 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4457 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4458 ; 2717 |
                             4459 ; 2718 |//$FILENAME about_screen_3.src
                             4460 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4461 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4462 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4463 ; 2722 |
                             4464 ; 2723 |//$FILENAME about_screen_4.src
                             4465 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4466 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4467 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                             4468 ; 2727 |
                             4469 ; 2728 |//$FILENAME time_date_exit_title.src
                             4470 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4471 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4472 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4473 ; 2732 |
                             4474 ; 2733 |//$FILENAME time_clean_desktop.src
                             4475 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4476 ; 2735 |//$FILENAME time_dash.src
                             4477 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4478 ; 2737 |
                             4479 ; 2738 |//$FILENAME time_day_7.src
                             4480 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4481 ; 2740 |//$FILENAME vie_time_day_7.src
                             4482 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4483 ; 2742 |//$FILENAME time_day_cn.src
                             4484 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4485 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4486 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4487 ; 2746 |//$FILENAME time_day_2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4488 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4489 ; 2748 |//$FILENAME vie_time_day_2.src
                             4490 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4491 ; 2750 |//$FILENAME time_day_3.src
                             4492 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4493 ; 2752 |//$FILENAME vie_time_day_3.src
                             4494 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4495 ; 2754 |//$FILENAME time_day_4.src
                             4496 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4497 ; 2756 |//$FILENAME vie_time_day_4.src
                             4498 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4499 ; 2758 |//$FILENAME time_day_5.src
                             4500 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4501 ; 2760 |//$FILENAME vie_time_day_5.src
                             4502 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4503 ; 2762 |//$FILENAME time_day_6.src
                             4504 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4505 ; 2764 |//$FILENAME vie_time_day_6.src
                             4506 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4507 ; 2766 |
                             4508 ; 2767 |//$FILENAME time_month_1.src
                             4509 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4510 ; 2769 |//$FILENAME vie_time_month_1.src
                             4511 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4512 ; 2771 |//$FILENAME time_month_2.src
                             4513 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4514 ; 2773 |//$FILENAME vie_time_month_2.src
                             4515 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4516 ; 2775 |//$FILENAME time_month_3.src
                             4517 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4518 ; 2777 |//$FILENAME vie_time_month_3.src
                             4519 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4520 ; 2779 |//$FILENAME time_month_4.src
                             4521 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4522 ; 2781 |//$FILENAME vie_time_month_4.src
                             4523 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4524 ; 2783 |//$FILENAME time_month_5.src
                             4525 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4526 ; 2785 |//$FILENAME vie_time_month_5.src
                             4527 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4528 ; 2787 |//$FILENAME time_month_6.src
                             4529 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                             4530 ; 2789 |//$FILENAME vie_time_month_6.src
                             4531 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4532 ; 2791 |//$FILENAME time_month_7.src
                             4533 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4534 ; 2793 |//$FILENAME vie_time_month_7.src
                             4535 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4536 ; 2795 |//$FILENAME time_month_8.src
                             4537 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4538 ; 2797 |//$FILENAME vie_time_month_8.src
                             4539 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4540 ; 2799 |//$FILENAME time_month_9.src
                             4541 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4542 ; 2801 |//$FILENAME vie_time_month_9.src
                             4543 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4544 ; 2803 |//$FILENAME time_month_10.src
                             4545 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4546 ; 2805 |//$FILENAME vie_time_month_10.src
                             4547 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4548 ; 2807 |//$FILENAME time_month_11.src
                             4549 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4550 ; 2809 |//$FILENAME vie_time_month_11.src
                             4551 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4552 ; 2811 |//$FILENAME time_month_12.src
                             4553 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4554 ; 2813 |//$FILENAME vie_time_month_12.src
                             4555 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4556 ; 2815 |
                             4557 ; 2816 |//$FILENAME time_num_am.src
                             4558 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4559 ; 2818 |//$FILENAME time_num_am.src
                             4560 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4561 ; 2820 |//$FILENAME settime_format_12h.src
                             4562 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4563 ; 2822 |//$FILENAME settime_format_24h.src
                             4564 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4565 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4566 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4567 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4568 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4569 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4570 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4571 ; 2830 |
                             4572 ; 2831 |//$FILENAME time_num_large_0.src
                             4573 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4574 ; 2833 |//$FILENAME time_num_large_1.src
                             4575 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4576 ; 2835 |//$FILENAME time_num_large_2.src
                             4577 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4578 ; 2837 |//$FILENAME time_num_large_3.src
                             4579 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4580 ; 2839 |//$FILENAME time_num_large_4.src
                             4581 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4582 ; 2841 |//$FILENAME time_num_large_5.src
                             4583 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4584 ; 2843 |//$FILENAME time_num_large_6.src
                             4585 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4586 ; 2845 |//$FILENAME time_num_large_7.src
                             4587 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4588 ; 2847 |//$FILENAME time_num_large_8.src
                             4589 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4590 ; 2849 |//$FILENAME time_num_large_9.src
                             4591 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                             4592 ; 2851 |
                             4593 ; 2852 |//$FILENAME time_num_medium_0.src
                             4594 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4595 ; 2854 |//$FILENAME time_num_medium_1.src
                             4596 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4597 ; 2856 |//$FILENAME time_num_medium_2.src
                             4598 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4599 ; 2858 |//$FILENAME time_num_medium_3.src
                             4600 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4601 ; 2860 |//$FILENAME time_num_medium_4.src
                             4602 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4603 ; 2862 |//$FILENAME time_num_medium_5.src
                             4604 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4605 ; 2864 |//$FILENAME time_num_medium_6.src
                             4606 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4607 ; 2866 |//$FILENAME time_num_medium_7.src
                             4608 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4609 ; 2868 |//$FILENAME time_num_medium_8.src
                             4610 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4611 ; 2870 |//$FILENAME time_num_medium_9.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4612 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4613 ; 2872 |
                             4614 ; 2873 |//$FILENAME time_colon.src
                             4615 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4616 ; 2875 |
                             4617 ; 2876 |//$FILENAME settings_backlight_title.src
                             4618 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4619 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4620 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4621 ; 2880 |//$FILENAME settings_playmode_title.src
                             4622 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4623 ; 2882 |
                             4624 ; 2883 |//$FILENAME settings_contrast_title.src
                             4625 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4626 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4627 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4628 ; 2887 |
                             4629 ; 2888 |//$FILENAME settings_eq_title.src
                             4630 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4631 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4632 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4633 ; 2892 |
                             4634 ; 2893 |//$FILENAME settings_exit_title.src
                             4635 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4636 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4637 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4638 ; 2897 |
                             4639 ; 2898 |//$FILENAME settings_set_date_title.src
                             4640 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4641 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4642 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4643 ; 2902 |
                             4644 ; 2903 |//$FILENAME settings_set_time_title.src
                             4645 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4646 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4647 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4648 ; 2907 |
                             4649 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4650 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4651 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4652 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4653 ; 2912 |
                             4654 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4655 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4656 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4657 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4658 ; 2917 |
                             4659 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4660 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4661 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4662 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4663 ; 2922 |
                             4664 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4665 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4666 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4667 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4668 ; 2927 |
                             4669 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4670 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4671 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4672 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4673 ; 2932 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4674 ; 2933 |//$FILENAME settings_backlight_on.src
                             4675 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4676 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4677 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4678 ; 2937 |
                             4679 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4680 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4681 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4682 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4683 ; 2942 |
                             4684 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4685 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4686 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4687 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4688 ; 2947 |
                             4689 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4690 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4691 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4692 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4693 ; 2952 |
                             4694 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4695 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4696 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4697 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4698 ; 2957 |
                             4699 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4700 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4701 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4702 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4703 ; 2962 |
                             4704 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4705 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4706 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4707 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4708 ; 2967 |
                             4709 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4710 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4711 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4712 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4713 ; 2972 |
                             4714 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4715 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                             4716 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4717 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4718 ; 2977 |
                             4719 ; 2978 |//$FILENAME settings_languages_eng.src
                             4720 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4721 ; 2980 |//$FILENAME settings_languages_vie.src
                             4722 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4723 ; 2982 |
                             4724 ; 2983 |//$FILENAME fraction_dot.src
                             4725 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4726 ; 2985 |
                             4727 ; 2986 |//$FILENAME fm_background.src
                             4728 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4729 ; 2988 |//$FILENAME vie_fm_background.src
                             4730 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4731 ; 2990 |
                             4732 ; 2991 |//$FILENAME searching_please_wait.src
                             4733 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4734 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4735 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4736 ; 2995 |
                             4737 ; 2996 |//$FILENAME fm_auto_search.src
                             4738 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4739 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4740 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4741 ; 3000 |
                             4742 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4743 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4744 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4745 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4746 ; 3005 |
                             4747 ; 3006 |#endif //IF (!@def(resources))
                             4748 ; 3007 |
                             4749 
                             4751 
                             4752 ; 15   |#include "recorderstatemachine.h"
                             4753 
                             4755 
                             4756 ; 1    |#ifndef _RECORDER_STATE_MACHINE_H
                             4757 ; 2    |#define _RECORDER_STATE_MACHINE_H
                             4758 ; 3    |
                             4759 ; 4    |// types of encoders
                             4760 ; 5    |#define ENCODER_TYPE_ADPCM_IMA  0
                             4761 ; 6    |#define ENCODER_TYPE_PCM        1
                             4762 ; 7    |#define ENCODER_TYPE_MP3        2
                             4763 ; 8    |
                             4764 ; 9    |//These are in the EncoderCSR
                             4765 ; 10   |#define ENCODER_NO_SPACE            1<<0
                             4766 ; 11   |#define ENCODER_RAN_OUT_OF_SPACE    1<<1
                             4767 ; 12   |#define ENCODER_RECORD_ERROR        1<<2
                             4768 ; 13   |#define ENCODER_TOLD_TO_STOP        1<<3
                             4769 ; 14   |#define ENCODER_ALREADY_RECORDING   1<<4
                             4770 ; 15   |#define ENCODER_PAUSED              1<<5
                             4771 ; 16   |#define ENCODER_STOPPED             1<<6
                             4772 ; 17   |#define ENCODER_WARN_LOW_SPACE      1<<7   // Only in EncoderIsrSr, menus may read it.
                             4773 ; 18   |#define ENCODER_WARNING_SENT        1<<8
                             4774 ; 19   |#define ENCODER_RECORDING           1<<12
                             4775 ; 20   |
                             4776 ; 21   |#define ENCODERCURRENTMICROPHONEVOLUME  HW_MIXMICINVR_GN_ZERO_SETMASK 
                             4777 ; 22   |
                             4778 ; 23   |#define MIC_LEFT_SOURCE                         HW_MIXRECSELR_SL_MIC_SETMASK
                             4779 ; 24   |#define MIC_RIGHT_SOURCE                                HW_MIXRECSELR_SR_MIC_SETMASK
                             4780 ; 25   |
                             4781 ; 26   |#define LINE1_LEFT_SOURCE                       HW_MIXRECSELR_SL_LINEIN1_SETMASK
                             4782 ; 27   |#define LINE1_RIGHT_SOURCE                              HW_MIXRECSELR_SR_LINEIN1_SETMASK
                             4783 ; 28   |
                             4784 ; 29   |//define FM as line-in 1 for 100 pin package, FM or line-in2 for 144 pin package
                             4785 ; 30   |#ifdef FMTUNER_ON_LINE2_IN
                             4786 ; 31   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN2_SETMASK
                             4787 ; 32   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN2_SETMASK
                             4788 ; 33   |#else
                             4789 ; 34   |        #define FM_LEFT_SOURCE                  HW_MIXRECSELR_SL_LINEIN1_SETMASK
                             4790 ; 35   |        #define FM_RIGHT_SOURCE                         HW_MIXRECSELR_SR_LINEIN1_SETMASK
                             4791 ; 36   |#endif
                             4792 ; 37   |
                             4793 ; 38   |// This default gain from the ADC input amp is maxed at +22.5 dB
                             4794 ; 39   |// STMP35xx family: mic recording gets max gain at this pre-ADC gain stage
                             4795 ; 40   |#define MAX_ADC_GAIN_SETMASK            (HW_MIXADCGAINR_GL_22P5_SETMASK|HW_MIXADCGAINR_GR_
                                  22P5_SETMASK)
                             4796 ; 41   |#define CURRENTADCGAIN                          MAX_ADC_GAIN_SETMASK
                             4797 ; 42   |
                             4798 ; 43   |#define DIGITALGAINFORMP3RECORD         0x80 // 3420/3560 GAIN
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4799 ; 44   |
                             4800 ; 45   |extern int g_iEncTotalSeconds;
                             4801 ; 46   |extern int g_iEncCurrentSeconds;
                             4802 ; 47   |
                             4803 ; 48   |extern volatile int g_bEncoderLowSpace; 
                             4804 ; 49   |
                             4805 ; 50   |_reentrant int InitRecorderStateMachine(int a, int b, int *c);
                             4806 ; 51   |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             4807 ; 52   |_reentrant int ExitRecorderStateMachine(int a, int b, int *c);
                             4808 ; 53   |
                             4809 ; 54   |#endif
                             4810 
                             4812 
                             4813 ; 16   |#include "recordsettingsmenu.h"
                             4814 
                             4816 
                             4817 ; 1    |#ifndef _RECORDSETTINGS_MENU_H
                             4818 ; 2    |#define _RECORDSETTINGS_MENU_H
                             4819 ; 3    |
                             4820 ; 4    |// menus in settings menu
                             4821 ; 5    |// defines order of selection
                             4822 ; 6    |#define RECORDSETTINGSMENU_FIRST        0
                             4823 ; 7    |#define RECORDSETTINGSMENU_SOURCE       0
                             4824 ; 8    |#define RECORDSETTINGSMENU_ENCODER      1
                             4825 ; 9    |#define RECORDSETTINGSMENU_CHANNELS     2
                             4826 ; 10   |#define RECORDSETTINGSMENU_DESTINATION  3
                             4827 ; 11   |#define RECORDSETTINGSMENU_SAMPLERATE   4
                             4828 ; 12   |#define RECORDSETTINGSMENU_BITRATE      5
                             4829 ; 13   |#define RECORDSETTINGSMENU_MODE         6
                             4830 ; 14   |#define RECORDSETTINGSMENU_EXIT         7
                             4831 ; 15   |#define RECORDSETTINGSMENU_LAST         7
                             4832 ; 16   |#define RECORDSETTINGSMENU_COUNT  (RECORDSETTINGSMENU_LAST+1)
                             4833 ; 17   |
                             4834 ; 18   |#define SOURCE_FIRST        0
                             4835 ; 19   |#define SOURCE_MIC          0
                             4836 ; 20   |#define SOURCE_FM               1          
                             4837 ; 21   |#define SOURCE_LINEIN       2      //Used as line-in 1 for 144 pin package
                             4838 ; 22   |#ifdef FMTUNER_ON_LINE2_IN         
                             4839 ; 23   |        #define SOURCE_LAST     SOURCE_LINEIN               
                             4840 ; 24   |#else
                             4841 ; 25   |        #define SOURCE_LAST     SOURCE_LINEIN //SOURCE_FM               //if using the 100
                                   pin package, skip Line-In
                             4842 ; 26   |#endif
                             4843 ; 27   |  
                             4844 ; 28   |#define SOURCE_COUNT        (SOURCE_LAST+1)
                             4845 ; 29   |
                             4846 ; 30   |#define ENCODER_FIRST       0
                             4847 ; 31   |#define ENCODER_IMADPCM     0
                             4848 ; 32   |#define ENCODER_MSADPCM     1
                             4849 ; 33   |#define ENCODER_PCM         2
                             4850 ; 34   |#ifdef TEST
                             4851 ; 35   |    #ifdef MP3_ENCODE
                             4852 ; 36   |        #define ENCODER_MP3         3
                             4853 ; 37   |        #define ENCODER_ALL                     4
                             4854 ; 38   |        #define ENCODER_LAST        4
                             4855 ; 39   |    #else
                             4856 ; 40   |        #define ENCODER_MP3         (WORD)-1
                             4857 ; 41   |        #define ENCODER_LAST        3
                             4858 ; 42   |        #define ENCODER_ALL                     3
                             4859 ; 43   |    #endif
                             4860 ; 44   |#else
                             4861 ; 45   |        #ifdef MP3_ENCODE
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4862 ; 46   |                #define ENCODER_MP3         3
                             4863 ; 47   |                #define ENCODER_LAST        3
                             4864 ; 48   |        #else
                             4865 ; 49   |                #define ENCODER_MP3         (WORD)-1
                             4866 ; 50   |                #define ENCODER_LAST        2
                             4867 ; 51   |        #endif
                             4868 ; 52   |#endif
                             4869 ; 53   |#define IMADPCM             0x11
                             4870 ; 54   |#define MSADPCM             2
                             4871 ; 55   |#define WPCM                1
                             4872 ; 56   |#define ENCODER_COUNT       (ENCODER_LAST+1)
                             4873 ; 57   |
                             4874 ; 58   |#define MODE_FIRST       0  // this number represents the # channels too
                             4875 ; 59   |#define MODE_ALBUM       0
                             4876 ; 60   |#define MODE_SONG        1
                             4877 ; 61   |#define MODE_LAST        1
                             4878 ; 62   |#define MODE_COUNT      (MODE_LAST+1)
                             4879 ; 63   |
                             4880 ; 64   |
                             4881 ; 65   |#define CHANNELS_FIRST      1  // this number represents the # channels too
                             4882 ; 66   |#define CHANNELS_MONO       1
                             4883 ; 67   |#define CHANNELS_STEREO     2
                             4884 ; 68   |#define CHANNELS_LAST       2
                             4885 ; 69   |#define CHANNELS_COUNT      (CHANNELS_LAST)
                             4886 ; 70   |
                             4887 ; 71   |#define DESTINATION_FIRST       0
                             4888 ; 72   |#define DESTINATION_INTERNAL    0
                             4889 ; 73   |#define DESTINATION_EXTERNAL    1    
                             4890 ; 74   |#ifdef TEST
                             4891 ; 75   |        #define DESTINATION_ALL         2 
                             4892 ; 76   |        #define DESTINATION_LAST        2
                             4893 ; 77   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                             4894 ; 78   |#else
                             4895 ; 79   |        #define DESTINATION_LAST        1
                             4896 ; 80   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                             4897 ; 81   |#endif
                             4898 ; 82   |
                             4899 ; 83   |#define SAMPLE_RATE_FIRST     0
                             4900 ; 84   |#define SAMPLE_RATE_8000HZ    0
                             4901 ; 85   |#define SAMPLE_RATE_11025HZ   1
                             4902 ; 86   |#define SAMPLE_RATE_16000HZ   2
                             4903 ; 87   |#define SAMPLE_RATE_22050HZ   3
                             4904 ; 88   |#define SAMPLE_RATE_32000HZ   4
                             4905 ; 89   |#define SAMPLE_RATE_44100HZ   5
                             4906 ; 90   |#define SAMPLE_RATE_48000HZ   6
                             4907 ; 91   |#define SAMPLE_RATE_LAST      6
                             4908 ; 92   |#define SAMPLE_RATE_COUNT     (SAMPLE_RATE_ADPCM_LAST+1)
                             4909 ; 93   |
                             4910 ; 94   |#define BITRATE_FIRST     1
                             4911 ; 95   |#define BITRATE_32000HZ   1
                             4912 ; 96   |#define BITRATE_40000HZ   2
                             4913 ; 97   |#define BITRATE_48000HZ   3
                             4914 ; 98   |#define BITRATE_56000HZ   4
                             4915 ; 99   |#define BITRATE_64000HZ   5
                             4916 ; 100  |#define BITRATE_80000HZ   6
                             4917 ; 101  |#define BITRATE_96000HZ   7
                             4918 ; 102  |#define BITRATE_112000HZ   8
                             4919 ; 103  |#define BITRATE_128000HZ   9
                             4920 ; 104  |#define BITRATE_160000HZ   10
                             4921 ; 105  |#define BITRATE_192000HZ   11
                             4922 ; 106  |#define BITRATE_224000HZ   12
                             4923 ; 107  |#define BITRATE_256000HZ   13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4924 ; 108  |#define BITRATE_320000HZ   14
                             4925 ; 109  |#define BITRATE_LAST      14
                             4926 ; 110  |
                             4927 ; 111  |#define  BITS_FIRST     0
                             4928 ; 112  |#define  BITS_4         0    
                             4929 ; 113  |#define  BITS_8         1
                             4930 ; 114  |#define  BITS_16        2
                             4931 ; 115  |#define  BITS_24        3
                             4932 ; 116  |#define  BITS_LAST      3
                             4933 ; 117  |#define  BITS_COUNT     (BITS_LAST +1)
                             4934 ; 118  |
                             4935 ; 119  |
                             4936 ; 120  |extern int g_ADCsource;
                             4937 ; 121  |
                             4938 ; 122  |//if you change the size of this structure, you MUST change 
                             4939 ; 123  |//the saverange macro in recordsettingsmenu.c (very bottom).
                             4940 ; 124  |struct RecorderSettings
                             4941 ; 125  |{
                             4942 ; 126  |    WORD m_Encoder;
                             4943 ; 127  |    WORD m_EncoderNo;
                             4944 ; 128  |    WORD m_iChannels;
                             4945 ; 129  |    WORD m_iDestinationDevice;
                             4946 ; 130  |    WORD m_iSampleRateInHz;
                             4947 ; 131  |    WORD m_iBitRateInKbps;
                             4948 ; 132  |        WORD m_iMode;
                             4949 ; 133  |    WORD m_ibits;
                             4950 ; 134  |};
                             4951 ; 135  |
                             4952 ; 136  |extern struct RecorderSettings g_RecorderSettings[];
                             4953 ; 137  |
                             4954 ; 138  |#endif
                             4955 
                             4957 
                             4958 ; 17   |#include "hwequ.h"
                             4959 
                             4961 
                             4962 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4963 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             4964 ; 3    |//  File        : hwequ.inc
                             4965 ; 4    |//  Description : STMP Hardware Constants
                             4966 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4967 ; 6    |
                             4968 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             4969 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             4970 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             4971 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             4972 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             4973 ; 12   |
                             4974 ; 13   |#if (!defined(HWEQU_INC))
                             4975 ; 14   |#define HWEQU_INC 1
                             4976 ; 15   |
                             4977 ; 16   |#include "types.h"
                             4978 
                             4980 
                             4981 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4982 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4983 ; 3    |//
                             4984 ; 4    |// Filename: types.h
                             4985 ; 5    |// Description: Standard data types
                             4986 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4987 ; 7    |
                             4988 ; 8    |#ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4989 ; 9    |#define _TYPES_H
                             4990 ; 10   |
                             4991 ; 11   |// TODO:  move this outta here!
                             4992 ; 12   |#if !defined(NOERROR)
                             4993 ; 13   |#define NOERROR 0
                             4994 ; 14   |#define SUCCESS 0
                             4995 ; 15   |#endif 
                             4996 ; 16   |#if !defined(SUCCESS)
                             4997 ; 17   |#define SUCCESS  0
                             4998 ; 18   |#endif
                             4999 ; 19   |#if !defined(ERROR)
                             5000 ; 20   |#define ERROR   -1
                             5001 ; 21   |#endif
                             5002 ; 22   |#if !defined(FALSE)
                             5003 ; 23   |#define FALSE 0
                             5004 ; 24   |#endif
                             5005 ; 25   |#if !defined(TRUE)
                             5006 ; 26   |#define TRUE  1
                             5007 ; 27   |#endif
                             5008 ; 28   |
                             5009 ; 29   |#if !defined(NULL)
                             5010 ; 30   |#define NULL 0
                             5011 ; 31   |#endif
                             5012 ; 32   |
                             5013 ; 33   |#define MAX_INT     0x7FFFFF
                             5014 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5015 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5016 ; 36   |#define MAX_ULONG   (-1) 
                             5017 ; 37   |
                             5018 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5019 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5020 ; 40   |
                             5021 ; 41   |
                             5022 ; 42   |#define BYTE    unsigned char       // btVarName
                             5023 ; 43   |#define CHAR    signed char         // cVarName
                             5024 ; 44   |#define USHORT  unsigned short      // usVarName
                             5025 ; 45   |#define SHORT   unsigned short      // sVarName
                             5026 ; 46   |#define WORD    unsigned int        // wVarName
                             5027 ; 47   |#define INT     signed int          // iVarName
                             5028 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5029 ; 49   |#define LONG    signed long         // lVarName
                             5030 ; 50   |#define BOOL    unsigned int        // bVarName
                             5031 ; 51   |#define FRACT   _fract              // frVarName
                             5032 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5033 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5034 ; 54   |#define FLOAT   float               // fVarName
                             5035 ; 55   |#define DBL     double              // dVarName
                             5036 ; 56   |#define ENUM    enum                // eVarName
                             5037 ; 57   |#define CMX     _complex            // cmxVarName
                             5038 ; 58   |typedef WORD UCS3;                   // 
                             5039 ; 59   |
                             5040 ; 60   |#define UINT16  unsigned short
                             5041 ; 61   |#define UINT8   unsigned char   
                             5042 ; 62   |#define UINT32  unsigned long
                             5043 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5044 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5045 ; 65   |#define WCHAR   UINT16
                             5046 ; 66   |
                             5047 ; 67   |//UINT128 is 16 bytes or 6 words
                             5048 ; 68   |typedef struct UINT128_3500 {   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5049 ; 69   |    int val[6];     
                             5050 ; 70   |} UINT128_3500;
                             5051 ; 71   |
                             5052 ; 72   |#define UINT128   UINT128_3500
                             5053 ; 73   |
                             5054 ; 74   |// Little endian word packed byte strings:   
                             5055 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5056 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5057 ; 77   |// Little endian word packed byte strings:   
                             5058 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5059 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5060 ; 80   |
                             5061 ; 81   |// Declare Memory Spaces To Use When Coding
                             5062 ; 82   |// A. Sector Buffers
                             5063 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5064 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5065 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5066 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5067 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5068 ; 88   |// B. Media DDI Memory
                             5069 ; 89   |#define MEDIA_DDI_MEM _Y
                             5070 ; 90   |
                             5071 ; 91   |
                             5072 ; 92   |
                             5073 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5074 ; 94   |// Examples of circular pointers:
                             5075 ; 95   |//    INT CIRC cpiVarName
                             5076 ; 96   |//    DWORD CIRC cpdwVarName
                             5077 ; 97   |
                             5078 ; 98   |#define RETCODE INT                 // rcVarName
                             5079 ; 99   |
                             5080 ; 100  |// generic bitfield structure
                             5081 ; 101  |struct Bitfield {
                             5082 ; 102  |    unsigned int B0  :1;
                             5083 ; 103  |    unsigned int B1  :1;
                             5084 ; 104  |    unsigned int B2  :1;
                             5085 ; 105  |    unsigned int B3  :1;
                             5086 ; 106  |    unsigned int B4  :1;
                             5087 ; 107  |    unsigned int B5  :1;
                             5088 ; 108  |    unsigned int B6  :1;
                             5089 ; 109  |    unsigned int B7  :1;
                             5090 ; 110  |    unsigned int B8  :1;
                             5091 ; 111  |    unsigned int B9  :1;
                             5092 ; 112  |    unsigned int B10 :1;
                             5093 ; 113  |    unsigned int B11 :1;
                             5094 ; 114  |    unsigned int B12 :1;
                             5095 ; 115  |    unsigned int B13 :1;
                             5096 ; 116  |    unsigned int B14 :1;
                             5097 ; 117  |    unsigned int B15 :1;
                             5098 ; 118  |    unsigned int B16 :1;
                             5099 ; 119  |    unsigned int B17 :1;
                             5100 ; 120  |    unsigned int B18 :1;
                             5101 ; 121  |    unsigned int B19 :1;
                             5102 ; 122  |    unsigned int B20 :1;
                             5103 ; 123  |    unsigned int B21 :1;
                             5104 ; 124  |    unsigned int B22 :1;
                             5105 ; 125  |    unsigned int B23 :1;
                             5106 ; 126  |};
                             5107 ; 127  |
                             5108 ; 128  |union BitInt {
                             5109 ; 129  |        struct Bitfield B;
                             5110 ; 130  |        int        I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5111 ; 131  |};
                             5112 ; 132  |
                             5113 ; 133  |#define MAX_MSG_LENGTH 10
                             5114 ; 134  |struct CMessage
                             5115 ; 135  |{
                             5116 ; 136  |        unsigned int m_uLength;
                             5117 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5118 ; 138  |};
                             5119 ; 139  |
                             5120 ; 140  |typedef struct {
                             5121 ; 141  |    WORD m_wLength;
                             5122 ; 142  |    WORD m_wMessage;
                             5123 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5124 ; 144  |} Message;
                             5125 ; 145  |
                             5126 ; 146  |struct MessageQueueDescriptor
                             5127 ; 147  |{
                             5128 ; 148  |        int *m_pBase;
                             5129 ; 149  |        int m_iModulo;
                             5130 ; 150  |        int m_iSize;
                             5131 ; 151  |        int *m_pHead;
                             5132 ; 152  |        int *m_pTail;
                             5133 ; 153  |};
                             5134 ; 154  |
                             5135 ; 155  |struct ModuleEntry
                             5136 ; 156  |{
                             5137 ; 157  |    int m_iSignaledEventMask;
                             5138 ; 158  |    int m_iWaitEventMask;
                             5139 ; 159  |    int m_iResourceOfCode;
                             5140 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5141 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5142 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5143 ; 163  |    int m_uTimeOutHigh;
                             5144 ; 164  |    int m_uTimeOutLow;
                             5145 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5146 ; 166  |};
                             5147 ; 167  |
                             5148 ; 168  |union WaitMask{
                             5149 ; 169  |    struct B{
                             5150 ; 170  |        unsigned int m_bNone     :1;
                             5151 ; 171  |        unsigned int m_bMessage  :1;
                             5152 ; 172  |        unsigned int m_bTimer    :1;
                             5153 ; 173  |        unsigned int m_bButton   :1;
                             5154 ; 174  |    } B;
                             5155 ; 175  |    int I;
                             5156 ; 176  |} ;
                             5157 ; 177  |
                             5158 ; 178  |
                             5159 ; 179  |struct Button {
                             5160 ; 180  |        WORD wButtonEvent;
                             5161 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5162 ; 182  |};
                             5163 ; 183  |
                             5164 ; 184  |struct Message {
                             5165 ; 185  |        WORD wMsgLength;
                             5166 ; 186  |        WORD wMsgCommand;
                             5167 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5168 ; 188  |};
                             5169 ; 189  |
                             5170 ; 190  |union EventTypes {
                             5171 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5172 ; 192  |        struct Button Button ;
                             5173 ; 193  |        struct Message Message;
                             5174 ; 194  |};
                             5175 ; 195  |
                             5176 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5177 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5178 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5179 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5180 ; 200  |
                             5181 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5182 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5183 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5184 ; 204  |
                             5185 ; 205  |#if DEBUG
                             5186 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5187 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5188 ; 208  |#else 
                             5189 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5190 ; 210  |#define DebugBuildAssert(x)    
                             5191 ; 211  |#endif
                             5192 ; 212  |
                             5193 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5194 ; 214  |//  #pragma asm
                             5195 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5196 ; 216  |//  #pragma endasm
                             5197 ; 217  |
                             5198 ; 218  |
                             5199 ; 219  |#ifdef COLOR_262K
                             5200 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5201 ; 221  |#elif defined(COLOR_65K)
                             5202 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5203 ; 223  |#else
                             5204 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5205 ; 225  |#endif
                             5206 ; 226  |    
                             5207 ; 227  |#endif // #ifndef _TYPES_H
                             5208 
                             5210 
                             5211 ; 17   |#include "regsclkctrl.h"
                             5212 
                             5214 
                             5215 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             5216 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             5217 ; 3    |
                             5218 ; 4    |
                             5219 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5220 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             5221 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             5222 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             5223 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             5224 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             5225 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             5226 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             5227 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             5228 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             5229 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             5230 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             5231 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5232 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             5233 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             5234 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             5235 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             5236 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             5237 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             5238 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             5239 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             5240 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             5241 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             5242 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             5243 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             5244 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             5245 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             5246 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             5247 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             5248 ; 34   |
                             5249 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             5250 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             5251 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             5252 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             5253 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             5254 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             5255 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             5256 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             5257 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             5258 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             5259 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             5260 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             5261 ; 47   |
                             5262 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             5263 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             5264 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             5265 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             5266 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             5267 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             5268 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             5269 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             5270 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             5271 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             5272 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             5273 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             5274 ; 60   |
                             5275 ; 61   |typedef union               
                             5276 ; 62   |{
                             5277 ; 63   |    struct
                             5278 ; 64   |    {
                             5279 ; 65   |        int CKRST       :1; // Clock Reset
                             5280 ; 66   |        int LTC         :1;
                             5281 ; 67   |        int PLLEN       :1;
                             5282 ; 68   |        int XTLEN       :1;
                             5283 ; 69   |        int FLB         :1;
                             5284 ; 70   |        unsigned ADIV   :3;
                             5285 ; 71   |        int CKSRC       :1;
                             5286 ; 72   |        unsigned DDIV   :3;
                             5287 ; 73   |        unsigned PDIV   :5;
                             5288 ; 74   |        int PWDN        :1;
                             5289 ; 75   |        int ACKEN       :1;
                             5290 ; 76   |        int LOCK        :1;
                             5291 ; 77   |        unsigned ADIV1  :3;
                             5292 ; 78   |        unsigned DDIV_MSB:1;
                             5293 ; 79   |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5294 ; 80   |
                             5295 ; 81   |    int I;
                             5296 ; 82   |    unsigned int U;
                             5297 ; 83   |
                             5298 ; 84   |} ccr_type;
                             5299 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             5300 ; 86   |
                             5301 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             5302 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             5303 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             5304 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             5305 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             5306 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             5307 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             5308 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             5309 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             5310 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             5311 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             5312 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             5313 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             5314 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             5315 ; 101  |
                             5316 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             5317 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             5318 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             5319 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             5320 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             5321 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             5322 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             5323 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             5324 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             5325 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             5326 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             5327 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             5328 ; 114  |
                             5329 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             5330 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             5331 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             5332 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             5333 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             5334 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             5335 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             5336 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             5337 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             5338 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             5339 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             5340 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             5341 ; 127  |
                             5342 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             5343 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             5344 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             5345 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             5346 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             5347 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             5348 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             5349 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             5350 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             5351 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             5352 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             5353 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             5354 ; 140  |
                             5355 ; 141  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5356 ; 142  |{
                             5357 ; 143  |    struct
                             5358 ; 144  |   {
                             5359 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             5360 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             5361 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             5362 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             5363 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             5364 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             5365 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             5366 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             5367 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             5368 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             5369 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             5370 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             5371 ; 157  |    } B;
                             5372 ; 158  |
                             5373 ; 159  |    int I;
                             5374 ; 160  |    unsigned int U;
                             5375 ; 161  |
                             5376 ; 162  |} rcr_type;
                             5377 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             5378 ; 164  |
                             5379 ; 165  |
                             5380 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             5381 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             5382 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             5383 ; 169  |
                             5384 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             5385 ; 171  |
                             5386 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             5387 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             5388 ; 174  |typedef union               
                             5389 ; 175  |{
                             5390 ; 176  |    struct
                             5391 ; 177  |   {
                             5392 ; 178  |        int LOW;
                             5393 ; 179  |    } B;
                             5394 ; 180  |
                             5395 ; 181  |    int I;
                             5396 ; 182  |    unsigned int U;
                             5397 ; 183  |
                             5398 ; 184  |} dclkcntl_type;
                             5399 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             5400 ; 186  |
                             5401 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             5402 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             5403 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             5404 ; 190  |
                             5405 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             5406 ; 192  |
                             5407 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             5408 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             5409 ; 195  |typedef union               
                             5410 ; 196  |{
                             5411 ; 197  |    struct
                             5412 ; 198  |   {
                             5413 ; 199  |        int HIGH;
                             5414 ; 200  |    } B;
                             5415 ; 201  |
                             5416 ; 202  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5417 ; 203  |    unsigned int U;
                             5418 ; 204  |
                             5419 ; 205  |} dclkcntu_type;
                             5420 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             5421 ; 207  |
                             5422 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             5423 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             5424 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             5425 ; 211  |
                             5426 ; 212  |// Clock count register (lower)
                             5427 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             5428 ; 214  |// Clock count register (upper)
                             5429 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             5430 ; 216  |// Cycle steal count register
                             5431 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             5432 ; 218  |
                             5433 ; 219  |#endif
                             5434 ; 220  |
                             5435 ; 221  |
                             5436 
                             5438 
                             5439 ; 18   |#include "regscore.h"
                             5440 
                             5442 
                             5443 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             5444 ; 2    |#define __REGS_STATUS_INC 1
                             5445 ; 3    |
                             5446 ; 4    |
                             5447 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5448 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             5449 ; 7    |#define HW_OMR_MA_BITPOS 0
                             5450 ; 8    |#define HW_OMR_MB_BITPOS 1
                             5451 ; 9    |#define HW_OMR_DE_BITPOS 2
                             5452 ; 10   |#define HW_OMR_YE_BITPOS 3
                             5453 ; 11   |#define HW_OMR_MC_BITPOS 4
                             5454 ; 12   |#define HW_OMR_SD_BITPOS 6
                             5455 ; 13   |
                             5456 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             5457 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             5458 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             5459 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             5460 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             5461 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             5462 ; 20   |
                             5463 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             5464 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             5465 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             5466 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             5467 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             5468 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             5469 ; 27   |
                             5470 ; 28   |
                             5471 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             5472 ; 30   |//  Status Register (HW_SR) Bit Positions
                             5473 ; 31   |#define HW_SR_C_BITPOS 0
                             5474 ; 32   |#define HW_SR_O_BITPOS 1
                             5475 ; 33   |#define HW_SR_Z_BITPOS 2
                             5476 ; 34   |#define HW_SR_N_BITPOS 3
                             5477 ; 35   |#define HW_SR_U_BITPOS 4
                             5478 ; 36   |#define HW_SR_E_BITPOS 5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5479 ; 37   |#define HW_SR_L_BITPOS 6
                             5480 ; 38   |#define HW_SR_IM_BITPOS 8
                             5481 ; 39   |#define HW_SR_IM0_BITPOS 8
                             5482 ; 40   |#define HW_SR_IM1_BITPOS 9
                             5483 ; 41   |#define HW_SR_SM_BITPOS 10
                             5484 ; 42   |#define HW_SR_SM0_BITPOS 10
                             5485 ; 43   |#define HW_SR_SM1_BITPOS 11
                             5486 ; 44   |#define HW_SR_TM_BITPOS 13
                             5487 ; 45   |#define HW_SR_DP_BITPOS 14
                             5488 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             5489 ; 47   |
                             5490 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             5491 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             5492 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             5493 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             5494 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             5495 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             5496 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             5497 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             5498 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             5499 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             5500 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             5501 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             5502 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             5503 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             5504 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             5505 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             5506 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             5507 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             5508 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             5509 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             5510 ; 68   |
                             5511 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             5512 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             5513 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             5514 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             5515 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             5516 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             5517 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             5518 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             5519 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             5520 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             5521 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             5522 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             5523 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             5524 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             5525 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             5526 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             5527 ; 85   |
                             5528 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             5529 ; 87   |//  RAM/ROM Config Register Bit Positions
                             5530 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             5531 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             5532 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             5533 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             5534 ; 92   |#endif
                             5535 ; 93   |
                             5536 ; 94   |
                             5537 
                             5539 
                             5540 ; 19   |#include "regscodec.h"
                             5541 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5543 
                             5544 ; 1    |#if !(defined(regscodecinc))
                             5545 ; 2    |#define regscodecinc 1
                             5546 ; 3    |
                             5547 ; 4    |
                             5548 ; 5    |
                             5549 ; 6    |#include "types.h"
                             5550 
                             5552 
                             5553 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5554 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5555 ; 3    |//
                             5556 ; 4    |// Filename: types.h
                             5557 ; 5    |// Description: Standard data types
                             5558 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5559 ; 7    |
                             5560 ; 8    |#ifndef _TYPES_H
                             5561 ; 9    |#define _TYPES_H
                             5562 ; 10   |
                             5563 ; 11   |// TODO:  move this outta here!
                             5564 ; 12   |#if !defined(NOERROR)
                             5565 ; 13   |#define NOERROR 0
                             5566 ; 14   |#define SUCCESS 0
                             5567 ; 15   |#endif 
                             5568 ; 16   |#if !defined(SUCCESS)
                             5569 ; 17   |#define SUCCESS  0
                             5570 ; 18   |#endif
                             5571 ; 19   |#if !defined(ERROR)
                             5572 ; 20   |#define ERROR   -1
                             5573 ; 21   |#endif
                             5574 ; 22   |#if !defined(FALSE)
                             5575 ; 23   |#define FALSE 0
                             5576 ; 24   |#endif
                             5577 ; 25   |#if !defined(TRUE)
                             5578 ; 26   |#define TRUE  1
                             5579 ; 27   |#endif
                             5580 ; 28   |
                             5581 ; 29   |#if !defined(NULL)
                             5582 ; 30   |#define NULL 0
                             5583 ; 31   |#endif
                             5584 ; 32   |
                             5585 ; 33   |#define MAX_INT     0x7FFFFF
                             5586 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5587 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5588 ; 36   |#define MAX_ULONG   (-1) 
                             5589 ; 37   |
                             5590 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5591 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5592 ; 40   |
                             5593 ; 41   |
                             5594 ; 42   |#define BYTE    unsigned char       // btVarName
                             5595 ; 43   |#define CHAR    signed char         // cVarName
                             5596 ; 44   |#define USHORT  unsigned short      // usVarName
                             5597 ; 45   |#define SHORT   unsigned short      // sVarName
                             5598 ; 46   |#define WORD    unsigned int        // wVarName
                             5599 ; 47   |#define INT     signed int          // iVarName
                             5600 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5601 ; 49   |#define LONG    signed long         // lVarName
                             5602 ; 50   |#define BOOL    unsigned int        // bVarName
                             5603 ; 51   |#define FRACT   _fract              // frVarName
                             5604 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5605 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5606 ; 54   |#define FLOAT   float               // fVarName
                             5607 ; 55   |#define DBL     double              // dVarName
                             5608 ; 56   |#define ENUM    enum                // eVarName
                             5609 ; 57   |#define CMX     _complex            // cmxVarName
                             5610 ; 58   |typedef WORD UCS3;                   // 
                             5611 ; 59   |
                             5612 ; 60   |#define UINT16  unsigned short
                             5613 ; 61   |#define UINT8   unsigned char   
                             5614 ; 62   |#define UINT32  unsigned long
                             5615 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5616 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5617 ; 65   |#define WCHAR   UINT16
                             5618 ; 66   |
                             5619 ; 67   |//UINT128 is 16 bytes or 6 words
                             5620 ; 68   |typedef struct UINT128_3500 {   
                             5621 ; 69   |    int val[6];     
                             5622 ; 70   |} UINT128_3500;
                             5623 ; 71   |
                             5624 ; 72   |#define UINT128   UINT128_3500
                             5625 ; 73   |
                             5626 ; 74   |// Little endian word packed byte strings:   
                             5627 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5628 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5629 ; 77   |// Little endian word packed byte strings:   
                             5630 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5631 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5632 ; 80   |
                             5633 ; 81   |// Declare Memory Spaces To Use When Coding
                             5634 ; 82   |// A. Sector Buffers
                             5635 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5636 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5637 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5638 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5639 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5640 ; 88   |// B. Media DDI Memory
                             5641 ; 89   |#define MEDIA_DDI_MEM _Y
                             5642 ; 90   |
                             5643 ; 91   |
                             5644 ; 92   |
                             5645 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5646 ; 94   |// Examples of circular pointers:
                             5647 ; 95   |//    INT CIRC cpiVarName
                             5648 ; 96   |//    DWORD CIRC cpdwVarName
                             5649 ; 97   |
                             5650 ; 98   |#define RETCODE INT                 // rcVarName
                             5651 ; 99   |
                             5652 ; 100  |// generic bitfield structure
                             5653 ; 101  |struct Bitfield {
                             5654 ; 102  |    unsigned int B0  :1;
                             5655 ; 103  |    unsigned int B1  :1;
                             5656 ; 104  |    unsigned int B2  :1;
                             5657 ; 105  |    unsigned int B3  :1;
                             5658 ; 106  |    unsigned int B4  :1;
                             5659 ; 107  |    unsigned int B5  :1;
                             5660 ; 108  |    unsigned int B6  :1;
                             5661 ; 109  |    unsigned int B7  :1;
                             5662 ; 110  |    unsigned int B8  :1;
                             5663 ; 111  |    unsigned int B9  :1;
                             5664 ; 112  |    unsigned int B10 :1;
                             5665 ; 113  |    unsigned int B11 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5666 ; 114  |    unsigned int B12 :1;
                             5667 ; 115  |    unsigned int B13 :1;
                             5668 ; 116  |    unsigned int B14 :1;
                             5669 ; 117  |    unsigned int B15 :1;
                             5670 ; 118  |    unsigned int B16 :1;
                             5671 ; 119  |    unsigned int B17 :1;
                             5672 ; 120  |    unsigned int B18 :1;
                             5673 ; 121  |    unsigned int B19 :1;
                             5674 ; 122  |    unsigned int B20 :1;
                             5675 ; 123  |    unsigned int B21 :1;
                             5676 ; 124  |    unsigned int B22 :1;
                             5677 ; 125  |    unsigned int B23 :1;
                             5678 ; 126  |};
                             5679 ; 127  |
                             5680 ; 128  |union BitInt {
                             5681 ; 129  |        struct Bitfield B;
                             5682 ; 130  |        int        I;
                             5683 ; 131  |};
                             5684 ; 132  |
                             5685 ; 133  |#define MAX_MSG_LENGTH 10
                             5686 ; 134  |struct CMessage
                             5687 ; 135  |{
                             5688 ; 136  |        unsigned int m_uLength;
                             5689 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5690 ; 138  |};
                             5691 ; 139  |
                             5692 ; 140  |typedef struct {
                             5693 ; 141  |    WORD m_wLength;
                             5694 ; 142  |    WORD m_wMessage;
                             5695 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5696 ; 144  |} Message;
                             5697 ; 145  |
                             5698 ; 146  |struct MessageQueueDescriptor
                             5699 ; 147  |{
                             5700 ; 148  |        int *m_pBase;
                             5701 ; 149  |        int m_iModulo;
                             5702 ; 150  |        int m_iSize;
                             5703 ; 151  |        int *m_pHead;
                             5704 ; 152  |        int *m_pTail;
                             5705 ; 153  |};
                             5706 ; 154  |
                             5707 ; 155  |struct ModuleEntry
                             5708 ; 156  |{
                             5709 ; 157  |    int m_iSignaledEventMask;
                             5710 ; 158  |    int m_iWaitEventMask;
                             5711 ; 159  |    int m_iResourceOfCode;
                             5712 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5713 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5714 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5715 ; 163  |    int m_uTimeOutHigh;
                             5716 ; 164  |    int m_uTimeOutLow;
                             5717 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5718 ; 166  |};
                             5719 ; 167  |
                             5720 ; 168  |union WaitMask{
                             5721 ; 169  |    struct B{
                             5722 ; 170  |        unsigned int m_bNone     :1;
                             5723 ; 171  |        unsigned int m_bMessage  :1;
                             5724 ; 172  |        unsigned int m_bTimer    :1;
                             5725 ; 173  |        unsigned int m_bButton   :1;
                             5726 ; 174  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5727 ; 175  |    int I;
                             5728 ; 176  |} ;
                             5729 ; 177  |
                             5730 ; 178  |
                             5731 ; 179  |struct Button {
                             5732 ; 180  |        WORD wButtonEvent;
                             5733 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5734 ; 182  |};
                             5735 ; 183  |
                             5736 ; 184  |struct Message {
                             5737 ; 185  |        WORD wMsgLength;
                             5738 ; 186  |        WORD wMsgCommand;
                             5739 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5740 ; 188  |};
                             5741 ; 189  |
                             5742 ; 190  |union EventTypes {
                             5743 ; 191  |        struct CMessage msg;
                             5744 ; 192  |        struct Button Button ;
                             5745 ; 193  |        struct Message Message;
                             5746 ; 194  |};
                             5747 ; 195  |
                             5748 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5749 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5750 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5751 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5752 ; 200  |
                             5753 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5754 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5755 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5756 ; 204  |
                             5757 ; 205  |#if DEBUG
                             5758 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5759 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5760 ; 208  |#else 
                             5761 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5762 ; 210  |#define DebugBuildAssert(x)    
                             5763 ; 211  |#endif
                             5764 ; 212  |
                             5765 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5766 ; 214  |//  #pragma asm
                             5767 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5768 ; 216  |//  #pragma endasm
                             5769 ; 217  |
                             5770 ; 218  |
                             5771 ; 219  |#ifdef COLOR_262K
                             5772 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5773 ; 221  |#elif defined(COLOR_65K)
                             5774 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5775 ; 223  |#else
                             5776 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5777 ; 225  |#endif
                             5778 ; 226  |    
                             5779 ; 227  |#endif // #ifndef _TYPES_H
                             5780 
                             5782 
                             5783 ; 7    |
                             5784 ; 8    |
                             5785 ; 9    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5786 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             5787 ; 11   |
                             5788 ; 12   |//   SYSTEM STMP Registers 
                             5789 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             5790 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             5791 ; 15   |
                             5792 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             5793 ; 17   |
                             5794 ; 18   |
                             5795 ; 19   |
                             5796 ; 20   |
                             5797 ; 21   |
                             5798 ; 22   |
                             5799 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             5800 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             5801 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             5802 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             5803 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             5804 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             5805 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             5806 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             5807 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             5808 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             5809 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             5810 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             5811 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             5812 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             5813 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             5814 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             5815 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             5816 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             5817 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             5818 ; 42   |
                             5819 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             5820 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             5821 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             5822 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             5823 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             5824 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             5825 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             5826 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             5827 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             5828 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             5829 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             5830 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             5831 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             5832 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             5833 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             5834 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             5835 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             5836 ; 60   |
                             5837 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             5838 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             5839 ; 63   |
                             5840 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5841 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5842 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5843 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5844 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5845 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5846 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             5847 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5848 ; 72   |
                             5849 ; 73   |#if defined(CAPLESS_HP)
                             5850 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             5851 ; 75   |#else 
                             5852 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             5853 ; 77   |#endif
                             5854 ; 78   |
                             5855 ; 79   |// Headphone control register
                             5856 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             5857 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             5858 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             5859 ; 83   |typedef union               
                             5860 ; 84   |{
                             5861 ; 85   |    struct {
                             5862 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             5863 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             5864 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             5865 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             5866 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             5867 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             5868 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             5869 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             5870 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             5871 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             5872 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             5873 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             5874 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             5875 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             5876 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             5877 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             5878 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             5879 ; 103  |    } B;
                             5880 ; 104  |    int I;
                             5881 ; 105  |    unsigned int U;
                             5882 ; 106  |} hpctrl_type;
                             5883 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             5884 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             5885 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             5886 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             5887 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             5888 ; 112  |
                             5889 ; 113  |
                             5890 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             5891 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             5892 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             5893 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             5894 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             5895 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             5896 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             5897 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             5898 ; 122  |
                             5899 ; 123  |
                             5900 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             5901 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             5902 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             5903 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             5904 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             5905 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             5906 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             5907 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             5908 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             5909 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5910 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             5911 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             5912 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             5913 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             5914 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             5915 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             5916 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             5917 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             5918 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             5919 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             5920 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             5921 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             5922 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             5923 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             5924 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             5925 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             5926 ; 150  |
                             5927 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             5928 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             5929 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             5930 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             5931 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             5932 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             5933 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             5934 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             5935 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             5936 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             5937 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             5938 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             5939 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             5940 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             5941 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             5942 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             5943 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             5944 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             5945 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             5946 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             5947 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             5948 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             5949 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             5950 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             5951 ; 175  |
                             5952 ; 176  |
                             5953 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             5954 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             5955 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             5956 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             5957 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             5958 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             5959 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             5960 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             5961 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             5962 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             5963 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             5964 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             5965 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             5966 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             5967 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             5968 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             5969 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             5970 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             5971 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5972 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             5973 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             5974 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             5975 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             5976 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             5977 ; 201  |
                             5978 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             5979 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             5980 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             5981 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             5982 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             5983 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             5984 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             5985 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             5986 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             5987 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             5988 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             5989 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             5990 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             5991 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             5992 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             5993 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             5994 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             5995 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             5996 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             5997 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             5998 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             5999 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             6000 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             6001 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             6002 ; 226  |
                             6003 ; 227  |typedef union               
                             6004 ; 228  |{
                             6005 ; 229  |    struct {
                             6006 ; 230  |        int INV_USB_CLK            : 1;
                             6007 ; 231  |        int USB_DFF_BYPASS         : 1;
                             6008 ; 232  |        int HOLD_GND               : 1;
                             6009 ; 233  |        int ACKI                   : 1;
                             6010 ; 234  |        int ASD2X                  : 1;
                             6011 ; 235  |        int PCPCU                  : 1;
                             6012 ; 236  |        int PCPCD                  : 1;
                             6013 ; 237  |        int DCKI                   : 1;
                             6014 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             6015 ; 239  |        int PSRN                   : 1;
                             6016 ; 240  |        int FX2                    : 1;
                             6017 ; 241  |        int VCOS                   : 1;
                             6018 ; 242  |        int XBCO                   : 1;
                             6019 ; 243  |        int XBGC                   : 1;
                             6020 ; 244  |        int ADTHD                  : 1;
                             6021 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             6022 ; 246  |        int PWDADC                 : 1;
                             6023 ; 247  |        int MICBIAS1               : 1;
                             6024 ; 248  |        int EZD                    : 1;
                             6025 ; 249  |        int DZCDA                  : 1;
                             6026 ; 250  |        int DZCFM                  : 1;
                             6027 ; 251  |        int DZCLI                  : 1;
                             6028 ; 252  |        int DZCMI                  : 1;
                             6029 ; 253  |        int DZCMA                  : 1;
                             6030 ; 254  |    } B;
                             6031 ; 255  |    int I;
                             6032 ; 256  |    unsigned int U;
                             6033 ; 257  |} mix_tbr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6034 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             6035 ; 259  |
                             6036 ; 260  |
                             6037 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             6038 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             6039 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             6040 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             6041 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             6042 ; 266  |
                             6043 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             6044 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             6045 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             6046 ; 270  |
                             6047 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             6048 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             6049 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             6050 ; 274  |
                             6051 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             6052 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             6053 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             6054 ; 278  |
                             6055 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             6056 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             6057 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             6058 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             6059 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             6060 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             6061 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             6062 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             6063 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             6064 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             6065 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             6066 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             6067 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             6068 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             6069 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             6070 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             6071 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             6072 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             6073 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             6074 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             6075 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             6076 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             6077 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             6078 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             6079 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             6080 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             6081 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             6082 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             6083 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             6084 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             6085 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             6086 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             6087 ; 311  |
                             6088 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             6089 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             6090 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             6091 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             6092 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             6093 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             6094 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             6095 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6096 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             6097 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             6098 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             6099 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             6100 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             6101 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             6102 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             6103 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             6104 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             6105 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             6106 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             6107 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             6108 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             6109 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             6110 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             6111 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             6112 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             6113 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             6114 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             6115 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             6116 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             6117 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             6118 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             6119 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             6120 ; 344  |
                             6121 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             6122 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             6123 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             6124 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             6125 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             6126 ; 350  |
                             6127 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             6128 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             6129 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             6130 ; 354  |
                             6131 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             6132 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             6133 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             6134 ; 358  |
                             6135 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             6136 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             6137 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             6138 ; 362  |
                             6139 ; 363  |
                             6140 ; 364  |typedef union               
                             6141 ; 365  |{
                             6142 ; 366  |    struct
                             6143 ; 367  |    {
                             6144 ; 368  |        unsigned MR :5;
                             6145 ; 369  |        int         :3;
                             6146 ; 370  |        unsigned ML :5;
                             6147 ; 371  |        int         :2;
                             6148 ; 372  |        int MUTE    :1;
                             6149 ; 373  |    } B;
                             6150 ; 374  |    int I;
                             6151 ; 375  |    unsigned int U;
                             6152 ; 376  |} mix_mastervr_type;
                             6153 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             6154 ; 378  |
                             6155 ; 379  |
                             6156 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             6157 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6158 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             6159 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             6160 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             6161 ; 385  |
                             6162 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             6163 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             6164 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             6165 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             6166 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             6167 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             6168 ; 392  |
                             6169 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             6170 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             6171 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             6172 ; 396  |
                             6173 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             6174 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             6175 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             6176 ; 400  |
                             6177 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             6178 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             6179 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             6180 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             6181 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             6182 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             6183 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             6184 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             6185 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             6186 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             6187 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             6188 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             6189 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             6190 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             6191 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             6192 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             6193 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             6194 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             6195 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             6196 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             6197 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             6198 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             6199 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             6200 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             6201 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             6202 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             6203 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             6204 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             6205 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             6206 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             6207 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             6208 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             6209 ; 433  |
                             6210 ; 434  |typedef union               
                             6211 ; 435  |{
                             6212 ; 436  |    struct {
                             6213 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             6214 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             6215 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             6216 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             6217 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             6218 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             6219 ; 443  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6220 ; 444  |    int I;
                             6221 ; 445  |    unsigned int U;
                             6222 ; 446  |} mix_micinvr_type;
                             6223 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             6224 ; 448  |
                             6225 ; 449  |
                             6226 ; 450  |
                             6227 ; 451  |
                             6228 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             6229 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             6230 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             6231 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             6232 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             6233 ; 457  |
                             6234 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             6235 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             6236 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             6237 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             6238 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             6239 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             6240 ; 464  |
                             6241 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             6242 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             6243 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             6244 ; 468  |
                             6245 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             6246 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             6247 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             6248 ; 472  |
                             6249 ; 473  |typedef union               
                             6250 ; 474  |{
                             6251 ; 475  |    struct {
                             6252 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             6253 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             6254 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             6255 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             6256 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             6257 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             6258 ; 482  |    } B;
                             6259 ; 483  |    int I;
                             6260 ; 484  |    unsigned int U;
                             6261 ; 485  |} mix_line1invr_type;
                             6262 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             6263 ; 487  |
                             6264 ; 488  |
                             6265 ; 489  |
                             6266 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             6267 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             6268 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             6269 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             6270 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             6271 ; 495  |
                             6272 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             6273 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             6274 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             6275 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             6276 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             6277 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             6278 ; 502  |
                             6279 ; 503  |
                             6280 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             6281 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6282 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             6283 ; 507  |
                             6284 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             6285 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             6286 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             6287 ; 511  |
                             6288 ; 512  |typedef union               
                             6289 ; 513  |{
                             6290 ; 514  |    struct {
                             6291 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             6292 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             6293 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             6294 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             6295 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             6296 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             6297 ; 521  |    } B;
                             6298 ; 522  |    int I;
                             6299 ; 523  |    unsigned int U;
                             6300 ; 524  |} mix_line2invr_type;
                             6301 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             6302 ; 526  |
                             6303 ; 527  |
                             6304 ; 528  |
                             6305 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             6306 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             6307 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             6308 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             6309 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             6310 ; 534  |
                             6311 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             6312 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             6313 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             6314 ; 538  |
                             6315 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             6316 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             6317 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             6318 ; 542  |
                             6319 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             6320 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             6321 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             6322 ; 546  |
                             6323 ; 547  |typedef union               
                             6324 ; 548  |{
                             6325 ; 549  |    struct {
                             6326 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             6327 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             6328 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             6329 ; 553  |    } B;
                             6330 ; 554  |    int I;
                             6331 ; 555  |    unsigned int U;
                             6332 ; 556  |} mix_dacinvr_type;
                             6333 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             6334 ; 558  |
                             6335 ; 559  |
                             6336 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             6337 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             6338 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             6339 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             6340 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             6341 ; 565  |
                             6342 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             6343 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6344 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             6345 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             6346 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             6347 ; 571  |
                             6348 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             6349 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             6350 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             6351 ; 575  |
                             6352 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             6353 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             6354 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             6355 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             6356 ; 580  |
                             6357 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             6358 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             6359 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             6360 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             6361 ; 585  |
                             6362 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             6363 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             6364 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             6365 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             6366 ; 590  |
                             6367 ; 591  |typedef union               
                             6368 ; 592  |{
                             6369 ; 593  |    struct {
                             6370 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             6371 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             6372 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             6373 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             6374 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             6375 ; 599  |    } B;
                             6376 ; 600  |    int I;
                             6377 ; 601  |    unsigned int U;
                             6378 ; 602  |} mix_recselr_type;
                             6379 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             6380 ; 604  |
                             6381 ; 605  |
                             6382 ; 606  |
                             6383 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             6384 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             6385 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             6386 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             6387 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             6388 ; 612  |
                             6389 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             6390 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             6391 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             6392 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             6393 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             6394 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             6395 ; 619  |
                             6396 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             6397 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             6398 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             6399 ; 623  |
                             6400 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             6401 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             6402 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             6403 ; 627  |
                             6404 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6405 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             6406 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             6407 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             6408 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             6409 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             6410 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             6411 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             6412 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             6413 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             6414 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             6415 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             6416 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             6417 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             6418 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             6419 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             6420 ; 644  |
                             6421 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             6422 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             6423 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             6424 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             6425 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             6426 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             6427 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             6428 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             6429 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             6430 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             6431 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             6432 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             6433 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             6434 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             6435 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             6436 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             6437 ; 661  |
                             6438 ; 662  |typedef union               
                             6439 ; 663  |{
                             6440 ; 664  |    struct {
                             6441 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             6442 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             6443 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             6444 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             6445 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             6446 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             6447 ; 671  |    } B;
                             6448 ; 672  |    int I;
                             6449 ; 673  |    unsigned int U;
                             6450 ; 674  |} mix_adcgainr_type;
                             6451 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             6452 ; 676  |
                             6453 ; 677  |
                             6454 ; 678  |
                             6455 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             6456 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             6457 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             6458 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             6459 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             6460 ; 684  |
                             6461 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             6462 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             6463 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             6464 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             6465 ; 689  |
                             6466 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6467 ; 691  |
                             6468 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             6469 ; 693  |
                             6470 ; 694  |typedef union               
                             6471 ; 695  |{
                             6472 ; 696  |    struct {
                             6473 ; 697  |                int                     : 9;
                             6474 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             6475 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             6476 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             6477 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             6478 ; 702  |    } B;
                             6479 ; 703  |    int I;
                             6480 ; 704  |    unsigned int U;
                             6481 ; 705  |} mix_pwrdnr_type;
                             6482 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             6483 ; 707  |
                             6484 ; 708  |
                             6485 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             6486 ; 710  |
                             6487 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             6488 ; 712  |
                             6489 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             6490 ; 714  |
                             6491 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             6492 ; 716  |
                             6493 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             6494 ; 718  |
                             6495 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             6496 ; 720  |
                             6497 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             6498 ; 722  |
                             6499 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             6500 ; 724  |
                             6501 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             6502 ; 726  |
                             6503 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             6504 ; 728  |
                             6505 ; 729  |
                             6506 ; 730  |
                             6507 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             6508 ; 732  |
                             6509 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             6510 ; 734  |
                             6511 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             6512 ; 736  |
                             6513 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             6514 ; 738  |
                             6515 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             6516 ; 740  |
                             6517 ; 741  |
                             6518 ; 742  |
                             6519 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             6520 ; 744  |
                             6521 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             6522 ; 746  |
                             6523 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             6524 ; 748  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6525 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             6526 ; 750  |
                             6527 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             6528 ; 752  |
                             6529 ; 753  |
                             6530 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             6531 ; 755  |
                             6532 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             6533 ; 757  |
                             6534 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             6535 ; 759  |
                             6536 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             6537 ; 761  |
                             6538 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             6539 ; 763  |
                             6540 ; 764  |
                             6541 ; 765  |typedef union               
                             6542 ; 766  |{
                             6543 ; 767  |    struct {
                             6544 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             6545 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             6546 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             6547 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             6548 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             6549 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             6550 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             6551 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             6552 ; 776  |    } B;
                             6553 ; 777  |    int I;
                             6554 ; 778  |    unsigned int U;
                             6555 ; 779  |} mix_test_type;
                             6556 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             6557 ; 781  |
                             6558 ; 782  |
                             6559 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             6560 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             6561 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             6562 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             6563 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             6564 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             6565 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             6566 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             6567 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             6568 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             6569 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             6570 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             6571 ; 795  |
                             6572 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             6573 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             6574 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             6575 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             6576 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             6577 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             6578 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             6579 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             6580 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             6581 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             6582 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6583 ; 807  |
                             6584 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             6585 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             6586 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             6587 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             6588 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             6589 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             6590 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             6591 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             6592 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             6593 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             6594 ; 818  |
                             6595 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             6596 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             6597 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             6598 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             6599 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             6600 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             6601 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             6602 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             6603 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             6604 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             6605 ; 829  |
                             6606 ; 830  |typedef union               
                             6607 ; 831  |{
                             6608 ; 832  |    struct {
                             6609 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             6610 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             6611 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             6612 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             6613 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             6614 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             6615 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             6616 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             6617 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             6618 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             6619 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             6620 ; 844  |    } B;
                             6621 ; 845  |    int I;
                             6622 ; 846  |    unsigned int U;
                             6623 ; 847  |} ref_ctrl_type;
                             6624 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             6625 ; 849  |
                             6626 ; 850  |
                             6627 ; 851  |
                             6628 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             6629 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             6630 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             6631 ; 855  |//////  DAC Registers
                             6632 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             6633 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             6634 ; 858  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6635 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             6636 ; 860  |
                             6637 ; 861  |
                             6638 ; 862  |
                             6639 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             6640 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             6641 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             6642 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             6643 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             6644 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             6645 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             6646 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             6647 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             6648 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             6649 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             6650 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             6651 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             6652 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             6653 ; 877  |
                             6654 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             6655 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             6656 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             6657 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             6658 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             6659 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             6660 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             6661 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             6662 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             6663 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             6664 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             6665 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             6666 ; 890  |
                             6667 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             6668 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             6669 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             6670 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             6671 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             6672 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             6673 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             6674 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             6675 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             6676 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             6677 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             6678 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             6679 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             6680 ; 904  |
                             6681 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             6682 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             6683 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             6684 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             6685 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             6686 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             6687 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             6688 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             6689 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             6690 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             6691 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             6692 ; 916  |
                             6693 ; 917  |
                             6694 ; 918  |typedef union               
                             6695 ; 919  |{
                             6696 ; 920  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6697 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             6698 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             6699 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             6700 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             6701 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             6702 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             6703 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             6704 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             6705 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             6706 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             6707 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             6708 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             6709 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             6710 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             6711 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             6712 ; 936  |    } B;
                             6713 ; 937  |    int I;
                             6714 ; 938  |    unsigned int U;
                             6715 ; 939  |} dac_csr_type;
                             6716 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             6717 ; 941  |
                             6718 ; 942  |
                             6719 ; 943  |
                             6720 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             6721 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             6722 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             6723 ; 947  |
                             6724 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             6725 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             6726 ; 950  |
                             6727 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             6728 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             6729 ; 953  |
                             6730 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             6731 ; 955  |
                             6732 ; 956  |typedef union               
                             6733 ; 957  |{
                             6734 ; 958  |    struct {
                             6735 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             6736 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             6737 ; 961  |    } B;
                             6738 ; 962  |    int I;
                             6739 ; 963  |    unsigned int U;
                             6740 ; 964  |} dac_srr_type;
                             6741 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             6742 ; 966  |
                             6743 ; 967  |
                             6744 ; 968  |
                             6745 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             6746 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             6747 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             6748 ; 972  |
                             6749 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             6750 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             6751 ; 975  |
                             6752 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             6753 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             6754 ; 978  |
                             6755 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             6756 ; 980  |
                             6757 ; 981  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6758 ; 982  |{
                             6759 ; 983  |    struct {
                             6760 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             6761 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             6762 ; 986  |    } B;
                             6763 ; 987  |    int I;
                             6764 ; 988  |    unsigned int U;
                             6765 ; 989  |} dac_wcr_type;
                             6766 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             6767 ; 991  |
                             6768 ; 992  |
                             6769 ; 993  |
                             6770 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             6771 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             6772 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             6773 ; 997  |
                             6774 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             6775 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             6776 ; 1000 |
                             6777 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             6778 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             6779 ; 1003 |
                             6780 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             6781 ; 1005 |
                             6782 ; 1006 |typedef union               
                             6783 ; 1007 |{
                             6784 ; 1008 |    struct {
                             6785 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             6786 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             6787 ; 1011 |    } B;
                             6788 ; 1012 |    int I;
                             6789 ; 1013 |    unsigned int U;
                             6790 ; 1014 |} dac_cpr_type;
                             6791 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             6792 ; 1016 |
                             6793 ; 1017 |
                             6794 ; 1018 |
                             6795 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             6796 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             6797 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             6798 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             6799 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             6800 ; 1024 |
                             6801 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             6802 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             6803 ; 1027 |
                             6804 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             6805 ; 1029 |
                             6806 ; 1030 |typedef union               
                             6807 ; 1031 |{
                             6808 ; 1032 |    struct {
                             6809 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             6810 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             6811 ; 1035 |    } B;
                             6812 ; 1036 |    int I;
                             6813 ; 1037 |    unsigned int U;
                             6814 ; 1038 |} dac_mr_type;
                             6815 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             6816 ; 1040 |
                             6817 ; 1041 |
                             6818 ; 1042 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6819 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             6820 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             6821 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             6822 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             6823 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             6824 ; 1048 |
                             6825 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             6826 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             6827 ; 1051 |
                             6828 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             6829 ; 1053 |
                             6830 ; 1054 |typedef union               
                             6831 ; 1055 |{
                             6832 ; 1056 |    struct {
                             6833 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             6834 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             6835 ; 1059 |    } B;
                             6836 ; 1060 |    int I;
                             6837 ; 1061 |    unsigned int U;
                             6838 ; 1062 |} dac_bar_type;
                             6839 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             6840 ; 1064 |
                             6841 ; 1065 |
                             6842 ; 1066 |
                             6843 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             6844 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             6845 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             6846 ; 1070 |
                             6847 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             6848 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             6849 ; 1073 |
                             6850 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             6851 ; 1075 |
                             6852 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             6853 ; 1077 |
                             6854 ; 1078 |typedef union               
                             6855 ; 1079 |{
                             6856 ; 1080 |    struct {
                             6857 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             6858 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             6859 ; 1083 |    } B;
                             6860 ; 1084 |    int I;
                             6861 ; 1085 |    unsigned int U;
                             6862 ; 1086 |} dac_icr_type;
                             6863 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             6864 ; 1088 |
                             6865 ; 1089 |
                             6866 ; 1090 |
                             6867 ; 1091 |
                             6868 ; 1092 |
                             6869 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             6870 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             6871 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             6872 ; 1096 |//////  ADC Registers
                             6873 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             6874 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             6875 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             6876 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             6877 ; 1101 |
                             6878 ; 1102 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6879 ; 1103 |
                             6880 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             6881 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             6882 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             6883 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             6884 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             6885 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             6886 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             6887 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             6888 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             6889 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             6890 ; 1114 |
                             6891 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             6892 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             6893 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             6894 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             6895 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             6896 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             6897 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             6898 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             6899 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             6900 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             6901 ; 1125 |
                             6902 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             6903 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             6904 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             6905 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             6906 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             6907 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             6908 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             6909 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             6910 ; 1134 |
                             6911 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             6912 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             6913 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             6914 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             6915 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             6916 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             6917 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             6918 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             6919 ; 1143 |
                             6920 ; 1144 |typedef union               
                             6921 ; 1145 |{
                             6922 ; 1146 |    struct {
                             6923 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             6924 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             6925 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             6926 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             6927 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             6928 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             6929 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             6930 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             6931 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             6932 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             6933 ; 1157 |    } B;
                             6934 ; 1158 |    int I;
                             6935 ; 1159 |    unsigned int U;
                             6936 ; 1160 |} adc_csr_type;
                             6937 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             6938 ; 1162 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6939 ; 1163 |
                             6940 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             6941 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             6942 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             6943 ; 1167 |
                             6944 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             6945 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             6946 ; 1170 |
                             6947 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             6948 ; 1172 |
                             6949 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             6950 ; 1174 |
                             6951 ; 1175 |typedef union               
                             6952 ; 1176 |{
                             6953 ; 1177 |    struct {
                             6954 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             6955 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             6956 ; 1180 |    } B;
                             6957 ; 1181 |    int I;
                             6958 ; 1182 |    unsigned int U;
                             6959 ; 1183 |} adc_wcr_type;
                             6960 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             6961 ; 1185 |
                             6962 ; 1186 |
                             6963 ; 1187 |
                             6964 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             6965 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             6966 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             6967 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             6968 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             6969 ; 1193 |
                             6970 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             6971 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             6972 ; 1196 |
                             6973 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             6974 ; 1198 |
                             6975 ; 1199 |typedef union               
                             6976 ; 1200 |{
                             6977 ; 1201 |    struct {
                             6978 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             6979 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             6980 ; 1204 |    } B;
                             6981 ; 1205 |    int I;
                             6982 ; 1206 |    unsigned int U;
                             6983 ; 1207 |} adc_bar_type;
                             6984 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             6985 ; 1209 |
                             6986 ; 1210 |
                             6987 ; 1211 |
                             6988 ; 1212 |
                             6989 ; 1213 |
                             6990 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             6991 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             6992 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             6993 ; 1217 |
                             6994 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             6995 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             6996 ; 1220 |
                             6997 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6998 ; 1222 |
                             6999 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             7000 ; 1224 |
                             7001 ; 1225 |typedef union               
                             7002 ; 1226 |{
                             7003 ; 1227 |    struct {
                             7004 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             7005 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             7006 ; 1230 |    } B;
                             7007 ; 1231 |    int I;
                             7008 ; 1232 |    unsigned int U;
                             7009 ; 1233 |} adc_cpr_type;
                             7010 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             7011 ; 1235 |
                             7012 ; 1236 |
                             7013 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             7014 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             7015 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             7016 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             7017 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             7018 ; 1242 |
                             7019 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             7020 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             7021 ; 1245 |
                             7022 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             7023 ; 1247 |
                             7024 ; 1248 |typedef union               
                             7025 ; 1249 |{
                             7026 ; 1250 |    struct {
                             7027 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             7028 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             7029 ; 1253 |    } B;
                             7030 ; 1254 |    int I;
                             7031 ; 1255 |    unsigned int U;
                             7032 ; 1256 |} adc_mr_type;
                             7033 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             7034 ; 1258 |
                             7035 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             7036 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             7037 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             7038 ; 1262 |
                             7039 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             7040 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             7041 ; 1265 |
                             7042 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             7043 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             7044 ; 1268 |
                             7045 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             7046 ; 1270 |
                             7047 ; 1271 |typedef union               
                             7048 ; 1272 |{
                             7049 ; 1273 |    struct {
                             7050 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             7051 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             7052 ; 1276 |    } B;
                             7053 ; 1277 |    int I;
                             7054 ; 1278 |    unsigned int U;
                             7055 ; 1279 |} adc_srr_type;
                             7056 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             7057 ; 1281 |
                             7058 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             7059 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7060 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             7061 ; 1285 |
                             7062 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             7063 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             7064 ; 1288 |
                             7065 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             7066 ; 1290 |
                             7067 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             7068 ; 1292 |
                             7069 ; 1293 |typedef union               
                             7070 ; 1294 |{
                             7071 ; 1295 |    struct {
                             7072 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             7073 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             7074 ; 1298 |    } B;
                             7075 ; 1299 |    int I;
                             7076 ; 1300 |    unsigned int U;
                             7077 ; 1301 |} adc_icr_type;
                             7078 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             7079 ; 1303 |
                             7080 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7081 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7082 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             7083 ; 1307 |
                             7084 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             7085 ; 1309 |
                             7086 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             7087 ; 1311 |
                             7088 ; 1312 |#endif
                             7089 ; 1313 |
                             7090 
                             7092 
                             7093 ; 20   |#include "regsdcdc.h"
                             7094 
                             7096 
                             7097 ; 1    |#if !(defined(regsdcdcinc))
                             7098 ; 2    |
                             7099 ; 3    |#define regssysteminc 1
                             7100 ; 4    |
                             7101 ; 5    |
                             7102 ; 6    |
                             7103 ; 7    |#include "types.h"
                             7104 
                             7106 
                             7107 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7108 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7109 ; 3    |//
                             7110 ; 4    |// Filename: types.h
                             7111 ; 5    |// Description: Standard data types
                             7112 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7113 ; 7    |
                             7114 ; 8    |#ifndef _TYPES_H
                             7115 ; 9    |#define _TYPES_H
                             7116 ; 10   |
                             7117 ; 11   |// TODO:  move this outta here!
                             7118 ; 12   |#if !defined(NOERROR)
                             7119 ; 13   |#define NOERROR 0
                             7120 ; 14   |#define SUCCESS 0
                             7121 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7122 ; 16   |#if !defined(SUCCESS)
                             7123 ; 17   |#define SUCCESS  0
                             7124 ; 18   |#endif
                             7125 ; 19   |#if !defined(ERROR)
                             7126 ; 20   |#define ERROR   -1
                             7127 ; 21   |#endif
                             7128 ; 22   |#if !defined(FALSE)
                             7129 ; 23   |#define FALSE 0
                             7130 ; 24   |#endif
                             7131 ; 25   |#if !defined(TRUE)
                             7132 ; 26   |#define TRUE  1
                             7133 ; 27   |#endif
                             7134 ; 28   |
                             7135 ; 29   |#if !defined(NULL)
                             7136 ; 30   |#define NULL 0
                             7137 ; 31   |#endif
                             7138 ; 32   |
                             7139 ; 33   |#define MAX_INT     0x7FFFFF
                             7140 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7141 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7142 ; 36   |#define MAX_ULONG   (-1) 
                             7143 ; 37   |
                             7144 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7145 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7146 ; 40   |
                             7147 ; 41   |
                             7148 ; 42   |#define BYTE    unsigned char       // btVarName
                             7149 ; 43   |#define CHAR    signed char         // cVarName
                             7150 ; 44   |#define USHORT  unsigned short      // usVarName
                             7151 ; 45   |#define SHORT   unsigned short      // sVarName
                             7152 ; 46   |#define WORD    unsigned int        // wVarName
                             7153 ; 47   |#define INT     signed int          // iVarName
                             7154 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7155 ; 49   |#define LONG    signed long         // lVarName
                             7156 ; 50   |#define BOOL    unsigned int        // bVarName
                             7157 ; 51   |#define FRACT   _fract              // frVarName
                             7158 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7159 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7160 ; 54   |#define FLOAT   float               // fVarName
                             7161 ; 55   |#define DBL     double              // dVarName
                             7162 ; 56   |#define ENUM    enum                // eVarName
                             7163 ; 57   |#define CMX     _complex            // cmxVarName
                             7164 ; 58   |typedef WORD UCS3;                   // 
                             7165 ; 59   |
                             7166 ; 60   |#define UINT16  unsigned short
                             7167 ; 61   |#define UINT8   unsigned char   
                             7168 ; 62   |#define UINT32  unsigned long
                             7169 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7170 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7171 ; 65   |#define WCHAR   UINT16
                             7172 ; 66   |
                             7173 ; 67   |//UINT128 is 16 bytes or 6 words
                             7174 ; 68   |typedef struct UINT128_3500 {   
                             7175 ; 69   |    int val[6];     
                             7176 ; 70   |} UINT128_3500;
                             7177 ; 71   |
                             7178 ; 72   |#define UINT128   UINT128_3500
                             7179 ; 73   |
                             7180 ; 74   |// Little endian word packed byte strings:   
                             7181 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7182 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7183 ; 77   |// Little endian word packed byte strings:   
                             7184 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7185 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7186 ; 80   |
                             7187 ; 81   |// Declare Memory Spaces To Use When Coding
                             7188 ; 82   |// A. Sector Buffers
                             7189 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7190 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7191 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7192 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7193 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7194 ; 88   |// B. Media DDI Memory
                             7195 ; 89   |#define MEDIA_DDI_MEM _Y
                             7196 ; 90   |
                             7197 ; 91   |
                             7198 ; 92   |
                             7199 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7200 ; 94   |// Examples of circular pointers:
                             7201 ; 95   |//    INT CIRC cpiVarName
                             7202 ; 96   |//    DWORD CIRC cpdwVarName
                             7203 ; 97   |
                             7204 ; 98   |#define RETCODE INT                 // rcVarName
                             7205 ; 99   |
                             7206 ; 100  |// generic bitfield structure
                             7207 ; 101  |struct Bitfield {
                             7208 ; 102  |    unsigned int B0  :1;
                             7209 ; 103  |    unsigned int B1  :1;
                             7210 ; 104  |    unsigned int B2  :1;
                             7211 ; 105  |    unsigned int B3  :1;
                             7212 ; 106  |    unsigned int B4  :1;
                             7213 ; 107  |    unsigned int B5  :1;
                             7214 ; 108  |    unsigned int B6  :1;
                             7215 ; 109  |    unsigned int B7  :1;
                             7216 ; 110  |    unsigned int B8  :1;
                             7217 ; 111  |    unsigned int B9  :1;
                             7218 ; 112  |    unsigned int B10 :1;
                             7219 ; 113  |    unsigned int B11 :1;
                             7220 ; 114  |    unsigned int B12 :1;
                             7221 ; 115  |    unsigned int B13 :1;
                             7222 ; 116  |    unsigned int B14 :1;
                             7223 ; 117  |    unsigned int B15 :1;
                             7224 ; 118  |    unsigned int B16 :1;
                             7225 ; 119  |    unsigned int B17 :1;
                             7226 ; 120  |    unsigned int B18 :1;
                             7227 ; 121  |    unsigned int B19 :1;
                             7228 ; 122  |    unsigned int B20 :1;
                             7229 ; 123  |    unsigned int B21 :1;
                             7230 ; 124  |    unsigned int B22 :1;
                             7231 ; 125  |    unsigned int B23 :1;
                             7232 ; 126  |};
                             7233 ; 127  |
                             7234 ; 128  |union BitInt {
                             7235 ; 129  |        struct Bitfield B;
                             7236 ; 130  |        int        I;
                             7237 ; 131  |};
                             7238 ; 132  |
                             7239 ; 133  |#define MAX_MSG_LENGTH 10
                             7240 ; 134  |struct CMessage
                             7241 ; 135  |{
                             7242 ; 136  |        unsigned int m_uLength;
                             7243 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7244 ; 138  |};
                             7245 ; 139  |
                             7246 ; 140  |typedef struct {
                             7247 ; 141  |    WORD m_wLength;
                             7248 ; 142  |    WORD m_wMessage;
                             7249 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7250 ; 144  |} Message;
                             7251 ; 145  |
                             7252 ; 146  |struct MessageQueueDescriptor
                             7253 ; 147  |{
                             7254 ; 148  |        int *m_pBase;
                             7255 ; 149  |        int m_iModulo;
                             7256 ; 150  |        int m_iSize;
                             7257 ; 151  |        int *m_pHead;
                             7258 ; 152  |        int *m_pTail;
                             7259 ; 153  |};
                             7260 ; 154  |
                             7261 ; 155  |struct ModuleEntry
                             7262 ; 156  |{
                             7263 ; 157  |    int m_iSignaledEventMask;
                             7264 ; 158  |    int m_iWaitEventMask;
                             7265 ; 159  |    int m_iResourceOfCode;
                             7266 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7267 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7268 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7269 ; 163  |    int m_uTimeOutHigh;
                             7270 ; 164  |    int m_uTimeOutLow;
                             7271 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7272 ; 166  |};
                             7273 ; 167  |
                             7274 ; 168  |union WaitMask{
                             7275 ; 169  |    struct B{
                             7276 ; 170  |        unsigned int m_bNone     :1;
                             7277 ; 171  |        unsigned int m_bMessage  :1;
                             7278 ; 172  |        unsigned int m_bTimer    :1;
                             7279 ; 173  |        unsigned int m_bButton   :1;
                             7280 ; 174  |    } B;
                             7281 ; 175  |    int I;
                             7282 ; 176  |} ;
                             7283 ; 177  |
                             7284 ; 178  |
                             7285 ; 179  |struct Button {
                             7286 ; 180  |        WORD wButtonEvent;
                             7287 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7288 ; 182  |};
                             7289 ; 183  |
                             7290 ; 184  |struct Message {
                             7291 ; 185  |        WORD wMsgLength;
                             7292 ; 186  |        WORD wMsgCommand;
                             7293 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7294 ; 188  |};
                             7295 ; 189  |
                             7296 ; 190  |union EventTypes {
                             7297 ; 191  |        struct CMessage msg;
                             7298 ; 192  |        struct Button Button ;
                             7299 ; 193  |        struct Message Message;
                             7300 ; 194  |};
                             7301 ; 195  |
                             7302 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7303 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7304 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7305 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7306 ; 200  |
                             7307 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7308 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7309 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7310 ; 204  |
                             7311 ; 205  |#if DEBUG
                             7312 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7313 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7314 ; 208  |#else 
                             7315 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7316 ; 210  |#define DebugBuildAssert(x)    
                             7317 ; 211  |#endif
                             7318 ; 212  |
                             7319 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7320 ; 214  |//  #pragma asm
                             7321 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7322 ; 216  |//  #pragma endasm
                             7323 ; 217  |
                             7324 ; 218  |
                             7325 ; 219  |#ifdef COLOR_262K
                             7326 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7327 ; 221  |#elif defined(COLOR_65K)
                             7328 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7329 ; 223  |#else
                             7330 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7331 ; 225  |#endif
                             7332 ; 226  |    
                             7333 ; 227  |#endif // #ifndef _TYPES_H
                             7334 
                             7336 
                             7337 ; 8    |
                             7338 ; 9    |
                             7339 ; 10   |
                             7340 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7341 ; 12   |
                             7342 ; 13   |//   SYSTEM STMP Registers 
                             7343 ; 14   |//      Last Edited 2.19.2003 M. May
                             7344 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7345 ; 16   |
                             7346 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             7347 ; 18   |
                             7348 ; 19   |
                             7349 ; 20   |
                             7350 ; 21   |
                             7351 ; 22   |
                             7352 ; 23   |
                             7353 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             7354 ; 25   |
                             7355 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             7356 ; 27   |
                             7357 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             7358 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             7359 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             7360 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             7361 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             7362 ; 33   |
                             7363 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7364 ; 35   |
                             7365 ; 36   |
                             7366 ; 37   |
                             7367 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             7368 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             7369 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             7370 ; 41   |
                             7371 ; 42   |
                             7372 ; 43   |
                             7373 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             7374 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             7375 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             7376 ; 47   |
                             7377 ; 48   |
                             7378 ; 49   |
                             7379 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             7380 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             7381 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             7382 ; 53   |
                             7383 ; 54   |
                             7384 ; 55   |
                             7385 ; 56   |
                             7386 ; 57   |
                             7387 ; 58   |typedef union               
                             7388 ; 59   |{
                             7389 ; 60   |    struct {
                             7390 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             7391 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             7392 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             7393 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             7394 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             7395 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             7396 ; 67   |    } B;
                             7397 ; 68   |    unsigned int I;
                             7398 ; 69   |} dcdc1_ctrl0_type;
                             7399 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             7400 ; 71   |
                             7401 ; 72   |
                             7402 ; 73   |
                             7403 ; 74   |
                             7404 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             7405 ; 76   |
                             7406 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             7407 ; 78   |
                             7408 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             7409 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             7410 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             7411 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             7412 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             7413 ; 84   |
                             7414 ; 85   |
                             7415 ; 86   |
                             7416 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             7417 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             7418 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             7419 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             7420 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7421 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             7422 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             7423 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             7424 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             7425 ; 96   |
                             7426 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             7427 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             7428 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             7429 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             7430 ; 101  |
                             7431 ; 102  |
                             7432 ; 103  |typedef union               
                             7433 ; 104  |{
                             7434 ; 105  |    struct {
                             7435 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             7436 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             7437 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             7438 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             7439 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             7440 ; 111  |    } B;
                             7441 ; 112  |    unsigned int I;
                             7442 ; 113  |} dcdc1_ctrl1_type;
                             7443 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             7444 ; 115  |
                             7445 ; 116  |
                             7446 ; 117  |
                             7447 ; 118  |
                             7448 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             7449 ; 120  |
                             7450 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             7451 ; 122  |
                             7452 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             7453 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             7454 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             7455 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             7456 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             7457 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             7458 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             7459 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             7460 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             7461 ; 132  |
                             7462 ; 133  |
                             7463 ; 134  |
                             7464 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             7465 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             7466 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             7467 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             7468 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             7469 ; 140  |
                             7470 ; 141  |
                             7471 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             7472 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             7473 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7474 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             7475 ; 146  |
                             7476 ; 147  |
                             7477 ; 148  |
                             7478 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             7479 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             7480 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             7481 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             7482 ; 153  |
                             7483 ; 154  |
                             7484 ; 155  |typedef union               
                             7485 ; 156  |{
                             7486 ; 157  |    struct {
                             7487 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             7488 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             7489 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             7490 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             7491 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             7492 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             7493 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             7494 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             7495 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             7496 ; 167  |    } B;
                             7497 ; 168  |    unsigned int I;
                             7498 ; 169  |} dcdc_vddio_type;
                             7499 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             7500 ; 171  |
                             7501 ; 172  |
                             7502 ; 173  |
                             7503 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             7504 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             7505 ; 176  |
                             7506 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             7507 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             7508 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             7509 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             7510 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             7511 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             7512 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             7513 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             7514 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             7515 ; 186  |
                             7516 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             7517 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             7518 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             7519 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             7520 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             7521 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             7522 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             7523 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             7524 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             7525 ; 196  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7526 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             7527 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             7528 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             7529 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             7530 ; 201  |
                             7531 ; 202  |typedef union               
                             7532 ; 203  |{
                             7533 ; 204  |    struct {
                             7534 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             7535 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             7536 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             7537 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             7538 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             7539 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             7540 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             7541 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             7542 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             7543 ; 214  |    } B;
                             7544 ; 215  |   unsigned int I;
                             7545 ; 216  |        unsigned U;
                             7546 ; 217  |} dcdc_vddd_type;
                             7547 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             7548 ; 219  |
                             7549 ; 220  |
                             7550 ; 221  |
                             7551 ; 222  |
                             7552 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             7553 ; 224  |
                             7554 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             7555 ; 226  |
                             7556 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             7557 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             7558 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             7559 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             7560 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             7561 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             7562 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             7563 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             7564 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             7565 ; 236  |
                             7566 ; 237  |
                             7567 ; 238  |
                             7568 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             7569 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             7570 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             7571 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             7572 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             7573 ; 244  |
                             7574 ; 245  |
                             7575 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             7576 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             7577 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             7578 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             7579 ; 250  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7580 ; 251  |
                             7581 ; 252  |
                             7582 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             7583 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             7584 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             7585 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             7586 ; 257  |
                             7587 ; 258  |
                             7588 ; 259  |typedef union               
                             7589 ; 260  |{
                             7590 ; 261  |    struct {
                             7591 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             7592 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             7593 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             7594 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             7595 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             7596 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             7597 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             7598 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             7599 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             7600 ; 271  |    } B;
                             7601 ; 272  |    unsigned int I;
                             7602 ; 273  |} dcdc_vdda_type;
                             7603 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             7604 ; 275  |
                             7605 ; 276  |
                             7606 ; 277  |
                             7607 ; 278  |
                             7608 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             7609 ; 280  |
                             7610 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             7611 ; 282  |
                             7612 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             7613 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             7614 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             7615 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             7616 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             7617 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             7618 ; 289  |
                             7619 ; 290  |
                             7620 ; 291  |
                             7621 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             7622 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             7623 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             7624 ; 295  |
                             7625 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             7626 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             7627 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             7628 ; 299  |
                             7629 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             7630 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             7631 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             7632 ; 303  |
                             7633 ; 304  |
                             7634 ; 305  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7635 ; 306  |{
                             7636 ; 307  |    struct {
                             7637 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             7638 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             7639 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             7640 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             7641 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             7642 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             7643 ; 314  |    } B;
                             7644 ; 315  |    unsigned int I;
                             7645 ; 316  |} dcdc2_ctrl0_type; 
                             7646 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             7647 ; 318  |
                             7648 ; 319  |
                             7649 ; 320  |
                             7650 ; 321  |
                             7651 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             7652 ; 323  |
                             7653 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             7654 ; 325  |
                             7655 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             7656 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             7657 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             7658 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             7659 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             7660 ; 331  |
                             7661 ; 332  |
                             7662 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             7663 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             7664 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             7665 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             7666 ; 337  |
                             7667 ; 338  |
                             7668 ; 339  |
                             7669 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             7670 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             7671 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             7672 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             7673 ; 344  |
                             7674 ; 345  |
                             7675 ; 346  |
                             7676 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             7677 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             7678 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             7679 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             7680 ; 351  |
                             7681 ; 352  |
                             7682 ; 353  |typedef union               
                             7683 ; 354  |{
                             7684 ; 355  |    struct {
                             7685 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             7686 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             7687 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             7688 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             7689 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             7690 ; 361  |    } B;
                             7691 ; 362  |    unsigned int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7692 ; 363  |} dcdc2_ctrl1_type;
                             7693 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             7694 ; 365  |
                             7695 ; 366  |
                             7696 ; 367  |
                             7697 ; 368  |
                             7698 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             7699 ; 370  |
                             7700 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             7701 ; 372  |
                             7702 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             7703 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             7704 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             7705 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             7706 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             7707 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             7708 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             7709 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             7710 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             7711 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             7712 ; 383  |
                             7713 ; 384  |
                             7714 ; 385  |
                             7715 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             7716 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             7717 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             7718 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             7719 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             7720 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             7721 ; 392  |
                             7722 ; 393  |
                             7723 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             7724 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             7725 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             7726 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             7727 ; 398  |
                             7728 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             7729 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             7730 ; 401  |
                             7731 ; 402  |
                             7732 ; 403  |
                             7733 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             7734 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             7735 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             7736 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             7737 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             7738 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             7739 ; 410  |
                             7740 ; 411  |
                             7741 ; 412  |typedef union               
                             7742 ; 413  |{
                             7743 ; 414  |    struct {
                             7744 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             7745 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             7746 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7747 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             7748 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             7749 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             7750 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             7751 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             7752 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             7753 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             7754 ; 425  |    } B;
                             7755 ; 426  |    unsigned int I;
                             7756 ; 427  |} speed_type;
                             7757 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             7758 ; 429  |
                             7759 ; 430  |
                             7760 ; 431  |
                             7761 ; 432  |
                             7762 ; 433  |
                             7763 ; 434  |
                             7764 ; 435  |
                             7765 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             7766 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             7767 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             7768 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             7769 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             7770 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             7771 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             7772 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             7773 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             7774 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             7775 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             7776 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             7777 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             7778 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             7779 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             7780 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             7781 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             7782 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             7783 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             7784 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             7785 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             7786 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             7787 ; 458  |
                             7788 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             7789 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             7790 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             7791 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             7792 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             7793 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             7794 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             7795 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             7796 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             7797 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             7798 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             7799 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             7800 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             7801 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             7802 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             7803 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             7804 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             7805 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             7806 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             7807 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7808 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             7809 ; 480  |
                             7810 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             7811 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             7812 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             7813 ; 484  |
                             7814 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             7815 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             7816 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             7817 ; 488  |
                             7818 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             7819 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             7820 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             7821 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             7822 ; 493  |
                             7823 ; 494  |typedef union               
                             7824 ; 495  |{
                             7825 ; 496  |    struct {
                             7826 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             7827 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             7828 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             7829 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             7830 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             7831 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             7832 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             7833 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             7834 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             7835 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             7836 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             7837 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             7838 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             7839 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             7840 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             7841 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             7842 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             7843 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             7844 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             7845 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             7846 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             7847 ; 518  |    } B;
                             7848 ; 519  |    unsigned int I;
                             7849 ; 520  |} usb_dcdctbr_type;
                             7850 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             7851 ; 522  |
                             7852 ; 523  |
                             7853 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             7854 ; 525  |
                             7855 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             7856 ; 527  |
                             7857 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             7858 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             7859 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7860 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             7861 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             7862 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             7863 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             7864 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             7865 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             7866 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             7867 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             7868 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             7869 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             7870 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             7871 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             7872 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             7873 ; 544  |
                             7874 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             7875 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             7876 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             7877 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             7878 ; 549  |
                             7879 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             7880 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             7881 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             7882 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             7883 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             7884 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             7885 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             7886 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             7887 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             7888 ; 559  |
                             7889 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             7890 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             7891 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             7892 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             7893 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             7894 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             7895 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             7896 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             7897 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             7898 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             7899 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             7900 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             7901 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             7902 ; 573  |
                             7903 ; 574  |
                             7904 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             7905 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             7906 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             7907 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7908 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             7909 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             7910 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             7911 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             7912 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             7913 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             7914 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             7915 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             7916 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             7917 ; 588  |
                             7918 ; 589  |typedef union               
                             7919 ; 590  |{
                             7920 ; 591  |    struct {
                             7921 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             7922 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             7923 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             7924 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             7925 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             7926 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             7927 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             7928 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             7929 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             7930 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             7931 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             7932 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             7933 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             7934 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             7935 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             7936 ; 607  |    } B;
                             7937 ; 608  |    unsigned int I;
                             7938 ; 609  |} usb_pwr_charge_type;
                             7939 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             7940 ; 611  |
                             7941 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             7942 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             7943 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             7944 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             7945 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             7946 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             7947 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             7948 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             7949 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             7950 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             7951 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             7952 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             7953 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             7954 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             7955 ; 626  |
                             7956 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             7957 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7958 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             7959 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             7960 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             7961 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             7962 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             7963 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             7964 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             7965 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             7966 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             7967 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             7968 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             7969 ; 640  |
                             7970 ; 641  |typedef union               
                             7971 ; 642  |{
                             7972 ; 643  |    struct {       
                             7973 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             7974 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             7975 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             7976 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             7977 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             7978 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             7979 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             7980 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             7981 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             7982 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             7983 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             7984 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             7985 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             7986 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             7987 ; 658  |    } B;
                             7988 ; 659  |    int I;
                             7989 ; 660  |} usb_dcdcpersist_type;
                             7990 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             7991 ; 662  |
                             7992 ; 663  |
                             7993 ; 664  |
                             7994 ; 665  |#endif
                             7995 ; 666  |
                             7996 ; 667  |
                             7997 ; 668  |
                             7998 
                             8000 
                             8001 ; 21   |#include "regsemc.h"
                             8002 
                             8004 
                             8005 ; 1    |#if !(defined(__REGS_EMC_INC))
                             8006 ; 2    |#define __REGS_EMC_INC 1
                             8007 ; 3    |
                             8008 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             8009 ; 5    |//   Module base addresses
                             8010 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             8011 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             8012 ; 8    |
                             8013 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             8014 ; 10   |//  EMC Registers
                             8015 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             8016 ; 12   |
                             8017 ; 13   |
                             8018 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             8019 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8020 ; 16   |
                             8021 ; 17   |typedef union               /*Flash Control Register*/
                             8022 ; 18   |{
                             8023 ; 19   |    struct
                             8024 ; 20   |    {
                             8025 ; 21   |    int KICK        :1;
                             8026 ; 22   |    int RW          :1;
                             8027 ; 23   |    int TCIE        :1;
                             8028 ; 24   |    int IRQP        :1;
                             8029 ; 25   |    unsigned MMD    :2;
                             8030 ; 26   |    unsigned NB     :11;
                             8031 ; 27   |    unsigned RSVD   :4;
                             8032 ; 28   |    int SRST        :1;
                             8033 ; 29   |    } B;
                             8034 ; 30   |    int I;
                             8035 ; 31   |} flcr_type;
                             8036 ; 32   |
                             8037 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             8038 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             8039 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             8040 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             8041 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             8042 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             8043 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             8044 ; 40   |
                             8045 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             8046 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             8047 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             8048 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             8049 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             8050 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             8051 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             8052 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             8053 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             8054 ; 50   |
                             8055 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             8056 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             8057 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             8058 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             8059 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             8060 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             8061 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             8062 ; 58   |
                             8063 ; 59   |
                             8064 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             8065 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             8066 ; 62   |
                             8067 ; 63   |typedef union           /* Flash Start Address Low*/
                             8068 ; 64   |{
                             8069 ; 65   |    struct
                             8070 ; 66   |    {
                             8071 ; 67   |    unsigned XA     : 24;
                             8072 ; 68   |    } B;
                             8073 ; 69   |    int I;
                             8074 ; 70   |} flsalr_type;
                             8075 ; 71   |
                             8076 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             8077 ; 73   |
                             8078 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             8079 ; 75   |
                             8080 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             8081 ; 77   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8082 ; 78   |
                             8083 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             8084 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             8085 ; 81   |
                             8086 ; 82   |typedef union           /* Flash Start Address High*/
                             8087 ; 83   |{
                             8088 ; 84   |    struct
                             8089 ; 85   |    {
                             8090 ; 86   |    unsigned XA     :8;
                             8091 ; 87   |    unsigned DA     :16;
                             8092 ; 88   |    } B;
                             8093 ; 89   |    int I;
                             8094 ; 90   |} flsahr_type;
                             8095 ; 91   |
                             8096 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             8097 ; 93   |
                             8098 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             8099 ; 95   |
                             8100 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             8101 ; 97   |
                             8102 ; 98   |
                             8103 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             8104 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             8105 ; 101  |
                             8106 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             8107 ; 103  |{
                             8108 ; 104  |    struct
                             8109 ; 105  |    {
                             8110 ; 106  |        int WP          :1;
                             8111 ; 107  |        int CDP         :1;
                             8112 ; 108  |        unsigned SM     :2;
                             8113 ; 109  |        int XATTR       :1;
                             8114 ; 110  |        int CRST        :1;
                             8115 ; 111  |        int XWT         :1;
                             8116 ; 112  |        int RI          :1;
                             8117 ; 113  |        int IFCE        :1;
                             8118 ; 114  |        int ISCE        :1;
                             8119 ; 115  |        int INCE        :1;
                             8120 ; 116  |        int IFCS        :1;
                             8121 ; 117  |        int ISCS        :1;
                             8122 ; 118  |        int INCS        :1;
                             8123 ; 119  |        unsigned CFAI   :2;
                             8124 ; 120  |        int XDDI        :1;
                             8125 ; 121  |        unsigned CS     :2;
                             8126 ; 122  |        int CRE         :1;
                             8127 ; 123  |        unsigned VS     :2;
                             8128 ; 124  |        int DASP        :1;
                             8129 ; 125  |        int MODE16      :1; 
                             8130 ; 126  |    } B;
                             8131 ; 127  |    int I;
                             8132 ; 128  |} flcfcr_type;
                             8133 ; 129  |
                             8134 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             8135 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             8136 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             8137 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             8138 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             8139 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             8140 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             8141 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             8142 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             8143 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8144 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             8145 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             8146 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             8147 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             8148 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             8149 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             8150 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             8151 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             8152 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             8153 ; 149  |
                             8154 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             8155 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             8156 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             8157 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             8158 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             8159 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             8160 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             8161 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             8162 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             8163 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             8164 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             8165 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             8166 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             8167 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             8168 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             8169 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             8170 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             8171 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             8172 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             8173 ; 169  |
                             8174 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             8175 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             8176 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             8177 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             8178 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             8179 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             8180 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             8181 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             8182 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             8183 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             8184 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             8185 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             8186 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             8187 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             8188 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             8189 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             8190 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             8191 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             8192 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             8193 ; 189  |
                             8194 ; 190  |
                             8195 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             8196 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             8197 ; 193  |
                             8198 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             8199 ; 195  |{
                             8200 ; 196  |    struct
                             8201 ; 197  |    {
                             8202 ; 198  |        unsigned TRWSU  :5;
                             8203 ; 199  |        unsigned TRPW   :7;
                             8204 ; 200  |        unsigned TWPW   :7;
                             8205 ; 201  |        unsigned TRWH   :5;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8206 ; 202  |    } B;
                             8207 ; 203  |    int I;
                             8208 ; 204  |} flcftmr1r_type;
                             8209 ; 205  |
                             8210 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             8211 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             8212 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             8213 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             8214 ; 210  |
                             8215 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             8216 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             8217 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             8218 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             8219 ; 215  |
                             8220 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             8221 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             8222 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             8223 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             8224 ; 220  |
                             8225 ; 221  |
                             8226 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             8227 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             8228 ; 224  |
                             8229 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             8230 ; 226  |{
                             8231 ; 227  |    struct
                             8232 ; 228  |    {
                             8233 ; 229  |        unsigned TWW    :4;
                             8234 ; 230  |        unsigned TWTO   :10;
                             8235 ; 231  |        unsigned THW    :5; 
                             8236 ; 232  |        unsigned TRAQ   :5;
                             8237 ; 233  |    } B;
                             8238 ; 234  |    int I;
                             8239 ; 235  |} flcftmr2r_type;
                             8240 ; 236  |
                             8241 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             8242 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             8243 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             8244 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             8245 ; 241  |
                             8246 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             8247 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             8248 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             8249 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             8250 ; 246  |
                             8251 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             8252 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             8253 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             8254 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             8255 ; 251  |
                             8256 ; 252  |
                             8257 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             8258 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             8259 ; 255  |
                             8260 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             8261 ; 257  |{
                             8262 ; 258  |    struct
                             8263 ; 259  |    {
                             8264 ; 260  |        unsigned CS     :2;
                             8265 ; 261  |        int SE          :1;
                             8266 ; 262  |        int WP          :1;
                             8267 ; 263  |        int SIZE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8268 ; 264  |        int ICMD        :8;
                             8269 ; 265  |        int TOIE        :1;
                             8270 ; 266  |        int BPIE        :1;
                             8271 ; 267  |        int TOIRQ       :1;
                             8272 ; 268  |        int BPIRQ       :1;
                             8273 ; 269  |    } B;
                             8274 ; 270  |    int I;
                             8275 ; 271  |} flsmcr_type;
                             8276 ; 272  |
                             8277 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             8278 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             8279 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             8280 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             8281 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             8282 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             8283 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             8284 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             8285 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             8286 ; 282  |
                             8287 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             8288 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             8289 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             8290 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             8291 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             8292 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             8293 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             8294 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             8295 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             8296 ; 292  |
                             8297 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             8298 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             8299 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             8300 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             8301 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             8302 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             8303 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             8304 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             8305 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             8306 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             8307 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             8308 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             8309 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             8310 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             8311 ; 307  |
                             8312 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             8313 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             8314 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             8315 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             8316 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             8317 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             8318 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             8319 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             8320 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             8321 ; 317  |
                             8322 ; 318  |
                             8323 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             8324 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             8325 ; 321  |
                             8326 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             8327 ; 323  |{
                             8328 ; 324  |    struct
                             8329 ; 325  |    {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8330 ; 326  |        unsigned TRWSU  :5;
                             8331 ; 327  |        unsigned TRPW   :6;
                             8332 ; 328  |        unsigned TWPW   :6;
                             8333 ; 329  |        unsigned TRWH   :5;
                             8334 ; 330  |    } B;
                             8335 ; 331  |    int I;
                             8336 ; 332  |} flsmtmr1r_type;
                             8337 ; 333  |
                             8338 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             8339 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             8340 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             8341 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             8342 ; 338  |
                             8343 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             8344 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             8345 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             8346 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             8347 ; 343  |
                             8348 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             8349 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             8350 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             8351 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             8352 ; 348  |
                             8353 ; 349  |
                             8354 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             8355 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             8356 ; 352  |
                             8357 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             8358 ; 354  |{
                             8359 ; 355  |    struct
                             8360 ; 356  |    {
                             8361 ; 357  |        unsigned TWT    :6;
                             8362 ; 358  |        unsigned TWTO   :18;
                             8363 ; 359  |    } B;
                             8364 ; 360  |    int I;
                             8365 ; 361  |} flsmtmr2r_type;
                             8366 ; 362  |
                             8367 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             8368 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             8369 ; 365  |
                             8370 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             8371 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             8372 ; 368  |
                             8373 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             8374 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             8375 ; 371  |
                             8376 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             8377 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             8378 ; 374  |typedef union 
                             8379 ; 375  |{
                             8380 ; 376  |  struct
                             8381 ; 377  |  {
                             8382 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             8383 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             8384 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             8385 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             8386 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             8387 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             8388 ; 384  |    int PAD0          :17;    
                             8389 ; 385  |  } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8390 ; 386  |  int I;
                             8391 ; 387  |} flcr2_type;
                             8392 ; 388  |
                             8393 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             8394 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             8395 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             8396 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             8397 ; 393  |
                             8398 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             8399 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             8400 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             8401 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             8402 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             8403 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             8404 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             8405 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             8406 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             8407 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             8408 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             8409 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             8410 ; 406  |
                             8411 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             8412 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             8413 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             8414 ; 410  |
                             8415 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             8416 ; 412  |
                             8417 ; 413  |#endif
                             8418 ; 414  |
                             8419 
                             8421 
                             8422 ; 22   |#include "regsgpio.h"
                             8423 
                             8425 
                             8426 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             8427 ; 2    |#define __REGS_GPIO_INC 1
                             8428 ; 3    |
                             8429 ; 4    |#include "types.h"
                             8430 
                             8432 
                             8433 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8434 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8435 ; 3    |//
                             8436 ; 4    |// Filename: types.h
                             8437 ; 5    |// Description: Standard data types
                             8438 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8439 ; 7    |
                             8440 ; 8    |#ifndef _TYPES_H
                             8441 ; 9    |#define _TYPES_H
                             8442 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8443 ; 11   |// TODO:  move this outta here!
                             8444 ; 12   |#if !defined(NOERROR)
                             8445 ; 13   |#define NOERROR 0
                             8446 ; 14   |#define SUCCESS 0
                             8447 ; 15   |#endif 
                             8448 ; 16   |#if !defined(SUCCESS)
                             8449 ; 17   |#define SUCCESS  0
                             8450 ; 18   |#endif
                             8451 ; 19   |#if !defined(ERROR)
                             8452 ; 20   |#define ERROR   -1
                             8453 ; 21   |#endif
                             8454 ; 22   |#if !defined(FALSE)
                             8455 ; 23   |#define FALSE 0
                             8456 ; 24   |#endif
                             8457 ; 25   |#if !defined(TRUE)
                             8458 ; 26   |#define TRUE  1
                             8459 ; 27   |#endif
                             8460 ; 28   |
                             8461 ; 29   |#if !defined(NULL)
                             8462 ; 30   |#define NULL 0
                             8463 ; 31   |#endif
                             8464 ; 32   |
                             8465 ; 33   |#define MAX_INT     0x7FFFFF
                             8466 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8467 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8468 ; 36   |#define MAX_ULONG   (-1) 
                             8469 ; 37   |
                             8470 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8471 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8472 ; 40   |
                             8473 ; 41   |
                             8474 ; 42   |#define BYTE    unsigned char       // btVarName
                             8475 ; 43   |#define CHAR    signed char         // cVarName
                             8476 ; 44   |#define USHORT  unsigned short      // usVarName
                             8477 ; 45   |#define SHORT   unsigned short      // sVarName
                             8478 ; 46   |#define WORD    unsigned int        // wVarName
                             8479 ; 47   |#define INT     signed int          // iVarName
                             8480 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8481 ; 49   |#define LONG    signed long         // lVarName
                             8482 ; 50   |#define BOOL    unsigned int        // bVarName
                             8483 ; 51   |#define FRACT   _fract              // frVarName
                             8484 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8485 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8486 ; 54   |#define FLOAT   float               // fVarName
                             8487 ; 55   |#define DBL     double              // dVarName
                             8488 ; 56   |#define ENUM    enum                // eVarName
                             8489 ; 57   |#define CMX     _complex            // cmxVarName
                             8490 ; 58   |typedef WORD UCS3;                   // 
                             8491 ; 59   |
                             8492 ; 60   |#define UINT16  unsigned short
                             8493 ; 61   |#define UINT8   unsigned char   
                             8494 ; 62   |#define UINT32  unsigned long
                             8495 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8496 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8497 ; 65   |#define WCHAR   UINT16
                             8498 ; 66   |
                             8499 ; 67   |//UINT128 is 16 bytes or 6 words
                             8500 ; 68   |typedef struct UINT128_3500 {   
                             8501 ; 69   |    int val[6];     
                             8502 ; 70   |} UINT128_3500;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8503 ; 71   |
                             8504 ; 72   |#define UINT128   UINT128_3500
                             8505 ; 73   |
                             8506 ; 74   |// Little endian word packed byte strings:   
                             8507 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8508 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8509 ; 77   |// Little endian word packed byte strings:   
                             8510 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8511 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8512 ; 80   |
                             8513 ; 81   |// Declare Memory Spaces To Use When Coding
                             8514 ; 82   |// A. Sector Buffers
                             8515 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8516 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8517 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8518 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8519 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8520 ; 88   |// B. Media DDI Memory
                             8521 ; 89   |#define MEDIA_DDI_MEM _Y
                             8522 ; 90   |
                             8523 ; 91   |
                             8524 ; 92   |
                             8525 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8526 ; 94   |// Examples of circular pointers:
                             8527 ; 95   |//    INT CIRC cpiVarName
                             8528 ; 96   |//    DWORD CIRC cpdwVarName
                             8529 ; 97   |
                             8530 ; 98   |#define RETCODE INT                 // rcVarName
                             8531 ; 99   |
                             8532 ; 100  |// generic bitfield structure
                             8533 ; 101  |struct Bitfield {
                             8534 ; 102  |    unsigned int B0  :1;
                             8535 ; 103  |    unsigned int B1  :1;
                             8536 ; 104  |    unsigned int B2  :1;
                             8537 ; 105  |    unsigned int B3  :1;
                             8538 ; 106  |    unsigned int B4  :1;
                             8539 ; 107  |    unsigned int B5  :1;
                             8540 ; 108  |    unsigned int B6  :1;
                             8541 ; 109  |    unsigned int B7  :1;
                             8542 ; 110  |    unsigned int B8  :1;
                             8543 ; 111  |    unsigned int B9  :1;
                             8544 ; 112  |    unsigned int B10 :1;
                             8545 ; 113  |    unsigned int B11 :1;
                             8546 ; 114  |    unsigned int B12 :1;
                             8547 ; 115  |    unsigned int B13 :1;
                             8548 ; 116  |    unsigned int B14 :1;
                             8549 ; 117  |    unsigned int B15 :1;
                             8550 ; 118  |    unsigned int B16 :1;
                             8551 ; 119  |    unsigned int B17 :1;
                             8552 ; 120  |    unsigned int B18 :1;
                             8553 ; 121  |    unsigned int B19 :1;
                             8554 ; 122  |    unsigned int B20 :1;
                             8555 ; 123  |    unsigned int B21 :1;
                             8556 ; 124  |    unsigned int B22 :1;
                             8557 ; 125  |    unsigned int B23 :1;
                             8558 ; 126  |};
                             8559 ; 127  |
                             8560 ; 128  |union BitInt {
                             8561 ; 129  |        struct Bitfield B;
                             8562 ; 130  |        int        I;
                             8563 ; 131  |};
                             8564 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8565 ; 133  |#define MAX_MSG_LENGTH 10
                             8566 ; 134  |struct CMessage
                             8567 ; 135  |{
                             8568 ; 136  |        unsigned int m_uLength;
                             8569 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8570 ; 138  |};
                             8571 ; 139  |
                             8572 ; 140  |typedef struct {
                             8573 ; 141  |    WORD m_wLength;
                             8574 ; 142  |    WORD m_wMessage;
                             8575 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8576 ; 144  |} Message;
                             8577 ; 145  |
                             8578 ; 146  |struct MessageQueueDescriptor
                             8579 ; 147  |{
                             8580 ; 148  |        int *m_pBase;
                             8581 ; 149  |        int m_iModulo;
                             8582 ; 150  |        int m_iSize;
                             8583 ; 151  |        int *m_pHead;
                             8584 ; 152  |        int *m_pTail;
                             8585 ; 153  |};
                             8586 ; 154  |
                             8587 ; 155  |struct ModuleEntry
                             8588 ; 156  |{
                             8589 ; 157  |    int m_iSignaledEventMask;
                             8590 ; 158  |    int m_iWaitEventMask;
                             8591 ; 159  |    int m_iResourceOfCode;
                             8592 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8593 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8594 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8595 ; 163  |    int m_uTimeOutHigh;
                             8596 ; 164  |    int m_uTimeOutLow;
                             8597 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8598 ; 166  |};
                             8599 ; 167  |
                             8600 ; 168  |union WaitMask{
                             8601 ; 169  |    struct B{
                             8602 ; 170  |        unsigned int m_bNone     :1;
                             8603 ; 171  |        unsigned int m_bMessage  :1;
                             8604 ; 172  |        unsigned int m_bTimer    :1;
                             8605 ; 173  |        unsigned int m_bButton   :1;
                             8606 ; 174  |    } B;
                             8607 ; 175  |    int I;
                             8608 ; 176  |} ;
                             8609 ; 177  |
                             8610 ; 178  |
                             8611 ; 179  |struct Button {
                             8612 ; 180  |        WORD wButtonEvent;
                             8613 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8614 ; 182  |};
                             8615 ; 183  |
                             8616 ; 184  |struct Message {
                             8617 ; 185  |        WORD wMsgLength;
                             8618 ; 186  |        WORD wMsgCommand;
                             8619 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8620 ; 188  |};
                             8621 ; 189  |
                             8622 ; 190  |union EventTypes {
                             8623 ; 191  |        struct CMessage msg;
                             8624 ; 192  |        struct Button Button ;
                             8625 ; 193  |        struct Message Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8626 ; 194  |};
                             8627 ; 195  |
                             8628 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8629 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8630 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8631 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8632 ; 200  |
                             8633 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8634 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8635 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8636 ; 204  |
                             8637 ; 205  |#if DEBUG
                             8638 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8639 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8640 ; 208  |#else 
                             8641 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8642 ; 210  |#define DebugBuildAssert(x)    
                             8643 ; 211  |#endif
                             8644 ; 212  |
                             8645 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8646 ; 214  |//  #pragma asm
                             8647 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8648 ; 216  |//  #pragma endasm
                             8649 ; 217  |
                             8650 ; 218  |
                             8651 ; 219  |#ifdef COLOR_262K
                             8652 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8653 ; 221  |#elif defined(COLOR_65K)
                             8654 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8655 ; 223  |#else
                             8656 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8657 ; 225  |#endif
                             8658 ; 226  |    
                             8659 ; 227  |#endif // #ifndef _TYPES_H
                             8660 
                             8662 
                             8663 ; 5    |
                             8664 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             8665 ; 7    |//  Interrupt Collector Registers
                             8666 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             8667 ; 9    |
                             8668 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             8669 ; 11   |
                             8670 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             8671 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             8672 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             8673 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             8674 ; 16   |
                             8675 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             8676 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             8677 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             8678 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             8679 ; 21   |
                             8680 ; 22   |#define HW_GPB_GPENR 0
                             8681 ; 23   |#define HW_GPB_GPDOR 1
                             8682 ; 24   |#define HW_GPB_GPDIR 2
                             8683 ; 25   |#define HW_GPB_GPDOER 3
                             8684 ; 26   |#define HW_GPB_GPIPENR 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8685 ; 27   |#define HW_GPB_GPIENR 5
                             8686 ; 28   |#define HW_GPB_GPILVLR 6
                             8687 ; 29   |#define HW_GPB_GPIPOLR 7
                             8688 ; 30   |#define HW_GPB_GPISTATR 8
                             8689 ; 31   |#define HW_GPB_GPPWR 9
                             8690 ; 32   |#define HW_GPB_GP8MA 10
                             8691 ; 33   |
                             8692 ; 34   |
                             8693 ; 35   |
                             8694 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             8695 ; 37   |//  GPIO Register Bit Positions
                             8696 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             8697 ; 39   |{
                             8698 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             8699 ; 41   |    unsigned int I;
                             8700 ; 42   |    unsigned int U;
                             8701 ; 43   |} gpr_type;
                             8702 ; 44   |
                             8703 ; 45   |#define HW_GP_B0_BITPOS 0
                             8704 ; 46   |#define HW_GP_B1_BITPOS 1
                             8705 ; 47   |#define HW_GP_B2_BITPOS 2
                             8706 ; 48   |#define HW_GP_B3_BITPOS 3
                             8707 ; 49   |#define HW_GP_B4_BITPOS 4
                             8708 ; 50   |#define HW_GP_B5_BITPOS 5
                             8709 ; 51   |#define HW_GP_B6_BITPOS 6
                             8710 ; 52   |#define HW_GP_B7_BITPOS 7
                             8711 ; 53   |#define HW_GP_B8_BITPOS 8
                             8712 ; 54   |#define HW_GP_B9_BITPOS 9
                             8713 ; 55   |#define HW_GP_B10_BITPOS 10
                             8714 ; 56   |#define HW_GP_B11_BITPOS 11
                             8715 ; 57   |#define HW_GP_B12_BITPOS 12
                             8716 ; 58   |#define HW_GP_B13_BITPOS 13
                             8717 ; 59   |#define HW_GP_B14_BITPOS 14
                             8718 ; 60   |#define HW_GP_B15_BITPOS 15
                             8719 ; 61   |#define HW_GP_B16_BITPOS 16
                             8720 ; 62   |#define HW_GP_B17_BITPOS 17
                             8721 ; 63   |#define HW_GP_B18_BITPOS 18
                             8722 ; 64   |#define HW_GP_B19_BITPOS 19
                             8723 ; 65   |#define HW_GP_B20_BITPOS 20
                             8724 ; 66   |#define HW_GP_B21_BITPOS 21
                             8725 ; 67   |#define HW_GP_B22_BITPOS 22
                             8726 ; 68   |#define HW_GP_B23_BITPOS 23
                             8727 ; 69   |
                             8728 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             8729 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             8730 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             8731 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             8732 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             8733 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             8734 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             8735 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             8736 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             8737 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             8738 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             8739 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             8740 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             8741 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             8742 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             8743 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             8744 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             8745 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             8746 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8747 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             8748 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             8749 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             8750 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             8751 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             8752 ; 94   |
                             8753 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             8754 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             8755 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             8756 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             8757 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             8758 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             8759 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             8760 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             8761 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             8762 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             8763 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             8764 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             8765 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             8766 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             8767 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             8768 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             8769 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             8770 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             8771 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             8772 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             8773 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             8774 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             8775 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             8776 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             8777 ; 119  |
                             8778 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8779 ; 121  |//  GPIO 8mA Register Bit Positions
                             8780 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             8781 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             8782 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             8783 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             8784 ; 126  |
                             8785 ; 127  |
                             8786 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             8787 ; 129  |//  Logical GPIO numbers
                             8788 ; 130  |#define HW_GPIO_000 0
                             8789 ; 131  |#define HW_GPIO_001 1
                             8790 ; 132  |#define HW_GPIO_002 2
                             8791 ; 133  |#define HW_GPIO_003 3
                             8792 ; 134  |#define HW_GPIO_004 4
                             8793 ; 135  |#define HW_GPIO_005 5
                             8794 ; 136  |#define HW_GPIO_006 6
                             8795 ; 137  |#define HW_GPIO_007 7
                             8796 ; 138  |#define HW_GPIO_008 8
                             8797 ; 139  |#define HW_GPIO_009 9
                             8798 ; 140  |#define HW_GPIO_010 10
                             8799 ; 141  |#define HW_GPIO_011 11
                             8800 ; 142  |#define HW_GPIO_012 12
                             8801 ; 143  |#define HW_GPIO_013 13
                             8802 ; 144  |#define HW_GPIO_014 14
                             8803 ; 145  |#define HW_GPIO_015 15
                             8804 ; 146  |#define HW_GPIO_016 16
                             8805 ; 147  |#define HW_GPIO_017 17
                             8806 ; 148  |#define HW_GPIO_018 18
                             8807 ; 149  |#define HW_GPIO_019 19
                             8808 ; 150  |#define HW_GPIO_020 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8809 ; 151  |#define HW_GPIO_021 21
                             8810 ; 152  |#define HW_GPIO_022 22
                             8811 ; 153  |#define HW_GPIO_023 23
                             8812 ; 154  |#define HW_GPIO_024 24
                             8813 ; 155  |#define HW_GPIO_025 25
                             8814 ; 156  |#define HW_GPIO_026 26
                             8815 ; 157  |#define HW_GPIO_027 27
                             8816 ; 158  |#define HW_GPIO_028 28
                             8817 ; 159  |#define HW_GPIO_029 29
                             8818 ; 160  |#define HW_GPIO_030 30
                             8819 ; 161  |#define HW_GPIO_031 31
                             8820 ; 162  |#define HW_GPIO_032 32
                             8821 ; 163  |#define HW_GPIO_033 33
                             8822 ; 164  |#define HW_GPIO_034 34
                             8823 ; 165  |#define HW_GPIO_035 35
                             8824 ; 166  |#define HW_GPIO_036 36
                             8825 ; 167  |#define HW_GPIO_037 37
                             8826 ; 168  |#define HW_GPIO_038 38
                             8827 ; 169  |#define HW_GPIO_039 39
                             8828 ; 170  |#define HW_GPIO_040 40
                             8829 ; 171  |#define HW_GPIO_041 41
                             8830 ; 172  |#define HW_GPIO_042 42
                             8831 ; 173  |#define HW_GPIO_043 43
                             8832 ; 174  |#define HW_GPIO_044 44
                             8833 ; 175  |#define HW_GPIO_045 45
                             8834 ; 176  |#define HW_GPIO_046 46
                             8835 ; 177  |#define HW_GPIO_047 47
                             8836 ; 178  |#define HW_GPIO_048 48
                             8837 ; 179  |#define HW_GPIO_049 49
                             8838 ; 180  |#define HW_GPIO_050 50
                             8839 ; 181  |#define HW_GPIO_051 51
                             8840 ; 182  |#define HW_GPIO_052 52
                             8841 ; 183  |#define HW_GPIO_053 53
                             8842 ; 184  |#define HW_GPIO_054 54
                             8843 ; 185  |#define HW_GPIO_055 55
                             8844 ; 186  |#define HW_GPIO_056 56
                             8845 ; 187  |#define HW_GPIO_057 57
                             8846 ; 188  |#define HW_GPIO_058 58
                             8847 ; 189  |#define HW_GPIO_059 59
                             8848 ; 190  |#define HW_GPIO_060 60
                             8849 ; 191  |#define HW_GPIO_061 61
                             8850 ; 192  |#define HW_GPIO_062 62
                             8851 ; 193  |#define HW_GPIO_063 63
                             8852 ; 194  |#define HW_GPIO_064 64
                             8853 ; 195  |#define HW_GPIO_065 65
                             8854 ; 196  |#define HW_GPIO_066 66
                             8855 ; 197  |#define HW_GPIO_067 67
                             8856 ; 198  |#define HW_GPIO_068 68
                             8857 ; 199  |#define HW_GPIO_069 69
                             8858 ; 200  |#define HW_GPIO_070 70
                             8859 ; 201  |#define HW_GPIO_071 71
                             8860 ; 202  |#define HW_GPIO_072 72
                             8861 ; 203  |#define HW_GPIO_073 73
                             8862 ; 204  |#define HW_GPIO_074 74
                             8863 ; 205  |#define HW_GPIO_075 75
                             8864 ; 206  |#define HW_GPIO_076 76
                             8865 ; 207  |#define HW_GPIO_077 77
                             8866 ; 208  |#define HW_GPIO_078 78
                             8867 ; 209  |#define HW_GPIO_079 79
                             8868 ; 210  |#define HW_GPIO_080 80
                             8869 ; 211  |#define HW_GPIO_081 81
                             8870 ; 212  |#define HW_GPIO_082 82
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8871 ; 213  |#define HW_GPIO_083 83
                             8872 ; 214  |#define HW_GPIO_084 84
                             8873 ; 215  |#define HW_GPIO_085 85
                             8874 ; 216  |#define HW_GPIO_086 86
                             8875 ; 217  |#define HW_GPIO_087 87
                             8876 ; 218  |#define HW_GPIO_088 88
                             8877 ; 219  |#define HW_GPIO_089 89
                             8878 ; 220  |#define HW_GPIO_090 90
                             8879 ; 221  |#define HW_GPIO_091 91
                             8880 ; 222  |#define HW_GPIO_092 92
                             8881 ; 223  |#define HW_GPIO_093 93
                             8882 ; 224  |#define HW_GPIO_094 94
                             8883 ; 225  |#define HW_GPIO_095 95
                             8884 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             8885 ; 227  |
                             8886 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             8887 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             8888 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             8889 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                             8890 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             8891 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             8892 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             8893 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             8894 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             8895 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             8896 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             8897 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             8898 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                             8899 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             8900 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                             8901 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             8902 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                             8903 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             8904 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             8905 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             8906 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             8907 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             8908 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             8909 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8910 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             8911 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             8912 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             8913 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             8914 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             8915 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             8916 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             8917 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             8918 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             8919 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             8920 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             8921 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             8922 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             8923 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             8924 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             8925 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             8926 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             8927 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             8928 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             8929 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             8930 ; 272  |
                             8931 ; 273  |#endif
                             8932 ; 274  |
                             8933 
                             8935 
                             8936 ; 23   |#include "regsi2c.h"
                             8937 
                             8939 
                             8940 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8941 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             8942 ; 3    |// Filename: regsI2C.inc
                             8943 ; 4    |// Description: Register definitions for GPFLASH interface
                             8944 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8945 ; 6    |// The following naming conventions are followed in this file.
                             8946 ; 7    |// All registers are named using the format...
                             8947 ; 8    |//     HW_<module>_<regname>
                             8948 ; 9    |// where <module> is the module name which can be any of the following...
                             8949 ; 10   |//     USB20
                             8950 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             8951 ; 12   |// module name includes a number starting from 0 for the first instance of
                             8952 ; 13   |// that module)
                             8953 ; 14   |// <regname> is the specific register within that module
                             8954 ; 15   |// We also define the following...
                             8955 ; 16   |//     HW_<module>_<regname>_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8956 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8957 ; 18   |//     HW_<module>_<regname>_SETMASK
                             8958 ; 19   |// which does something else, and
                             8959 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             8960 ; 21   |// which does something else.
                             8961 ; 22   |// Other rules
                             8962 ; 23   |//     All caps
                             8963 ; 24   |//     Numeric identifiers start at 0
                             8964 ; 25   |#if !(defined(regsi2cinc))
                             8965 ; 26   |#define regsi2cinc 1
                             8966 ; 27   |
                             8967 ; 28   |#include "types.h"
                             8968 
                             8970 
                             8971 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8972 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8973 ; 3    |//
                             8974 ; 4    |// Filename: types.h
                             8975 ; 5    |// Description: Standard data types
                             8976 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8977 ; 7    |
                             8978 ; 8    |#ifndef _TYPES_H
                             8979 ; 9    |#define _TYPES_H
                             8980 ; 10   |
                             8981 ; 11   |// TODO:  move this outta here!
                             8982 ; 12   |#if !defined(NOERROR)
                             8983 ; 13   |#define NOERROR 0
                             8984 ; 14   |#define SUCCESS 0
                             8985 ; 15   |#endif 
                             8986 ; 16   |#if !defined(SUCCESS)
                             8987 ; 17   |#define SUCCESS  0
                             8988 ; 18   |#endif
                             8989 ; 19   |#if !defined(ERROR)
                             8990 ; 20   |#define ERROR   -1
                             8991 ; 21   |#endif
                             8992 ; 22   |#if !defined(FALSE)
                             8993 ; 23   |#define FALSE 0
                             8994 ; 24   |#endif
                             8995 ; 25   |#if !defined(TRUE)
                             8996 ; 26   |#define TRUE  1
                             8997 ; 27   |#endif
                             8998 ; 28   |
                             8999 ; 29   |#if !defined(NULL)
                             9000 ; 30   |#define NULL 0
                             9001 ; 31   |#endif
                             9002 ; 32   |
                             9003 ; 33   |#define MAX_INT     0x7FFFFF
                             9004 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9005 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9006 ; 36   |#define MAX_ULONG   (-1) 
                             9007 ; 37   |
                             9008 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9009 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9010 ; 40   |
                             9011 ; 41   |
                             9012 ; 42   |#define BYTE    unsigned char       // btVarName
                             9013 ; 43   |#define CHAR    signed char         // cVarName
                             9014 ; 44   |#define USHORT  unsigned short      // usVarName
                             9015 ; 45   |#define SHORT   unsigned short      // sVarName
                             9016 ; 46   |#define WORD    unsigned int        // wVarName
                             9017 ; 47   |#define INT     signed int          // iVarName
                             9018 ; 48   |#define DWORD   unsigned long       // dwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9019 ; 49   |#define LONG    signed long         // lVarName
                             9020 ; 50   |#define BOOL    unsigned int        // bVarName
                             9021 ; 51   |#define FRACT   _fract              // frVarName
                             9022 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9023 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9024 ; 54   |#define FLOAT   float               // fVarName
                             9025 ; 55   |#define DBL     double              // dVarName
                             9026 ; 56   |#define ENUM    enum                // eVarName
                             9027 ; 57   |#define CMX     _complex            // cmxVarName
                             9028 ; 58   |typedef WORD UCS3;                   // 
                             9029 ; 59   |
                             9030 ; 60   |#define UINT16  unsigned short
                             9031 ; 61   |#define UINT8   unsigned char   
                             9032 ; 62   |#define UINT32  unsigned long
                             9033 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9034 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9035 ; 65   |#define WCHAR   UINT16
                             9036 ; 66   |
                             9037 ; 67   |//UINT128 is 16 bytes or 6 words
                             9038 ; 68   |typedef struct UINT128_3500 {   
                             9039 ; 69   |    int val[6];     
                             9040 ; 70   |} UINT128_3500;
                             9041 ; 71   |
                             9042 ; 72   |#define UINT128   UINT128_3500
                             9043 ; 73   |
                             9044 ; 74   |// Little endian word packed byte strings:   
                             9045 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9046 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9047 ; 77   |// Little endian word packed byte strings:   
                             9048 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9049 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9050 ; 80   |
                             9051 ; 81   |// Declare Memory Spaces To Use When Coding
                             9052 ; 82   |// A. Sector Buffers
                             9053 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9054 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9055 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9056 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9057 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9058 ; 88   |// B. Media DDI Memory
                             9059 ; 89   |#define MEDIA_DDI_MEM _Y
                             9060 ; 90   |
                             9061 ; 91   |
                             9062 ; 92   |
                             9063 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9064 ; 94   |// Examples of circular pointers:
                             9065 ; 95   |//    INT CIRC cpiVarName
                             9066 ; 96   |//    DWORD CIRC cpdwVarName
                             9067 ; 97   |
                             9068 ; 98   |#define RETCODE INT                 // rcVarName
                             9069 ; 99   |
                             9070 ; 100  |// generic bitfield structure
                             9071 ; 101  |struct Bitfield {
                             9072 ; 102  |    unsigned int B0  :1;
                             9073 ; 103  |    unsigned int B1  :1;
                             9074 ; 104  |    unsigned int B2  :1;
                             9075 ; 105  |    unsigned int B3  :1;
                             9076 ; 106  |    unsigned int B4  :1;
                             9077 ; 107  |    unsigned int B5  :1;
                             9078 ; 108  |    unsigned int B6  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9079 ; 109  |    unsigned int B7  :1;
                             9080 ; 110  |    unsigned int B8  :1;
                             9081 ; 111  |    unsigned int B9  :1;
                             9082 ; 112  |    unsigned int B10 :1;
                             9083 ; 113  |    unsigned int B11 :1;
                             9084 ; 114  |    unsigned int B12 :1;
                             9085 ; 115  |    unsigned int B13 :1;
                             9086 ; 116  |    unsigned int B14 :1;
                             9087 ; 117  |    unsigned int B15 :1;
                             9088 ; 118  |    unsigned int B16 :1;
                             9089 ; 119  |    unsigned int B17 :1;
                             9090 ; 120  |    unsigned int B18 :1;
                             9091 ; 121  |    unsigned int B19 :1;
                             9092 ; 122  |    unsigned int B20 :1;
                             9093 ; 123  |    unsigned int B21 :1;
                             9094 ; 124  |    unsigned int B22 :1;
                             9095 ; 125  |    unsigned int B23 :1;
                             9096 ; 126  |};
                             9097 ; 127  |
                             9098 ; 128  |union BitInt {
                             9099 ; 129  |        struct Bitfield B;
                             9100 ; 130  |        int        I;
                             9101 ; 131  |};
                             9102 ; 132  |
                             9103 ; 133  |#define MAX_MSG_LENGTH 10
                             9104 ; 134  |struct CMessage
                             9105 ; 135  |{
                             9106 ; 136  |        unsigned int m_uLength;
                             9107 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9108 ; 138  |};
                             9109 ; 139  |
                             9110 ; 140  |typedef struct {
                             9111 ; 141  |    WORD m_wLength;
                             9112 ; 142  |    WORD m_wMessage;
                             9113 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9114 ; 144  |} Message;
                             9115 ; 145  |
                             9116 ; 146  |struct MessageQueueDescriptor
                             9117 ; 147  |{
                             9118 ; 148  |        int *m_pBase;
                             9119 ; 149  |        int m_iModulo;
                             9120 ; 150  |        int m_iSize;
                             9121 ; 151  |        int *m_pHead;
                             9122 ; 152  |        int *m_pTail;
                             9123 ; 153  |};
                             9124 ; 154  |
                             9125 ; 155  |struct ModuleEntry
                             9126 ; 156  |{
                             9127 ; 157  |    int m_iSignaledEventMask;
                             9128 ; 158  |    int m_iWaitEventMask;
                             9129 ; 159  |    int m_iResourceOfCode;
                             9130 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9131 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9132 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9133 ; 163  |    int m_uTimeOutHigh;
                             9134 ; 164  |    int m_uTimeOutLow;
                             9135 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9136 ; 166  |};
                             9137 ; 167  |
                             9138 ; 168  |union WaitMask{
                             9139 ; 169  |    struct B{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9140 ; 170  |        unsigned int m_bNone     :1;
                             9141 ; 171  |        unsigned int m_bMessage  :1;
                             9142 ; 172  |        unsigned int m_bTimer    :1;
                             9143 ; 173  |        unsigned int m_bButton   :1;
                             9144 ; 174  |    } B;
                             9145 ; 175  |    int I;
                             9146 ; 176  |} ;
                             9147 ; 177  |
                             9148 ; 178  |
                             9149 ; 179  |struct Button {
                             9150 ; 180  |        WORD wButtonEvent;
                             9151 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9152 ; 182  |};
                             9153 ; 183  |
                             9154 ; 184  |struct Message {
                             9155 ; 185  |        WORD wMsgLength;
                             9156 ; 186  |        WORD wMsgCommand;
                             9157 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9158 ; 188  |};
                             9159 ; 189  |
                             9160 ; 190  |union EventTypes {
                             9161 ; 191  |        struct CMessage msg;
                             9162 ; 192  |        struct Button Button ;
                             9163 ; 193  |        struct Message Message;
                             9164 ; 194  |};
                             9165 ; 195  |
                             9166 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9167 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9168 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9169 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9170 ; 200  |
                             9171 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9172 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9173 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9174 ; 204  |
                             9175 ; 205  |#if DEBUG
                             9176 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9177 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9178 ; 208  |#else 
                             9179 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9180 ; 210  |#define DebugBuildAssert(x)    
                             9181 ; 211  |#endif
                             9182 ; 212  |
                             9183 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9184 ; 214  |//  #pragma asm
                             9185 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9186 ; 216  |//  #pragma endasm
                             9187 ; 217  |
                             9188 ; 218  |
                             9189 ; 219  |#ifdef COLOR_262K
                             9190 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9191 ; 221  |#elif defined(COLOR_65K)
                             9192 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9193 ; 223  |#else
                             9194 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9195 ; 225  |#endif
                             9196 ; 226  |    
                             9197 ; 227  |#endif // #ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9198 
                             9200 
                             9201 ; 29   |
                             9202 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                             9203 ; 31   |////   I2C STMP Registers
                             9204 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             9205 ; 33   |
                             9206 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                             9207 ; 35   |
                             9208 ; 36   |
                             9209 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             9210 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             9211 ; 39   |
                             9212 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             9213 ; 41   |
                             9214 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             9215 ; 43   |
                             9216 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             9217 ; 45   |
                             9218 ; 46   |typedef union               /* I2C Clock Divider Register */
                             9219 ; 47   |{
                             9220 ; 48   |    struct {
                             9221 ; 49   |        int                :1; 
                             9222 ; 50   |        unsigned FACT      :8;
                             9223 ; 51   |    } B;
                             9224 ; 52   |    int I;
                             9225 ; 53   |    unsigned U;
                             9226 ; 54   |} i2cdivr_type;
                             9227 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             9228 ; 56   |
                             9229 ; 57   |
                             9230 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             9231 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             9232 ; 60   |
                             9233 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             9234 ; 62   |
                             9235 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             9236 ; 64   |
                             9237 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             9238 ; 66   |
                             9239 ; 67   |typedef union               /* I2C Data Register */
                             9240 ; 68   |{
                             9241 ; 69   |    struct {
                             9242 ; 70   |         unsigned DATA :24; 
                             9243 ; 71   |    } B;
                             9244 ; 72   |    int I;
                             9245 ; 73   |    unsigned U;
                             9246 ; 74   |} i2cdatr_type;
                             9247 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             9248 ; 76   |
                             9249 ; 77   |
                             9250 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             9251 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             9252 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             9253 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             9254 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             9255 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             9256 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             9257 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             9258 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9259 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             9260 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             9261 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             9262 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                             9263 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             9264 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             9265 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             9266 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                             9267 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             9268 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             9269 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             9270 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             9271 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             9272 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             9273 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             9274 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             9275 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             9276 ; 104  |
                             9277 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             9278 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             9279 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             9280 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             9281 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                             9282 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             9283 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             9284 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             9285 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             9286 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             9287 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             9288 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             9289 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             9290 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             9291 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             9292 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             9293 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             9294 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             9295 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             9296 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             9297 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             9298 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             9299 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                             9300 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             9301 ; 129  |
                             9302 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             9303 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                             9304 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             9305 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             9306 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             9307 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                             9308 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             9309 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             9310 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             9311 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             9312 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             9313 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             9314 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             9315 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             9316 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             9317 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             9318 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             9319 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             9320 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9321 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             9322 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             9323 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             9324 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                             9325 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             9326 ; 154  |
                             9327 ; 155  |typedef union               /* I2C Control Register         */
                             9328 ; 156  |{
                             9329 ; 157  |    struct {
                             9330 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             9331 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             9332 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             9333 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             9334 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             9335 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             9336 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             9337 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             9338 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             9339 ; 167  |       unsigned WL     :2; /* Word Length              */
                             9340 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             9341 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             9342 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             9343 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                             9344 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             9345 ; 173  |        int LWORD       :1; /* Last Word                */
                             9346 ; 174  |        int SUBA        :1; /* Sub Address              */
                             9347 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             9348 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             9349 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             9350 ; 178  |    } B;
                             9351 ; 179  |    int I;
                             9352 ; 180  |    unsigned U;
                             9353 ; 181  |} i2ccsr_type;
                             9354 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             9355 ; 183  |
                             9356 ; 184  |#endif
                             9357 
                             9359 
                             9360 ; 24   |#include "regsi2s.h"
                             9361 
                             9363 
                             9364 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             9365 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             9366 ; 3    |// Filename: regsi2s.inc
                             9367 ; 4    |// Description: Register definitions for I2S interface
                             9368 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             9369 ; 6    |// The following naming conventions are followed in this file.
                             9370 ; 7    |// All registers are named using the format...
                             9371 ; 8    |//     HW_<module>_<regname>
                             9372 ; 9    |// where <module> is the module name which can be any of the following...
                             9373 ; 10   |//     USB20
                             9374 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             9375 ; 12   |// module name includes a number starting from 0 for the first instance of
                             9376 ; 13   |// that module)
                             9377 ; 14   |// <regname> is the specific register within that module
                             9378 ; 15   |// We also define the following...
                             9379 ; 16   |//     HW_<module>_<regname>_BITPOS
                             9380 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9381 ; 18   |//     HW_<module>_<regname>_SETMASK
                             9382 ; 19   |// which does something else, and
                             9383 ; 20   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9384 ; 21   |// which does something else.
                             9385 ; 22   |// Other rules
                             9386 ; 23   |//     All caps
                             9387 ; 24   |//     Numeric identifiers start at 0
                             9388 ; 25   |#if !(defined(regsi2sinc))
                             9389 ; 26   |#define regsi2sinc 1
                             9390 ; 27   |
                             9391 ; 28   |#include "types.h"
                             9392 
                             9394 
                             9395 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9396 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9397 ; 3    |//
                             9398 ; 4    |// Filename: types.h
                             9399 ; 5    |// Description: Standard data types
                             9400 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9401 ; 7    |
                             9402 ; 8    |#ifndef _TYPES_H
                             9403 ; 9    |#define _TYPES_H
                             9404 ; 10   |
                             9405 ; 11   |// TODO:  move this outta here!
                             9406 ; 12   |#if !defined(NOERROR)
                             9407 ; 13   |#define NOERROR 0
                             9408 ; 14   |#define SUCCESS 0
                             9409 ; 15   |#endif 
                             9410 ; 16   |#if !defined(SUCCESS)
                             9411 ; 17   |#define SUCCESS  0
                             9412 ; 18   |#endif
                             9413 ; 19   |#if !defined(ERROR)
                             9414 ; 20   |#define ERROR   -1
                             9415 ; 21   |#endif
                             9416 ; 22   |#if !defined(FALSE)
                             9417 ; 23   |#define FALSE 0
                             9418 ; 24   |#endif
                             9419 ; 25   |#if !defined(TRUE)
                             9420 ; 26   |#define TRUE  1
                             9421 ; 27   |#endif
                             9422 ; 28   |
                             9423 ; 29   |#if !defined(NULL)
                             9424 ; 30   |#define NULL 0
                             9425 ; 31   |#endif
                             9426 ; 32   |
                             9427 ; 33   |#define MAX_INT     0x7FFFFF
                             9428 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9429 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9430 ; 36   |#define MAX_ULONG   (-1) 
                             9431 ; 37   |
                             9432 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9433 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9434 ; 40   |
                             9435 ; 41   |
                             9436 ; 42   |#define BYTE    unsigned char       // btVarName
                             9437 ; 43   |#define CHAR    signed char         // cVarName
                             9438 ; 44   |#define USHORT  unsigned short      // usVarName
                             9439 ; 45   |#define SHORT   unsigned short      // sVarName
                             9440 ; 46   |#define WORD    unsigned int        // wVarName
                             9441 ; 47   |#define INT     signed int          // iVarName
                             9442 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9443 ; 49   |#define LONG    signed long         // lVarName
                             9444 ; 50   |#define BOOL    unsigned int        // bVarName
                             9445 ; 51   |#define FRACT   _fract              // frVarName
                             9446 ; 52   |#define LFRACT  long _fract         // lfrVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9447 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9448 ; 54   |#define FLOAT   float               // fVarName
                             9449 ; 55   |#define DBL     double              // dVarName
                             9450 ; 56   |#define ENUM    enum                // eVarName
                             9451 ; 57   |#define CMX     _complex            // cmxVarName
                             9452 ; 58   |typedef WORD UCS3;                   // 
                             9453 ; 59   |
                             9454 ; 60   |#define UINT16  unsigned short
                             9455 ; 61   |#define UINT8   unsigned char   
                             9456 ; 62   |#define UINT32  unsigned long
                             9457 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9458 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9459 ; 65   |#define WCHAR   UINT16
                             9460 ; 66   |
                             9461 ; 67   |//UINT128 is 16 bytes or 6 words
                             9462 ; 68   |typedef struct UINT128_3500 {   
                             9463 ; 69   |    int val[6];     
                             9464 ; 70   |} UINT128_3500;
                             9465 ; 71   |
                             9466 ; 72   |#define UINT128   UINT128_3500
                             9467 ; 73   |
                             9468 ; 74   |// Little endian word packed byte strings:   
                             9469 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9470 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9471 ; 77   |// Little endian word packed byte strings:   
                             9472 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9473 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9474 ; 80   |
                             9475 ; 81   |// Declare Memory Spaces To Use When Coding
                             9476 ; 82   |// A. Sector Buffers
                             9477 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9478 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9479 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9480 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9481 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9482 ; 88   |// B. Media DDI Memory
                             9483 ; 89   |#define MEDIA_DDI_MEM _Y
                             9484 ; 90   |
                             9485 ; 91   |
                             9486 ; 92   |
                             9487 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9488 ; 94   |// Examples of circular pointers:
                             9489 ; 95   |//    INT CIRC cpiVarName
                             9490 ; 96   |//    DWORD CIRC cpdwVarName
                             9491 ; 97   |
                             9492 ; 98   |#define RETCODE INT                 // rcVarName
                             9493 ; 99   |
                             9494 ; 100  |// generic bitfield structure
                             9495 ; 101  |struct Bitfield {
                             9496 ; 102  |    unsigned int B0  :1;
                             9497 ; 103  |    unsigned int B1  :1;
                             9498 ; 104  |    unsigned int B2  :1;
                             9499 ; 105  |    unsigned int B3  :1;
                             9500 ; 106  |    unsigned int B4  :1;
                             9501 ; 107  |    unsigned int B5  :1;
                             9502 ; 108  |    unsigned int B6  :1;
                             9503 ; 109  |    unsigned int B7  :1;
                             9504 ; 110  |    unsigned int B8  :1;
                             9505 ; 111  |    unsigned int B9  :1;
                             9506 ; 112  |    unsigned int B10 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9507 ; 113  |    unsigned int B11 :1;
                             9508 ; 114  |    unsigned int B12 :1;
                             9509 ; 115  |    unsigned int B13 :1;
                             9510 ; 116  |    unsigned int B14 :1;
                             9511 ; 117  |    unsigned int B15 :1;
                             9512 ; 118  |    unsigned int B16 :1;
                             9513 ; 119  |    unsigned int B17 :1;
                             9514 ; 120  |    unsigned int B18 :1;
                             9515 ; 121  |    unsigned int B19 :1;
                             9516 ; 122  |    unsigned int B20 :1;
                             9517 ; 123  |    unsigned int B21 :1;
                             9518 ; 124  |    unsigned int B22 :1;
                             9519 ; 125  |    unsigned int B23 :1;
                             9520 ; 126  |};
                             9521 ; 127  |
                             9522 ; 128  |union BitInt {
                             9523 ; 129  |        struct Bitfield B;
                             9524 ; 130  |        int        I;
                             9525 ; 131  |};
                             9526 ; 132  |
                             9527 ; 133  |#define MAX_MSG_LENGTH 10
                             9528 ; 134  |struct CMessage
                             9529 ; 135  |{
                             9530 ; 136  |        unsigned int m_uLength;
                             9531 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9532 ; 138  |};
                             9533 ; 139  |
                             9534 ; 140  |typedef struct {
                             9535 ; 141  |    WORD m_wLength;
                             9536 ; 142  |    WORD m_wMessage;
                             9537 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9538 ; 144  |} Message;
                             9539 ; 145  |
                             9540 ; 146  |struct MessageQueueDescriptor
                             9541 ; 147  |{
                             9542 ; 148  |        int *m_pBase;
                             9543 ; 149  |        int m_iModulo;
                             9544 ; 150  |        int m_iSize;
                             9545 ; 151  |        int *m_pHead;
                             9546 ; 152  |        int *m_pTail;
                             9547 ; 153  |};
                             9548 ; 154  |
                             9549 ; 155  |struct ModuleEntry
                             9550 ; 156  |{
                             9551 ; 157  |    int m_iSignaledEventMask;
                             9552 ; 158  |    int m_iWaitEventMask;
                             9553 ; 159  |    int m_iResourceOfCode;
                             9554 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9555 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9556 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9557 ; 163  |    int m_uTimeOutHigh;
                             9558 ; 164  |    int m_uTimeOutLow;
                             9559 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9560 ; 166  |};
                             9561 ; 167  |
                             9562 ; 168  |union WaitMask{
                             9563 ; 169  |    struct B{
                             9564 ; 170  |        unsigned int m_bNone     :1;
                             9565 ; 171  |        unsigned int m_bMessage  :1;
                             9566 ; 172  |        unsigned int m_bTimer    :1;
                             9567 ; 173  |        unsigned int m_bButton   :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9568 ; 174  |    } B;
                             9569 ; 175  |    int I;
                             9570 ; 176  |} ;
                             9571 ; 177  |
                             9572 ; 178  |
                             9573 ; 179  |struct Button {
                             9574 ; 180  |        WORD wButtonEvent;
                             9575 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9576 ; 182  |};
                             9577 ; 183  |
                             9578 ; 184  |struct Message {
                             9579 ; 185  |        WORD wMsgLength;
                             9580 ; 186  |        WORD wMsgCommand;
                             9581 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9582 ; 188  |};
                             9583 ; 189  |
                             9584 ; 190  |union EventTypes {
                             9585 ; 191  |        struct CMessage msg;
                             9586 ; 192  |        struct Button Button ;
                             9587 ; 193  |        struct Message Message;
                             9588 ; 194  |};
                             9589 ; 195  |
                             9590 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9591 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9592 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9593 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9594 ; 200  |
                             9595 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9596 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9597 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9598 ; 204  |
                             9599 ; 205  |#if DEBUG
                             9600 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9601 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9602 ; 208  |#else 
                             9603 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9604 ; 210  |#define DebugBuildAssert(x)    
                             9605 ; 211  |#endif
                             9606 ; 212  |
                             9607 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9608 ; 214  |//  #pragma asm
                             9609 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9610 ; 216  |//  #pragma endasm
                             9611 ; 217  |
                             9612 ; 218  |
                             9613 ; 219  |#ifdef COLOR_262K
                             9614 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9615 ; 221  |#elif defined(COLOR_65K)
                             9616 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9617 ; 223  |#else
                             9618 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9619 ; 225  |#endif
                             9620 ; 226  |    
                             9621 ; 227  |#endif // #ifndef _TYPES_H
                             9622 
                             9624 
                             9625 ; 29   |
                             9626 ; 30   |///////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9627 ; 31   |////  I2S Registers (SAI)
                             9628 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             9629 ; 33   |
                             9630 ; 34   |
                             9631 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             9632 ; 36   |
                             9633 ; 37   |
                             9634 ; 38   |
                             9635 ; 39   |
                             9636 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             9637 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             9638 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             9639 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             9640 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             9641 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             9642 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             9643 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             9644 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             9645 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             9646 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             9647 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             9648 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             9649 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                             9650 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             9651 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             9652 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             9653 ; 57   |
                             9654 ; 58   |
                             9655 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             9656 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             9657 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             9658 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             9659 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             9660 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             9661 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             9662 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             9663 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             9664 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             9665 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             9666 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             9667 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                             9668 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             9669 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             9670 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             9671 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                             9672 ; 76   |
                             9673 ; 77   |
                             9674 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             9675 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             9676 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             9677 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             9678 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             9679 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             9680 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             9681 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             9682 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             9683 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             9684 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             9685 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             9686 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9687 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             9688 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             9689 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                             9690 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             9691 ; 95   |
                             9692 ; 96   |
                             9693 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             9694 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             9695 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             9696 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             9697 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             9698 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             9699 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             9700 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             9701 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             9702 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             9703 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             9704 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             9705 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             9706 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             9707 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                             9708 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             9709 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             9710 ; 114  |
                             9711 ; 115  |typedef union
                             9712 ; 116  |{
                             9713 ; 117  |    struct {
                             9714 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             9715 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             9716 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             9717 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             9718 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             9719 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             9720 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             9721 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             9722 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             9723 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             9724 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                             9725 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             9726 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             9727 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             9728 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                             9729 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             9730 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                             9731 ; 135  |    } B;
                             9732 ; 136  |    int I;
                             9733 ; 137  |    unsigned U;
                             9734 ; 138  |} saircsr_type;
                             9735 ; 139  |
                             9736 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             9737 ; 141  |
                             9738 ; 142  |typedef union
                             9739 ; 143  |{
                             9740 ; 144  |    struct {
                             9741 ; 145  |        unsigned SAI :24;
                             9742 ; 146  |    } B;
                             9743 ; 147  |    int I;
                             9744 ; 148  |    unsigned U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9745 ; 149  |} saixr_type;
                             9746 ; 150  |
                             9747 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                             9748 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             9749 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                             9750 ; 154  |
                             9751 ; 155  |
                             9752 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             9753 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             9754 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             9755 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             9756 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             9757 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             9758 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             9759 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             9760 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             9761 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             9762 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             9763 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             9764 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                             9765 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             9766 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             9767 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             9768 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             9769 ; 173  |
                             9770 ; 174  |
                             9771 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             9772 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             9773 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             9774 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             9775 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             9776 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             9777 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             9778 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             9779 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             9780 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             9781 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             9782 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                             9783 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             9784 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             9785 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             9786 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                             9787 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             9788 ; 192  |
                             9789 ; 193  |
                             9790 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             9791 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             9792 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             9793 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             9794 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             9795 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             9796 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             9797 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             9798 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             9799 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             9800 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             9801 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9802 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             9803 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             9804 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                             9805 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             9806 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             9807 ; 211  |
                             9808 ; 212  |
                             9809 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             9810 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             9811 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             9812 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             9813 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             9814 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             9815 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             9816 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             9817 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             9818 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             9819 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             9820 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             9821 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             9822 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                             9823 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             9824 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             9825 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             9826 ; 230  |
                             9827 ; 231  |
                             9828 ; 232  |typedef union
                             9829 ; 233  |{
                             9830 ; 234  |    struct {
                             9831 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             9832 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             9833 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             9834 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             9835 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             9836 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             9837 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             9838 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             9839 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                             9840 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             9841 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             9842 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                             9843 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             9844 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                             9845 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             9846 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             9847 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             9848 ; 252  |    } B;
                             9849 ; 253  |    int I;
                             9850 ; 254  |    unsigned U;
                             9851 ; 255  |} saitcsr_type;
                             9852 ; 256  |
                             9853 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             9854 ; 258  |
                             9855 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9856 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             9857 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             9858 ; 262  |
                             9859 ; 263  |#endif
                             9860 
                             9862 
                             9863 ; 25   |#include "regsicoll.h"
                             9864 
                             9866 
                             9867 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             9868 ; 2    |#define __REGS_ICOLL_INC 1
                             9869 ; 3    |
                             9870 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             9871 ; 5    |//  Interrupt Collector Registers
                             9872 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             9873 ; 7    |
                             9874 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             9875 ; 9    |
                             9876 ; 10   |
                             9877 ; 11   |
                             9878 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             9879 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             9880 ; 14   |
                             9881 ; 15   |typedef union
                             9882 ; 16   |{
                             9883 ; 17   |    struct {
                             9884 ; 18   |        int SEN0        :1;
                             9885 ; 19   |        int SEN1        :1;
                             9886 ; 20   |        int SEN2        :1;
                             9887 ; 21   |        int SEN3        :1;
                             9888 ; 22   |        int SEN4        :1;
                             9889 ; 23   |        int SEN5        :1;
                             9890 ; 24   |        int SEN6        :1;
                             9891 ; 25   |        int SEN7        :1;
                             9892 ; 26   |        int SEN8        :1;
                             9893 ; 27   |        int SEN9        :1;
                             9894 ; 28   |        int SEN10       :1;
                             9895 ; 29   |        int SEN11       :1;
                             9896 ; 30   |        int SEN12       :1;
                             9897 ; 31   |        int SEN13       :1;
                             9898 ; 32   |        int SEN14       :1;
                             9899 ; 33   |        int SEN15       :1;
                             9900 ; 34   |        int SEN16       :1;
                             9901 ; 35   |        int SEN17       :1;
                             9902 ; 36   |        int SEN18       :1;
                             9903 ; 37   |        int SEN19       :1;
                             9904 ; 38   |        int SEN20       :1;
                             9905 ; 39   |        int SEN21       :1;
                             9906 ; 40   |        int SEN22       :1;
                             9907 ; 41   |        int SEN23       :1;
                             9908 ; 42   |    } B;
                             9909 ; 43   |    int I;
                             9910 ; 44   |} iclenable0_type;
                             9911 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             9912 ; 46   |
                             9913 ; 47   |
                             9914 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             9915 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             9916 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9917 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             9918 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             9919 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             9920 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             9921 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                             9922 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             9923 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             9924 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             9925 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             9926 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                             9927 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             9928 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             9929 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             9930 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             9931 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             9932 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             9933 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             9934 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             9935 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             9936 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             9937 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             9938 ; 72   |
                             9939 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             9940 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             9941 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                             9942 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             9943 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             9944 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             9945 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             9946 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             9947 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             9948 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             9949 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             9950 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             9951 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             9952 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             9953 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             9954 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             9955 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             9956 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             9957 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             9958 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             9959 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                             9960 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             9961 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             9962 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             9963 ; 97   |
                             9964 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             9965 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                             9966 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             9967 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             9968 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             9969 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             9970 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             9971 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             9972 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             9973 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             9974 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             9975 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             9976 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             9977 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             9978 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9979 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             9980 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             9981 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             9982 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             9983 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                             9984 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             9985 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             9986 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             9987 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             9988 ; 122  |
                             9989 ; 123  |
                             9990 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             9991 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             9992 ; 126  |typedef union
                             9993 ; 127  |{
                             9994 ; 128  |    struct {
                             9995 ; 129  |        
                             9996 ; 130  |        int SEN24       :1;
                             9997 ; 131  |        int SEN25       :1;
                             9998 ; 132  |        int SEN26       :1;
                             9999 ; 133  |        int SEN27       :1;
                            10000 ; 134  |        int SEN28       :1;
                            10001 ; 135  |        int SEN29       :1;
                            10002 ; 136  |        int SEN30       :1;
                            10003 ; 137  |        int SEN31       :1;
                            10004 ; 138  |        int SEN32       :1;
                            10005 ; 139  |        int SEN33       :1;
                            10006 ; 140  |    } B;
                            10007 ; 141  |    int I;
                            10008 ; 142  |} iclenable1_type;
                            10009 ; 143  |
                            10010 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            10011 ; 145  |
                            10012 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            10013 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            10014 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            10015 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            10016 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            10017 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            10018 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            10019 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            10020 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            10021 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            10022 ; 156  |
                            10023 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            10024 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            10025 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            10026 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            10027 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            10028 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            10029 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            10030 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            10031 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            10032 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            10033 ; 167  |
                            10034 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            10035 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            10036 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            10037 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            10038 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            10039 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10040 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            10041 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            10042 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            10043 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            10044 ; 178  |
                            10045 ; 179  |
                            10046 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            10047 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            10048 ; 182  |typedef union
                            10049 ; 183  |{
                            10050 ; 184  |    struct {
                            10051 ; 185  |        int SST0        :1;
                            10052 ; 186  |        int SST1        :1;
                            10053 ; 187  |        int SST2        :1;
                            10054 ; 188  |        int SST3        :1;
                            10055 ; 189  |        int SST4        :1;
                            10056 ; 190  |        int SST5        :1;
                            10057 ; 191  |        int SST6        :1;
                            10058 ; 192  |        int SST7        :1;
                            10059 ; 193  |        int SST8        :1;
                            10060 ; 194  |        int SST9        :1;
                            10061 ; 195  |        int SST10       :1;
                            10062 ; 196  |        int SST11       :1;
                            10063 ; 197  |        int SST12       :1;
                            10064 ; 198  |        int SST13       :1;
                            10065 ; 199  |        int SST14       :1;
                            10066 ; 200  |        int SST15       :1;
                            10067 ; 201  |        int SST16       :1;
                            10068 ; 202  |        int SST17       :1;
                            10069 ; 203  |        int SST18       :1;
                            10070 ; 204  |        int SST19       :1;
                            10071 ; 205  |        int SST20       :1;
                            10072 ; 206  |        int SST21       :1;
                            10073 ; 207  |        int SST22       :1;
                            10074 ; 208  |        int SST23       :1;
                            10075 ; 209  |    } B;
                            10076 ; 210  |    int I;
                            10077 ; 211  |} iclstatus0_type;
                            10078 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            10079 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            10080 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            10081 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            10082 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            10083 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            10084 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            10085 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            10086 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            10087 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            10088 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            10089 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            10090 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            10091 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            10092 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            10093 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            10094 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            10095 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            10096 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            10097 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            10098 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            10099 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            10100 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10101 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            10102 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            10103 ; 237  |
                            10104 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            10105 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            10106 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            10107 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                            10108 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            10109 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            10110 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            10111 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            10112 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            10113 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            10114 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            10115 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            10116 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            10117 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            10118 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            10119 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            10120 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            10121 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            10122 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            10123 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            10124 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            10125 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            10126 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            10127 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            10128 ; 262  |
                            10129 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            10130 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            10131 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            10132 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            10133 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            10134 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            10135 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            10136 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            10137 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            10138 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            10139 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            10140 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            10141 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            10142 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            10143 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            10144 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            10145 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            10146 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            10147 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            10148 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            10149 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            10150 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            10151 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            10152 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            10153 ; 287  |
                            10154 ; 288  |
                            10155 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            10156 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            10157 ; 291  |typedef union
                            10158 ; 292  |{
                            10159 ; 293  |    struct {
                            10160 ; 294  |        int SST24       :1;
                            10161 ; 295  |        int SST25       :1;
                            10162 ; 296  |        int SST26       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10163 ; 297  |        int SST27       :1;
                            10164 ; 298  |        int SST28       :1;
                            10165 ; 299  |        int SST29       :1;
                            10166 ; 300  |        int SST30       :1;
                            10167 ; 301  |        int SST31       :1;
                            10168 ; 302  |        int SST32       :1;
                            10169 ; 303  |        int SST33       :1;
                            10170 ; 304  |    } B;
                            10171 ; 305  |    int I;
                            10172 ; 306  |} iclstatus1_type;
                            10173 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            10174 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            10175 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            10176 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            10177 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            10178 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            10179 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            10180 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            10181 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            10182 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            10183 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            10184 ; 318  |
                            10185 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            10186 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            10187 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            10188 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            10189 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            10190 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            10191 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            10192 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            10193 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            10194 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            10195 ; 329  |
                            10196 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            10197 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            10198 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            10199 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            10200 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            10201 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            10202 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            10203 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            10204 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            10205 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            10206 ; 340  |
                            10207 ; 341  |
                            10208 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            10209 ; 343  |//  Interrupt Collector Priority Defs
                            10210 ; 344  |typedef union
                            10211 ; 345  |{
                            10212 ; 346  |    struct {
                            10213 ; 347  |        unsigned S0P    :3;
                            10214 ; 348  |        unsigned S1P    :3;
                            10215 ; 349  |        unsigned S2P    :3;
                            10216 ; 350  |        unsigned S3P    :3;
                            10217 ; 351  |        unsigned S4P    :3;
                            10218 ; 352  |        unsigned S5P    :3;
                            10219 ; 353  |        unsigned S6P    :3;
                            10220 ; 354  |        unsigned S7P    :3;
                            10221 ; 355  |    } B;
                            10222 ; 356  |    int I;
                            10223 ; 357  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10224 ; 358  |} iclprior0_type;
                            10225 ; 359  |
                            10226 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            10227 ; 361  |
                            10228 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            10229 ; 363  |#define HW_ICLPRIORR_SP_1 1
                            10230 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            10231 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            10232 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            10233 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            10234 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            10235 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            10236 ; 370  |
                            10237 ; 371  |
                            10238 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            10239 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            10240 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            10241 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            10242 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            10243 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            10244 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            10245 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            10246 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            10247 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            10248 ; 382  |
                            10249 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            10250 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            10251 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            10252 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            10253 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            10254 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            10255 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            10256 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            10257 ; 391  |
                            10258 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            10259 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            10260 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            10261 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            10262 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            10263 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            10264 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            10265 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            10266 ; 400  |
                            10267 ; 401  |
                            10268 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            10269 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            10270 ; 404  |typedef union
                            10271 ; 405  |{
                            10272 ; 406  |    struct {
                            10273 ; 407  |        unsigned S8P    :3;
                            10274 ; 408  |        unsigned S9P    :3;
                            10275 ; 409  |        unsigned S10P   :3;
                            10276 ; 410  |        unsigned S11P   :3;
                            10277 ; 411  |        unsigned S12P   :3;
                            10278 ; 412  |        unsigned S13P   :3;
                            10279 ; 413  |        unsigned S14P   :3;
                            10280 ; 414  |        unsigned S15P   :3;
                            10281 ; 415  |    } B;
                            10282 ; 416  |    int I;
                            10283 ; 417  |} iclprior1_type;
                            10284 ; 418  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10285 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            10286 ; 420  |
                            10287 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            10288 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            10289 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            10290 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                            10291 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            10292 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            10293 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            10294 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            10295 ; 429  |
                            10296 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            10297 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            10298 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            10299 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            10300 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            10301 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            10302 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            10303 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            10304 ; 438  |
                            10305 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            10306 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            10307 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            10308 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            10309 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            10310 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            10311 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            10312 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            10313 ; 447  |
                            10314 ; 448  |
                            10315 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            10316 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            10317 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            10318 ; 452  |{
                            10319 ; 453  |    struct {
                            10320 ; 454  |        unsigned S16P   :3;
                            10321 ; 455  |        unsigned S17P   :3;
                            10322 ; 456  |        unsigned S18P   :3;
                            10323 ; 457  |        unsigned S19P   :3;
                            10324 ; 458  |        unsigned S20P   :3;
                            10325 ; 459  |        unsigned S21P   :3;
                            10326 ; 460  |        unsigned S22P   :3;
                            10327 ; 461  |        unsigned S23P   :3;
                            10328 ; 462  |    } B;
                            10329 ; 463  |    int I;
                            10330 ; 464  |} iclprior2_type;
                            10331 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            10332 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            10333 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            10334 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            10335 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            10336 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            10337 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            10338 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            10339 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            10340 ; 474  |
                            10341 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            10342 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            10343 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            10344 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10345 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            10346 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            10347 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            10348 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            10349 ; 483  |
                            10350 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            10351 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                            10352 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            10353 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            10354 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            10355 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            10356 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            10357 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            10358 ; 492  |
                            10359 ; 493  |
                            10360 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            10361 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            10362 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            10363 ; 497  |{
                            10364 ; 498  |    struct {
                            10365 ; 499  |        unsigned S24P   :3;
                            10366 ; 500  |        unsigned S25P   :3;
                            10367 ; 501  |        unsigned S26P   :3;
                            10368 ; 502  |        unsigned S27P   :3;
                            10369 ; 503  |        unsigned S28P   :3;
                            10370 ; 504  |        unsigned S29P   :3;
                            10371 ; 505  |        unsigned S30P   :3;
                            10372 ; 506  |        unsigned S31P   :3;
                            10373 ; 507  |    } B;
                            10374 ; 508  |    int I;
                            10375 ; 509  |} iclprior3_type;
                            10376 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            10377 ; 511  |
                            10378 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            10379 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            10380 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            10381 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            10382 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            10383 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            10384 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            10385 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            10386 ; 520  |
                            10387 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            10388 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            10389 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            10390 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            10391 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            10392 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            10393 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            10394 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            10395 ; 529  |
                            10396 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            10397 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            10398 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            10399 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            10400 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            10401 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            10402 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            10403 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            10404 ; 538  |
                            10405 ; 539  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10406 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            10407 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            10408 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            10409 ; 543  |{
                            10410 ; 544  |    struct {
                            10411 ; 545  |        unsigned S32P   :3;
                            10412 ; 546  |        unsigned S33P   :3;
                            10413 ; 547  |    } B;
                            10414 ; 548  |    int I;
                            10415 ; 549  |} iclprior4_type;
                            10416 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            10417 ; 551  |
                            10418 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            10419 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            10420 ; 554  |
                            10421 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            10422 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            10423 ; 557  |
                            10424 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            10425 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            10426 ; 560  |
                            10427 ; 561  |
                            10428 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            10429 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            10430 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            10431 ; 565  |{
                            10432 ; 566  |    struct {
                            10433 ; 567  |        unsigned S0S    :2;
                            10434 ; 568  |        unsigned S1S    :2;
                            10435 ; 569  |        unsigned S2S    :2;
                            10436 ; 570  |        unsigned S3S    :2;
                            10437 ; 571  |        unsigned S4S    :2;
                            10438 ; 572  |        unsigned S5S    :2;
                            10439 ; 573  |        unsigned S6S    :2;
                            10440 ; 574  |        unsigned S7S    :2;
                            10441 ; 575  |        unsigned S8S    :2;
                            10442 ; 576  |        unsigned S9S    :2;
                            10443 ; 577  |        unsigned S10S   :2;
                            10444 ; 578  |        unsigned S11S   :2;
                            10445 ; 579  |    } B;
                            10446 ; 580  |    int I;
                            10447 ; 581  |} iclsteer0_type;
                            10448 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            10449 ; 583  |
                            10450 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            10451 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            10452 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            10453 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            10454 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            10455 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            10456 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            10457 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            10458 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            10459 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            10460 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            10461 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            10462 ; 596  |
                            10463 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            10464 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            10465 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10466 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            10467 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            10468 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            10469 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            10470 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            10471 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            10472 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                            10473 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            10474 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            10475 ; 609  |
                            10476 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            10477 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            10478 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            10479 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            10480 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            10481 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            10482 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            10483 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            10484 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            10485 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            10486 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            10487 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            10488 ; 622  |
                            10489 ; 623  |
                            10490 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            10491 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            10492 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            10493 ; 627  |{
                            10494 ; 628  |    struct {
                            10495 ; 629  |        unsigned S12S   :2;
                            10496 ; 630  |        unsigned S13S   :2;
                            10497 ; 631  |        unsigned S14S   :2;
                            10498 ; 632  |        unsigned S15S   :2;
                            10499 ; 633  |        unsigned S16S   :2;
                            10500 ; 634  |        unsigned S17S   :2;
                            10501 ; 635  |        unsigned S18S   :2;
                            10502 ; 636  |        unsigned S19S   :2;
                            10503 ; 637  |        unsigned S20S   :2;
                            10504 ; 638  |        unsigned S21S   :2;
                            10505 ; 639  |        unsigned S22S   :2;
                            10506 ; 640  |        unsigned S23S   :2;
                            10507 ; 641  |    } B;
                            10508 ; 642  |    int I;
                            10509 ; 643  |} iclsteer1_type;
                            10510 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            10511 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            10512 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            10513 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            10514 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            10515 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            10516 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            10517 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            10518 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            10519 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            10520 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            10521 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            10522 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            10523 ; 657  |
                            10524 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            10525 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            10526 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10527 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            10528 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            10529 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            10530 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            10531 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            10532 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            10533 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                            10534 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            10535 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            10536 ; 670  |
                            10537 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            10538 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            10539 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            10540 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            10541 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            10542 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            10543 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            10544 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            10545 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            10546 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            10547 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            10548 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            10549 ; 683  |
                            10550 ; 684  |
                            10551 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            10552 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            10553 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            10554 ; 688  |{
                            10555 ; 689  |    struct {
                            10556 ; 690  |        unsigned S24S   :2;
                            10557 ; 691  |        unsigned S25S   :2;
                            10558 ; 692  |        unsigned S26S   :2;
                            10559 ; 693  |        unsigned S27S   :2;
                            10560 ; 694  |        unsigned S28S   :2;
                            10561 ; 695  |        unsigned S29S   :2;
                            10562 ; 696  |        unsigned S30S   :2;
                            10563 ; 697  |        unsigned S31S   :2;
                            10564 ; 698  |        unsigned S32S   :2;
                            10565 ; 699  |        unsigned S33S   :2;
                            10566 ; 700  |    } B;
                            10567 ; 701  |    int I;
                            10568 ; 702  |} iclsteer2_type;
                            10569 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            10570 ; 704  |
                            10571 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            10572 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            10573 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            10574 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            10575 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            10576 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            10577 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            10578 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            10579 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            10580 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            10581 ; 715  |
                            10582 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            10583 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            10584 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            10585 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            10586 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            10587 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10588 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            10589 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            10590 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            10591 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            10592 ; 726  |
                            10593 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            10594 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                            10595 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            10596 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            10597 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            10598 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            10599 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            10600 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            10601 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            10602 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            10603 ; 737  |
                            10604 ; 738  |
                            10605 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            10606 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            10607 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            10608 ; 742  |{
                            10609 ; 743  |    struct {
                            10610 ; 744  |        int S0FV        :1;
                            10611 ; 745  |        int S1FV        :1;
                            10612 ; 746  |        int S2FV        :1;
                            10613 ; 747  |        int S3FV        :1;
                            10614 ; 748  |        int S4FV        :1;
                            10615 ; 749  |        int S5FV        :1;
                            10616 ; 750  |        int S6FV        :1;
                            10617 ; 751  |        int S7FV        :1;
                            10618 ; 752  |        int S8FV        :1;
                            10619 ; 753  |        int S9FV        :1;
                            10620 ; 754  |        int S10FV       :1;
                            10621 ; 755  |        int S11FV       :1;
                            10622 ; 756  |        int S12FV       :1;
                            10623 ; 757  |        int S13FV       :1;
                            10624 ; 758  |        int S14FV       :1;
                            10625 ; 759  |        int S15FV       :1;
                            10626 ; 760  |        int S16FV       :1;
                            10627 ; 761  |        int S17FV       :1;
                            10628 ; 762  |        int S18FV       :1;
                            10629 ; 763  |        int S19FV       :1;
                            10630 ; 764  |        int S20FV       :1;
                            10631 ; 765  |        int S21FV       :1;
                            10632 ; 766  |        int S22FV       :1;
                            10633 ; 767  |        int S23FV       :1;
                            10634 ; 768  |    } B;
                            10635 ; 769  |    int I;
                            10636 ; 770  |} iclforce0_type;
                            10637 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            10638 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            10639 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            10640 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            10641 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            10642 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            10643 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            10644 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            10645 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            10646 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            10647 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            10648 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10649 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            10650 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            10651 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            10652 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            10653 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            10654 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            10655 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                            10656 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            10657 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            10658 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            10659 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            10660 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            10661 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            10662 ; 796  |
                            10663 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            10664 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            10665 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            10666 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            10667 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            10668 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            10669 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            10670 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            10671 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            10672 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            10673 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            10674 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            10675 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            10676 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            10677 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            10678 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            10679 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            10680 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            10681 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            10682 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            10683 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            10684 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            10685 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            10686 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            10687 ; 821  |
                            10688 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            10689 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            10690 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            10691 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            10692 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            10693 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            10694 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            10695 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            10696 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            10697 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            10698 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            10699 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            10700 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            10701 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            10702 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            10703 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            10704 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            10705 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            10706 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            10707 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            10708 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            10709 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            10710 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10711 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            10712 ; 846  |
                            10713 ; 847  |
                            10714 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            10715 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            10716 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            10717 ; 851  |{
                            10718 ; 852  |    struct {
                            10719 ; 853  |        int S24FV       :1;
                            10720 ; 854  |        int S25FV       :1;
                            10721 ; 855  |        int S26FV       :1;
                            10722 ; 856  |        int S27FV       :1;
                            10723 ; 857  |        int S28FV       :1;
                            10724 ; 858  |        int S29FV       :1;
                            10725 ; 859  |        int S30FV       :1;
                            10726 ; 860  |        int S31FV       :1;
                            10727 ; 861  |        int S32FV       :1;
                            10728 ; 862  |        int S33FV       :1;
                            10729 ; 863  |    } B;
                            10730 ; 864  |    int I;
                            10731 ; 865  |} iclforce1_type;
                            10732 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            10733 ; 867  |
                            10734 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            10735 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            10736 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            10737 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            10738 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            10739 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            10740 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            10741 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            10742 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            10743 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            10744 ; 878  |
                            10745 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            10746 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            10747 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            10748 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            10749 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            10750 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            10751 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            10752 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            10753 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            10754 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            10755 ; 889  |
                            10756 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            10757 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            10758 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            10759 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            10760 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            10761 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            10762 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            10763 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            10764 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            10765 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            10766 ; 900  |
                            10767 ; 901  |
                            10768 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            10769 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            10770 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            10771 ; 905  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10772 ; 906  |    struct {
                            10773 ; 907  |        int S0FE        :1;
                            10774 ; 908  |        int S1FE        :1;
                            10775 ; 909  |        int S2FE        :1;
                            10776 ; 910  |        int S3FE        :1;
                            10777 ; 911  |        int S4FE        :1;
                            10778 ; 912  |        int S5FE        :1;
                            10779 ; 913  |        int S6FE        :1;
                            10780 ; 914  |        int S7FE        :1;
                            10781 ; 915  |        int S8FE        :1;
                            10782 ; 916  |        int S9FE        :1;
                            10783 ; 917  |        int S10FE       :1;
                            10784 ; 918  |        int S11FE       :1;
                            10785 ; 919  |        int S12FE       :1;
                            10786 ; 920  |        int S13FE       :1;
                            10787 ; 921  |        int S14FE       :1;
                            10788 ; 922  |        int S15FE       :1;
                            10789 ; 923  |        int S16FE       :1;
                            10790 ; 924  |        int S17FE       :1;
                            10791 ; 925  |        int S18FE       :1;
                            10792 ; 926  |        int S19FE       :1;
                            10793 ; 927  |        int S20FE       :1;
                            10794 ; 928  |        int S21FE       :1;
                            10795 ; 929  |        int S22FE       :1;
                            10796 ; 930  |        int S23FE       :1;
                            10797 ; 931  |    } B;
                            10798 ; 932  |    int I;
                            10799 ; 933  |} iclfenable0_type;
                            10800 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            10801 ; 935  |
                            10802 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            10803 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            10804 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            10805 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            10806 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            10807 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            10808 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            10809 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            10810 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            10811 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            10812 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            10813 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            10814 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            10815 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            10816 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            10817 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            10818 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            10819 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            10820 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            10821 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            10822 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            10823 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            10824 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            10825 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            10826 ; 960  |
                            10827 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            10828 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            10829 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            10830 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            10831 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            10832 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10833 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            10834 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            10835 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            10836 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            10837 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            10838 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            10839 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                            10840 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            10841 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            10842 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            10843 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            10844 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            10845 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            10846 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            10847 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            10848 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            10849 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            10850 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            10851 ; 985  |
                            10852 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            10853 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            10854 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            10855 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            10856 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            10857 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            10858 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            10859 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            10860 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            10861 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            10862 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            10863 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            10864 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            10865 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            10866 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            10867 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            10868 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            10869 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            10870 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            10871 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            10872 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            10873 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            10874 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            10875 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            10876 ; 1010 |
                            10877 ; 1011 |
                            10878 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            10879 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            10880 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            10881 ; 1015 |{
                            10882 ; 1016 |    struct {
                            10883 ; 1017 |        int S24FE       :1;
                            10884 ; 1018 |        int S25FE       :1;
                            10885 ; 1019 |        int S26FE       :1;
                            10886 ; 1020 |        int S27FE       :1;
                            10887 ; 1021 |        int S28FE       :1;
                            10888 ; 1022 |        int S29FE       :1;
                            10889 ; 1023 |        int S30FE       :1;
                            10890 ; 1024 |        int S31FE       :1;
                            10891 ; 1025 |        int S32FE       :1;
                            10892 ; 1026 |        int S33FE       :1;
                            10893 ; 1027 |    } B;
                            10894 ; 1028 |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10895 ; 1029 |} iclfenable1_type;
                            10896 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            10897 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            10898 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            10899 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            10900 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                            10901 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            10902 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            10903 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            10904 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            10905 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            10906 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            10907 ; 1041 |
                            10908 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            10909 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            10910 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            10911 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            10912 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            10913 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            10914 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            10915 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            10916 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            10917 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            10918 ; 1052 |
                            10919 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            10920 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            10921 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            10922 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            10923 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            10924 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            10925 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            10926 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            10927 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            10928 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            10929 ; 1063 |
                            10930 ; 1064 |
                            10931 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            10932 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            10933 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            10934 ; 1068 |{
                            10935 ; 1069 |    struct {
                            10936 ; 1070 |        unsigned RQ     :7;
                            10937 ; 1071 |        unsigned IVA    :7;
                            10938 ; 1072 |        unsigned IVB    :7;
                            10939 ; 1073 |    } B;
                            10940 ; 1074 |    int I;
                            10941 ; 1075 |} iclobsvz0_type;
                            10942 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            10943 ; 1077 |
                            10944 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            10945 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            10946 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            10947 ; 1081 |
                            10948 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            10949 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            10950 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            10951 ; 1085 |
                            10952 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            10953 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            10954 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10955 ; 1089 |
                            10956 ; 1090 |
                            10957 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            10958 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            10959 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            10960 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            10961 ; 1095 |
                            10962 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            10963 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            10964 ; 1098 |
                            10965 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            10966 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            10967 ; 1101 |
                            10968 ; 1102 |
                            10969 ; 1103 |
                            10970 ; 1104 |
                            10971 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            10972 ; 1106 |//  Interrupt Vectors
                            10973 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            10974 ; 1108 |// Reset Vector
                            10975 ; 1109 |#define HW_IVECRESET 0x0000           
                            10976 ; 1110 |// Stack Error
                            10977 ; 1111 |#define HW_IVECSTERR 0x0002           
                            10978 ; 1112 |// Trace
                            10979 ; 1113 |#define HW_IVECTRAC 0x0004           
                            10980 ; 1114 |// SWI
                            10981 ; 1115 |#define HW_IVECSWI 0x0006           
                            10982 ; 1116 |// ~IRQA
                            10983 ; 1117 |#define HW_IVECIRQA 0x0008           
                            10984 ; 1118 |// ~IRQB - BROWNOUT
                            10985 ; 1119 |#define HW_IVECIRQB 0x000A           
                            10986 ; 1120 |// Fatal Error
                            10987 ; 1121 |#define HW_IVECERROR 0x000C           
                            10988 ; 1122 |// SPI
                            10989 ; 1123 |#define HW_IVECSPI 0x000E           
                            10990 ; 1124 |// I2S TX Data Empty
                            10991 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            10992 ; 1126 |// I2S TX Underflow
                            10993 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            10994 ; 1128 |// I2S RX Data Full
                            10995 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            10996 ; 1130 |// I2S RX Overflow
                            10997 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            10998 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            10999 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            11000 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            11001 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            11002 ; 1136 |// GPIO1
                            11003 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            11004 ; 1138 |// GPIO2
                            11005 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            11006 ; 1140 |// GPIO0
                            11007 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            11008 ; 1142 |// TIMER0
                            11009 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            11010 ; 1144 |// TIMER1
                            11011 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            11012 ; 1146 |// TIMER2
                            11013 ; 1147 |#define HW_IVECTIMER2 0x002A           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11014 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            11015 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            11016 ; 1150 |// I2C RX Data Ready
                            11017 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            11018 ; 1152 |// I2C RX Overflow
                            11019 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            11020 ; 1154 |// I2C TX Data Empty
                            11021 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            11022 ; 1156 |// I2C TX Underflow
                            11023 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            11024 ; 1158 |// Illegal Instruction
                            11025 ; 1159 |#define HW_IVECILI 0x0038           
                            11026 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            11027 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            11028 ; 1162 |#define HW_IVECDACE 0x003C           
                            11029 ; 1163 |// DAC Underflow ISR
                            11030 ; 1164 |#define HW_IVECDACUF 0x003E           
                            11031 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            11032 ; 1166 |// ADC Full ISR
                            11033 ; 1167 |#define HW_IVECADCF 0x0042           
                            11034 ; 1168 |// ADC Overflow ISR
                            11035 ; 1169 |#define HW_IVECADCOF 0x0044           
                            11036 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            11037 ; 1171 |// TIMER3
                            11038 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            11039 ; 1173 |// GPIO3
                            11040 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            11041 ; 1175 |// SDRAM
                            11042 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            11043 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            11044 ; 1178 |// 5 volt power connected
                            11045 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            11046 ; 1180 |// USB Controller
                            11047 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            11048 ; 1182 |// USB Wakeup 
                            11049 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            11050 ; 1184 |// 5 volt power disconnected
                            11051 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            11052 ; 1186 |// enhanced SPI
                            11053 ; 1187 |#define HW_IVECESPI 0x0058           
                            11054 ; 1188 |// filter coprocessor
                            11055 ; 1189 |#define HW_IVECFILCO 0x005A           
                            11056 ; 1190 |// low res ADC #1
                            11057 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            11058 ; 1192 |// real time clock alarm
                            11059 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            11060 ; 1194 |// low res ADC #2
                            11061 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            11062 ; 1196 |// flash hardware ECC
                            11063 ; 1197 |#define HW_IVECHWECC 0x0062           
                            11064 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            11065 ; 1199 |// CDSYNC Interrupt
                            11066 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            11067 ; 1201 |// CDSYNC Exception
                            11068 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11069 ; 1203 |// RS
                            11070 ; 1204 |#define HW_IVECRS 0x006A           
                            11071 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            11072 ; 1206 |// Flash Done ISR
                            11073 ; 1207 |#define HW_IVECFD 0x006E           
                            11074 ; 1208 |// CompactFlash ISR
                            11075 ; 1209 |#define HW_IVECCF 0x0070           
                            11076 ; 1210 |// SmartMedia Timeout ISR
                            11077 ; 1211 |#define HW_IVECSMTO 0x0072           
                            11078 ; 1212 |// SmartMedia Invalid Programming
                            11079 ; 1213 |#define HW_IVECSMIP 0x0074           
                            11080 ; 1214 |// CompactFlash No Card ISR
                            11081 ; 1215 |#define HW_IVECCFNC 0x0076           
                            11082 ; 1216 |// CompactFlash Status Change ISR
                            11083 ; 1217 |#define HW_IVECCFSC 0x0078           
                            11084 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                            11085 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            11086 ; 1220 |// CDI
                            11087 ; 1221 |#define HW_IVECCDI 0x007E           
                            11088 ; 1222 |
                            11089 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            11090 ; 1224 |//  Interrupt Vectors
                            11091 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            11092 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            11093 ; 1227 |#define VECTOR(address,isr) \ 
                            11094 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            11095 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            11096 ; 1230 |
                            11097 ; 1231 |
                            11098 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            11099 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            11100 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            11101 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            11102 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            11103 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            11104 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            11105 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            11106 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            11107 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            11108 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            11109 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            11110 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            11111 ; 1245 |
                            11112 ; 1246 |// Interrupt Disabled
                            11113 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            11114 ; 1248 |// Interrupt Priority Level 0
                            11115 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            11116 ; 1250 |// Interrupt Priority Level 1
                            11117 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            11118 ; 1252 |// Interrupt Priority Level 2
                            11119 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            11120 ; 1254 |
                            11121 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            11122 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            11123 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            11124 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            11125 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            11126 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            11127 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11128 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            11129 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            11130 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            11131 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            11132 ; 1266 |
                            11133 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            11134 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                            11135 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            11136 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            11137 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            11138 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            11139 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            11140 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            11141 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            11142 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            11143 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            11144 ; 1278 |
                            11145 ; 1279 |// Interrupt Priority register
                            11146 ; 1280 |typedef union               
                            11147 ; 1281 |{
                            11148 ; 1282 |    struct {
                            11149 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            11150 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            11151 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            11152 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            11153 ; 1287 |        int                 :4; /* Reserved */
                            11154 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            11155 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            11156 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            11157 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            11158 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            11159 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            11160 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            11161 ; 1295 |    } B;
                            11162 ; 1296 |
                            11163 ; 1297 |    int I;
                            11164 ; 1298 |
                            11165 ; 1299 |} ipr_type;
                            11166 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            11167 ; 1301 |
                            11168 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            11169 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            11170 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            11171 ; 1305 |
                            11172 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            11173 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            11174 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            11175 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            11176 ; 1310 |
                            11177 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            11178 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            11179 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            11180 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            11181 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            11182 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            11183 ; 1317 |
                            11184 ; 1318 |#endif
                            11185 ; 1319 |
                            11186 
                            11188 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11189 ; 26   |#include "regslradc.h"
                            11190 
                            11192 
                            11193 ; 1    |#if !(defined(regslradcinc))
                            11194 ; 2    |
                            11195 ; 3    |#define regslradcinc 1
                            11196 ; 4    |
                            11197 ; 5    |#include "types.h"
                            11198 
                            11200 
                            11201 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11202 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11203 ; 3    |//
                            11204 ; 4    |// Filename: types.h
                            11205 ; 5    |// Description: Standard data types
                            11206 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11207 ; 7    |
                            11208 ; 8    |#ifndef _TYPES_H
                            11209 ; 9    |#define _TYPES_H
                            11210 ; 10   |
                            11211 ; 11   |// TODO:  move this outta here!
                            11212 ; 12   |#if !defined(NOERROR)
                            11213 ; 13   |#define NOERROR 0
                            11214 ; 14   |#define SUCCESS 0
                            11215 ; 15   |#endif 
                            11216 ; 16   |#if !defined(SUCCESS)
                            11217 ; 17   |#define SUCCESS  0
                            11218 ; 18   |#endif
                            11219 ; 19   |#if !defined(ERROR)
                            11220 ; 20   |#define ERROR   -1
                            11221 ; 21   |#endif
                            11222 ; 22   |#if !defined(FALSE)
                            11223 ; 23   |#define FALSE 0
                            11224 ; 24   |#endif
                            11225 ; 25   |#if !defined(TRUE)
                            11226 ; 26   |#define TRUE  1
                            11227 ; 27   |#endif
                            11228 ; 28   |
                            11229 ; 29   |#if !defined(NULL)
                            11230 ; 30   |#define NULL 0
                            11231 ; 31   |#endif
                            11232 ; 32   |
                            11233 ; 33   |#define MAX_INT     0x7FFFFF
                            11234 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11235 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11236 ; 36   |#define MAX_ULONG   (-1) 
                            11237 ; 37   |
                            11238 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11239 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11240 ; 40   |
                            11241 ; 41   |
                            11242 ; 42   |#define BYTE    unsigned char       // btVarName
                            11243 ; 43   |#define CHAR    signed char         // cVarName
                            11244 ; 44   |#define USHORT  unsigned short      // usVarName
                            11245 ; 45   |#define SHORT   unsigned short      // sVarName
                            11246 ; 46   |#define WORD    unsigned int        // wVarName
                            11247 ; 47   |#define INT     signed int          // iVarName
                            11248 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11249 ; 49   |#define LONG    signed long         // lVarName
                            11250 ; 50   |#define BOOL    unsigned int        // bVarName
                            11251 ; 51   |#define FRACT   _fract              // frVarName
                            11252 ; 52   |#define LFRACT  long _fract         // lfrVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11253 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11254 ; 54   |#define FLOAT   float               // fVarName
                            11255 ; 55   |#define DBL     double              // dVarName
                            11256 ; 56   |#define ENUM    enum                // eVarName
                            11257 ; 57   |#define CMX     _complex            // cmxVarName
                            11258 ; 58   |typedef WORD UCS3;                   // 
                            11259 ; 59   |
                            11260 ; 60   |#define UINT16  unsigned short
                            11261 ; 61   |#define UINT8   unsigned char   
                            11262 ; 62   |#define UINT32  unsigned long
                            11263 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11264 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11265 ; 65   |#define WCHAR   UINT16
                            11266 ; 66   |
                            11267 ; 67   |//UINT128 is 16 bytes or 6 words
                            11268 ; 68   |typedef struct UINT128_3500 {   
                            11269 ; 69   |    int val[6];     
                            11270 ; 70   |} UINT128_3500;
                            11271 ; 71   |
                            11272 ; 72   |#define UINT128   UINT128_3500
                            11273 ; 73   |
                            11274 ; 74   |// Little endian word packed byte strings:   
                            11275 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11276 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11277 ; 77   |// Little endian word packed byte strings:   
                            11278 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11279 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11280 ; 80   |
                            11281 ; 81   |// Declare Memory Spaces To Use When Coding
                            11282 ; 82   |// A. Sector Buffers
                            11283 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11284 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11285 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11286 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11287 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11288 ; 88   |// B. Media DDI Memory
                            11289 ; 89   |#define MEDIA_DDI_MEM _Y
                            11290 ; 90   |
                            11291 ; 91   |
                            11292 ; 92   |
                            11293 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11294 ; 94   |// Examples of circular pointers:
                            11295 ; 95   |//    INT CIRC cpiVarName
                            11296 ; 96   |//    DWORD CIRC cpdwVarName
                            11297 ; 97   |
                            11298 ; 98   |#define RETCODE INT                 // rcVarName
                            11299 ; 99   |
                            11300 ; 100  |// generic bitfield structure
                            11301 ; 101  |struct Bitfield {
                            11302 ; 102  |    unsigned int B0  :1;
                            11303 ; 103  |    unsigned int B1  :1;
                            11304 ; 104  |    unsigned int B2  :1;
                            11305 ; 105  |    unsigned int B3  :1;
                            11306 ; 106  |    unsigned int B4  :1;
                            11307 ; 107  |    unsigned int B5  :1;
                            11308 ; 108  |    unsigned int B6  :1;
                            11309 ; 109  |    unsigned int B7  :1;
                            11310 ; 110  |    unsigned int B8  :1;
                            11311 ; 111  |    unsigned int B9  :1;
                            11312 ; 112  |    unsigned int B10 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11313 ; 113  |    unsigned int B11 :1;
                            11314 ; 114  |    unsigned int B12 :1;
                            11315 ; 115  |    unsigned int B13 :1;
                            11316 ; 116  |    unsigned int B14 :1;
                            11317 ; 117  |    unsigned int B15 :1;
                            11318 ; 118  |    unsigned int B16 :1;
                            11319 ; 119  |    unsigned int B17 :1;
                            11320 ; 120  |    unsigned int B18 :1;
                            11321 ; 121  |    unsigned int B19 :1;
                            11322 ; 122  |    unsigned int B20 :1;
                            11323 ; 123  |    unsigned int B21 :1;
                            11324 ; 124  |    unsigned int B22 :1;
                            11325 ; 125  |    unsigned int B23 :1;
                            11326 ; 126  |};
                            11327 ; 127  |
                            11328 ; 128  |union BitInt {
                            11329 ; 129  |        struct Bitfield B;
                            11330 ; 130  |        int        I;
                            11331 ; 131  |};
                            11332 ; 132  |
                            11333 ; 133  |#define MAX_MSG_LENGTH 10
                            11334 ; 134  |struct CMessage
                            11335 ; 135  |{
                            11336 ; 136  |        unsigned int m_uLength;
                            11337 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11338 ; 138  |};
                            11339 ; 139  |
                            11340 ; 140  |typedef struct {
                            11341 ; 141  |    WORD m_wLength;
                            11342 ; 142  |    WORD m_wMessage;
                            11343 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11344 ; 144  |} Message;
                            11345 ; 145  |
                            11346 ; 146  |struct MessageQueueDescriptor
                            11347 ; 147  |{
                            11348 ; 148  |        int *m_pBase;
                            11349 ; 149  |        int m_iModulo;
                            11350 ; 150  |        int m_iSize;
                            11351 ; 151  |        int *m_pHead;
                            11352 ; 152  |        int *m_pTail;
                            11353 ; 153  |};
                            11354 ; 154  |
                            11355 ; 155  |struct ModuleEntry
                            11356 ; 156  |{
                            11357 ; 157  |    int m_iSignaledEventMask;
                            11358 ; 158  |    int m_iWaitEventMask;
                            11359 ; 159  |    int m_iResourceOfCode;
                            11360 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11361 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11362 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11363 ; 163  |    int m_uTimeOutHigh;
                            11364 ; 164  |    int m_uTimeOutLow;
                            11365 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11366 ; 166  |};
                            11367 ; 167  |
                            11368 ; 168  |union WaitMask{
                            11369 ; 169  |    struct B{
                            11370 ; 170  |        unsigned int m_bNone     :1;
                            11371 ; 171  |        unsigned int m_bMessage  :1;
                            11372 ; 172  |        unsigned int m_bTimer    :1;
                            11373 ; 173  |        unsigned int m_bButton   :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11374 ; 174  |    } B;
                            11375 ; 175  |    int I;
                            11376 ; 176  |} ;
                            11377 ; 177  |
                            11378 ; 178  |
                            11379 ; 179  |struct Button {
                            11380 ; 180  |        WORD wButtonEvent;
                            11381 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11382 ; 182  |};
                            11383 ; 183  |
                            11384 ; 184  |struct Message {
                            11385 ; 185  |        WORD wMsgLength;
                            11386 ; 186  |        WORD wMsgCommand;
                            11387 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11388 ; 188  |};
                            11389 ; 189  |
                            11390 ; 190  |union EventTypes {
                            11391 ; 191  |        struct CMessage msg;
                            11392 ; 192  |        struct Button Button ;
                            11393 ; 193  |        struct Message Message;
                            11394 ; 194  |};
                            11395 ; 195  |
                            11396 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11397 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11398 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11399 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11400 ; 200  |
                            11401 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11402 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11403 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11404 ; 204  |
                            11405 ; 205  |#if DEBUG
                            11406 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11407 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11408 ; 208  |#else 
                            11409 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11410 ; 210  |#define DebugBuildAssert(x)    
                            11411 ; 211  |#endif
                            11412 ; 212  |
                            11413 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11414 ; 214  |//  #pragma asm
                            11415 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11416 ; 216  |//  #pragma endasm
                            11417 ; 217  |
                            11418 ; 218  |
                            11419 ; 219  |#ifdef COLOR_262K
                            11420 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11421 ; 221  |#elif defined(COLOR_65K)
                            11422 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11423 ; 223  |#else
                            11424 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11425 ; 225  |#endif
                            11426 ; 226  |    
                            11427 ; 227  |#endif // #ifndef _TYPES_H
                            11428 
                            11430 
                            11431 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11432 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11433 ; 8    |//   SYSTEM STMP Registers 
                            11434 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            11435 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11436 ; 11   |
                            11437 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            11438 ; 13   |
                            11439 ; 14   |
                            11440 ; 15   |
                            11441 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            11442 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            11443 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            11444 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            11445 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            11446 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            11447 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            11448 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            11449 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            11450 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            11451 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            11452 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            11453 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            11454 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            11455 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            11456 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            11457 ; 32   |
                            11458 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            11459 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            11460 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            11461 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            11462 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            11463 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            11464 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            11465 ; 40   |
                            11466 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            11467 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            11468 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            11469 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            11470 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            11471 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            11472 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            11473 ; 48   |
                            11474 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            11475 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            11476 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            11477 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            11478 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            11479 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            11480 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            11481 ; 56   |
                            11482 ; 57   |typedef union               
                            11483 ; 58   |{
                            11484 ; 59   |    struct {
                            11485 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            11486 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            11487 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11488 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            11489 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            11490 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            11491 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            11492 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            11493 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            11494 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                            11495 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                            11496 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            11497 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            11498 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            11499 ; 74   |    } B;
                            11500 ; 75   |   unsigned int I;
                            11501 ; 76   |        unsigned int U;
                            11502 ; 77   |} lradc_ctrl_type;
                            11503 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            11504 ; 79   |
                            11505 ; 80   |
                            11506 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            11507 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            11508 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            11509 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            11510 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            11511 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            11512 ; 87   |
                            11513 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            11514 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            11515 ; 90   |
                            11516 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            11517 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            11518 ; 93   |
                            11519 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            11520 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            11521 ; 96   |
                            11522 ; 97   |
                            11523 ; 98   |typedef union               
                            11524 ; 99   |{
                            11525 ; 100  |    struct {
                            11526 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            11527 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            11528 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            11529 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            11530 ; 105  |    } B;
                            11531 ; 106  |    unsigned int I;
                            11532 ; 107  |} lradc_thrsh_type;
                            11533 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            11534 ; 109  |
                            11535 ; 110  |
                            11536 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11537 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            11538 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            11539 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11540 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            11541 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            11542 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            11543 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            11544 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            11545 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            11546 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                            11547 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            11548 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            11549 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            11550 ; 125  |
                            11551 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            11552 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            11553 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            11554 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            11555 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            11556 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            11557 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            11558 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            11559 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            11560 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            11561 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            11562 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            11563 ; 138  |
                            11564 ; 139  |
                            11565 ; 140  |
                            11566 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            11567 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            11568 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            11569 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            11570 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            11571 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            11572 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            11573 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            11574 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            11575 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            11576 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            11577 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            11578 ; 153  |
                            11579 ; 154  |
                            11580 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            11581 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            11582 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            11583 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            11584 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            11585 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            11586 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            11587 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            11588 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            11589 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11590 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            11591 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            11592 ; 167  |
                            11593 ; 168  |typedef union               
                            11594 ; 169  |{
                            11595 ; 170  |    struct {
                            11596 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                            11597 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            11598 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            11599 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            11600 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            11601 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            11602 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            11603 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            11604 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            11605 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                            11606 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            11607 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            11608 ; 183  |    } B;
                            11609 ; 184  |    unsigned int I;
                            11610 ; 185  |} lradc_result_type;
                            11611 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            11612 ; 187  |
                            11613 ; 188  |
                            11614 ; 189  |
                            11615 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            11616 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            11617 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            11618 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            11619 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            11620 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            11621 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            11622 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            11623 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            11624 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            11625 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            11626 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            11627 ; 202  |
                            11628 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            11629 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            11630 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            11631 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            11632 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            11633 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            11634 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            11635 ; 210  |
                            11636 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            11637 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            11638 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            11639 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            11640 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            11641 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11642 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            11643 ; 218  |
                            11644 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            11645 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                            11646 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            11647 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            11648 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            11649 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            11650 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            11651 ; 226  |
                            11652 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            11653 ; 228  |
                            11654 ; 229  |
                            11655 ; 230  |
                            11656 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            11657 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            11658 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            11659 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            11660 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            11661 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            11662 ; 237  |
                            11663 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            11664 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            11665 ; 240  |
                            11666 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            11667 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            11668 ; 243  |
                            11669 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            11670 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            11671 ; 246  |
                            11672 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            11673 ; 248  |
                            11674 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            11675 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            11676 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            11677 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            11678 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            11679 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            11680 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            11681 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            11682 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            11683 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            11684 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            11685 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            11686 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            11687 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            11688 ; 263  |
                            11689 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            11690 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            11691 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            11692 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            11693 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            11694 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11695 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            11696 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            11697 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            11698 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            11699 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            11700 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            11701 ; 276  |
                            11702 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            11703 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            11704 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            11705 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            11706 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                            11707 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            11708 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            11709 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            11710 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            11711 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            11712 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            11713 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            11714 ; 289  |
                            11715 ; 290  |
                            11716 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            11717 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            11718 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            11719 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            11720 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            11721 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            11722 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            11723 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            11724 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            11725 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            11726 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            11727 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            11728 ; 303  |
                            11729 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            11730 ; 305  |
                            11731 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            11732 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            11733 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            11734 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            11735 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            11736 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            11737 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            11738 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            11739 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            11740 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            11741 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            11742 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            11743 ; 318  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11744 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            11745 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            11746 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            11747 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            11748 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            11749 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            11750 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                            11751 ; 326  |
                            11752 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            11753 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            11754 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            11755 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            11756 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            11757 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            11758 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            11759 ; 334  |
                            11760 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            11761 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            11762 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            11763 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            11764 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            11765 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            11766 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            11767 ; 342  |
                            11768 ; 343  |
                            11769 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            11770 ; 345  |
                            11771 ; 346  |
                            11772 ; 347  |
                            11773 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            11774 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            11775 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            11776 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            11777 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            11778 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            11779 ; 354  |
                            11780 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            11781 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            11782 ; 357  |
                            11783 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            11784 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            11785 ; 360  |
                            11786 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            11787 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            11788 ; 363  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11789 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            11790 ; 365  |
                            11791 ; 366  |
                            11792 ; 367  |
                            11793 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            11794 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                            11795 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            11796 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            11797 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            11798 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            11799 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            11800 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            11801 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            11802 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            11803 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            11804 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            11805 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            11806 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            11807 ; 382  |
                            11808 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            11809 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            11810 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            11811 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            11812 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            11813 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            11814 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            11815 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            11816 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            11817 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            11818 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            11819 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            11820 ; 395  |
                            11821 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            11822 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            11823 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            11824 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            11825 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            11826 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            11827 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            11828 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            11829 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                            11830 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            11831 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            11832 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            11833 ; 408  |
                            11834 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            11835 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            11836 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            11837 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11838 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            11839 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            11840 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            11841 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            11842 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            11843 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            11844 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                            11845 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            11846 ; 421  |
                            11847 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            11848 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            11849 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            11850 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            11851 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            11852 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            11853 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            11854 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            11855 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            11856 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            11857 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            11858 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            11859 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            11860 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            11861 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            11862 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            11863 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            11864 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            11865 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            11866 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            11867 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            11868 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            11869 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            11870 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            11871 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            11872 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            11873 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            11874 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            11875 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            11876 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            11877 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            11878 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            11879 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            11880 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            11881 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            11882 ; 457  |
                            11883 ; 458  |//Needed by button.asm
                            11884 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            11885 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            11886 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            11887 ; 462  |
                            11888 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            11889 ; 464  |
                            11890 ; 465  |#endif
                            11891 ; 466  |
                            11892 ; 467  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11893 
                            11895 
                            11896 ; 27   |#include "regspwm.h"
                            11897 
                            11899 
                            11900 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11901 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            11902 ; 3    |// Filename: regspwm.inc
                            11903 ; 4    |// Description: Register definitions for PWM interface
                            11904 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11905 ; 6    |// The following naming conventions are followed in this file.
                            11906 ; 7    |// All registers are named using the format...
                            11907 ; 8    |//     HW_<module>_<regname>
                            11908 ; 9    |// where <module> is the module name which can be any of the following...
                            11909 ; 10   |//     USB20
                            11910 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11911 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11912 ; 13   |// that module)
                            11913 ; 14   |// <regname> is the specific register within that module
                            11914 ; 15   |// We also define the following...
                            11915 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11916 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11917 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11918 ; 19   |// which does something else, and
                            11919 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11920 ; 21   |// which does something else.
                            11921 ; 22   |// Other rules
                            11922 ; 23   |//     All caps
                            11923 ; 24   |//     Numeric identifiers start at 0
                            11924 ; 25   |#if !(defined(regspwminc))
                            11925 ; 26   |#define regspwminc 1
                            11926 ; 27   |
                            11927 ; 28   |#include "types.h"
                            11928 
                            11930 
                            11931 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11932 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11933 ; 3    |//
                            11934 ; 4    |// Filename: types.h
                            11935 ; 5    |// Description: Standard data types
                            11936 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11937 ; 7    |
                            11938 ; 8    |#ifndef _TYPES_H
                            11939 ; 9    |#define _TYPES_H
                            11940 ; 10   |
                            11941 ; 11   |// TODO:  move this outta here!
                            11942 ; 12   |#if !defined(NOERROR)
                            11943 ; 13   |#define NOERROR 0
                            11944 ; 14   |#define SUCCESS 0
                            11945 ; 15   |#endif 
                            11946 ; 16   |#if !defined(SUCCESS)
                            11947 ; 17   |#define SUCCESS  0
                            11948 ; 18   |#endif
                            11949 ; 19   |#if !defined(ERROR)
                            11950 ; 20   |#define ERROR   -1
                            11951 ; 21   |#endif
                            11952 ; 22   |#if !defined(FALSE)
                            11953 ; 23   |#define FALSE 0
                            11954 ; 24   |#endif
                            11955 ; 25   |#if !defined(TRUE)
                            11956 ; 26   |#define TRUE  1
                            11957 ; 27   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11958 ; 28   |
                            11959 ; 29   |#if !defined(NULL)
                            11960 ; 30   |#define NULL 0
                            11961 ; 31   |#endif
                            11962 ; 32   |
                            11963 ; 33   |#define MAX_INT     0x7FFFFF
                            11964 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11965 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11966 ; 36   |#define MAX_ULONG   (-1) 
                            11967 ; 37   |
                            11968 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11969 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11970 ; 40   |
                            11971 ; 41   |
                            11972 ; 42   |#define BYTE    unsigned char       // btVarName
                            11973 ; 43   |#define CHAR    signed char         // cVarName
                            11974 ; 44   |#define USHORT  unsigned short      // usVarName
                            11975 ; 45   |#define SHORT   unsigned short      // sVarName
                            11976 ; 46   |#define WORD    unsigned int        // wVarName
                            11977 ; 47   |#define INT     signed int          // iVarName
                            11978 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11979 ; 49   |#define LONG    signed long         // lVarName
                            11980 ; 50   |#define BOOL    unsigned int        // bVarName
                            11981 ; 51   |#define FRACT   _fract              // frVarName
                            11982 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11983 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11984 ; 54   |#define FLOAT   float               // fVarName
                            11985 ; 55   |#define DBL     double              // dVarName
                            11986 ; 56   |#define ENUM    enum                // eVarName
                            11987 ; 57   |#define CMX     _complex            // cmxVarName
                            11988 ; 58   |typedef WORD UCS3;                   // 
                            11989 ; 59   |
                            11990 ; 60   |#define UINT16  unsigned short
                            11991 ; 61   |#define UINT8   unsigned char   
                            11992 ; 62   |#define UINT32  unsigned long
                            11993 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11994 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11995 ; 65   |#define WCHAR   UINT16
                            11996 ; 66   |
                            11997 ; 67   |//UINT128 is 16 bytes or 6 words
                            11998 ; 68   |typedef struct UINT128_3500 {   
                            11999 ; 69   |    int val[6];     
                            12000 ; 70   |} UINT128_3500;
                            12001 ; 71   |
                            12002 ; 72   |#define UINT128   UINT128_3500
                            12003 ; 73   |
                            12004 ; 74   |// Little endian word packed byte strings:   
                            12005 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12006 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12007 ; 77   |// Little endian word packed byte strings:   
                            12008 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12009 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12010 ; 80   |
                            12011 ; 81   |// Declare Memory Spaces To Use When Coding
                            12012 ; 82   |// A. Sector Buffers
                            12013 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12014 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12015 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12016 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12017 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12018 ; 88   |// B. Media DDI Memory
                            12019 ; 89   |#define MEDIA_DDI_MEM _Y
                            12020 ; 90   |
                            12021 ; 91   |
                            12022 ; 92   |
                            12023 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12024 ; 94   |// Examples of circular pointers:
                            12025 ; 95   |//    INT CIRC cpiVarName
                            12026 ; 96   |//    DWORD CIRC cpdwVarName
                            12027 ; 97   |
                            12028 ; 98   |#define RETCODE INT                 // rcVarName
                            12029 ; 99   |
                            12030 ; 100  |// generic bitfield structure
                            12031 ; 101  |struct Bitfield {
                            12032 ; 102  |    unsigned int B0  :1;
                            12033 ; 103  |    unsigned int B1  :1;
                            12034 ; 104  |    unsigned int B2  :1;
                            12035 ; 105  |    unsigned int B3  :1;
                            12036 ; 106  |    unsigned int B4  :1;
                            12037 ; 107  |    unsigned int B5  :1;
                            12038 ; 108  |    unsigned int B6  :1;
                            12039 ; 109  |    unsigned int B7  :1;
                            12040 ; 110  |    unsigned int B8  :1;
                            12041 ; 111  |    unsigned int B9  :1;
                            12042 ; 112  |    unsigned int B10 :1;
                            12043 ; 113  |    unsigned int B11 :1;
                            12044 ; 114  |    unsigned int B12 :1;
                            12045 ; 115  |    unsigned int B13 :1;
                            12046 ; 116  |    unsigned int B14 :1;
                            12047 ; 117  |    unsigned int B15 :1;
                            12048 ; 118  |    unsigned int B16 :1;
                            12049 ; 119  |    unsigned int B17 :1;
                            12050 ; 120  |    unsigned int B18 :1;
                            12051 ; 121  |    unsigned int B19 :1;
                            12052 ; 122  |    unsigned int B20 :1;
                            12053 ; 123  |    unsigned int B21 :1;
                            12054 ; 124  |    unsigned int B22 :1;
                            12055 ; 125  |    unsigned int B23 :1;
                            12056 ; 126  |};
                            12057 ; 127  |
                            12058 ; 128  |union BitInt {
                            12059 ; 129  |        struct Bitfield B;
                            12060 ; 130  |        int        I;
                            12061 ; 131  |};
                            12062 ; 132  |
                            12063 ; 133  |#define MAX_MSG_LENGTH 10
                            12064 ; 134  |struct CMessage
                            12065 ; 135  |{
                            12066 ; 136  |        unsigned int m_uLength;
                            12067 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12068 ; 138  |};
                            12069 ; 139  |
                            12070 ; 140  |typedef struct {
                            12071 ; 141  |    WORD m_wLength;
                            12072 ; 142  |    WORD m_wMessage;
                            12073 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12074 ; 144  |} Message;
                            12075 ; 145  |
                            12076 ; 146  |struct MessageQueueDescriptor
                            12077 ; 147  |{
                            12078 ; 148  |        int *m_pBase;
                            12079 ; 149  |        int m_iModulo;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12080 ; 150  |        int m_iSize;
                            12081 ; 151  |        int *m_pHead;
                            12082 ; 152  |        int *m_pTail;
                            12083 ; 153  |};
                            12084 ; 154  |
                            12085 ; 155  |struct ModuleEntry
                            12086 ; 156  |{
                            12087 ; 157  |    int m_iSignaledEventMask;
                            12088 ; 158  |    int m_iWaitEventMask;
                            12089 ; 159  |    int m_iResourceOfCode;
                            12090 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12091 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12092 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12093 ; 163  |    int m_uTimeOutHigh;
                            12094 ; 164  |    int m_uTimeOutLow;
                            12095 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12096 ; 166  |};
                            12097 ; 167  |
                            12098 ; 168  |union WaitMask{
                            12099 ; 169  |    struct B{
                            12100 ; 170  |        unsigned int m_bNone     :1;
                            12101 ; 171  |        unsigned int m_bMessage  :1;
                            12102 ; 172  |        unsigned int m_bTimer    :1;
                            12103 ; 173  |        unsigned int m_bButton   :1;
                            12104 ; 174  |    } B;
                            12105 ; 175  |    int I;
                            12106 ; 176  |} ;
                            12107 ; 177  |
                            12108 ; 178  |
                            12109 ; 179  |struct Button {
                            12110 ; 180  |        WORD wButtonEvent;
                            12111 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12112 ; 182  |};
                            12113 ; 183  |
                            12114 ; 184  |struct Message {
                            12115 ; 185  |        WORD wMsgLength;
                            12116 ; 186  |        WORD wMsgCommand;
                            12117 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12118 ; 188  |};
                            12119 ; 189  |
                            12120 ; 190  |union EventTypes {
                            12121 ; 191  |        struct CMessage msg;
                            12122 ; 192  |        struct Button Button ;
                            12123 ; 193  |        struct Message Message;
                            12124 ; 194  |};
                            12125 ; 195  |
                            12126 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12127 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12128 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12129 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12130 ; 200  |
                            12131 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12132 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12133 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12134 ; 204  |
                            12135 ; 205  |#if DEBUG
                            12136 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12137 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12138 ; 208  |#else 
                            12139 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12140 ; 210  |#define DebugBuildAssert(x)    
                            12141 ; 211  |#endif
                            12142 ; 212  |
                            12143 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12144 ; 214  |//  #pragma asm
                            12145 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12146 ; 216  |//  #pragma endasm
                            12147 ; 217  |
                            12148 ; 218  |
                            12149 ; 219  |#ifdef COLOR_262K
                            12150 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12151 ; 221  |#elif defined(COLOR_65K)
                            12152 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12153 ; 223  |#else
                            12154 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12155 ; 225  |#endif
                            12156 ; 226  |    
                            12157 ; 227  |#endif // #ifndef _TYPES_H
                            12158 
                            12160 
                            12161 ; 29   |
                            12162 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12163 ; 31   |//   Pulse Width Modulator STMP Registers 
                            12164 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12165 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            12166 ; 34   |
                            12167 ; 35   |
                            12168 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            12169 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            12170 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            12171 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            12172 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            12173 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            12174 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            12175 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            12176 ; 44   |
                            12177 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            12178 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            12179 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            12180 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            12181 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            12182 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            12183 ; 51   |
                            12184 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            12185 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                            12186 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            12187 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            12188 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            12189 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            12190 ; 58   |
                            12191 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            12192 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            12193 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            12194 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12195 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            12196 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            12197 ; 65   |
                            12198 ; 66   |typedef union               
                            12199 ; 67   |{
                            12200 ; 68   |    struct {
                            12201 ; 69   |        int PWM0_EN                    :1;
                            12202 ; 70   |        int PWM1_EN                    :1;
                            12203 ; 71   |        int PWM2_EN                    :1;
                            12204 ; 72   |        int PWM3_EN                    :1;
                            12205 ; 73   |        int RSVD0                      :4;
                            12206 ; 74   |        int CDIV                       :2;
                            12207 ; 75   |        int RSVD1                      :13;
                            12208 ; 76   |        int MSTR_EN                    :1;
                            12209 ; 77   |    } B;
                            12210 ; 78   |    int I;
                            12211 ; 79   |} pwmcsr_type;
                            12212 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            12213 ; 81   |
                            12214 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            12215 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            12216 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            12217 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            12218 ; 86   |
                            12219 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            12220 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            12221 ; 89   |
                            12222 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            12223 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            12224 ; 92   |
                            12225 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            12226 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            12227 ; 95   |
                            12228 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            12229 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            12230 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            12231 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            12232 ; 100  |
                            12233 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            12234 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            12235 ; 103  |
                            12236 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            12237 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            12238 ; 106  |
                            12239 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            12240 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            12241 ; 109  |
                            12242 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            12243 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            12244 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            12245 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            12246 ; 114  |
                            12247 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            12248 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            12249 ; 117  |
                            12250 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12251 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            12252 ; 120  |
                            12253 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            12254 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            12255 ; 123  |
                            12256 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            12257 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            12258 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            12259 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            12260 ; 128  |
                            12261 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            12262 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            12263 ; 131  |
                            12264 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            12265 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            12266 ; 134  |
                            12267 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            12268 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            12269 ; 137  |
                            12270 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            12271 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            12272 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            12273 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            12274 ; 142  |
                            12275 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            12276 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            12277 ; 145  |
                            12278 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            12279 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            12280 ; 148  |
                            12281 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            12282 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            12283 ; 151  |
                            12284 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            12285 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            12286 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            12287 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            12288 ; 156  |
                            12289 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            12290 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            12291 ; 159  |
                            12292 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            12293 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                            12294 ; 162  |
                            12295 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            12296 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            12297 ; 165  |
                            12298 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            12299 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            12300 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            12301 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            12302 ; 170  |
                            12303 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            12304 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            12305 ; 173  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12306 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            12307 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            12308 ; 176  |
                            12309 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            12310 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                            12311 ; 179  |
                            12312 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            12313 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            12314 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            12315 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            12316 ; 184  |
                            12317 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            12318 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            12319 ; 187  |
                            12320 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            12321 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            12322 ; 190  |
                            12323 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            12324 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            12325 ; 193  |
                            12326 ; 194  |typedef union               
                            12327 ; 195  |{
                            12328 ; 196  |    struct {
                            12329 ; 197  |       int ACTIVE                    :12;
                            12330 ; 198  |       int INACTIVE                  :12;
                            12331 ; 199  |    } B;
                            12332 ; 200  |    int I;
                            12333 ; 201  |} pwmchan_type;
                            12334 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            12335 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            12336 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            12337 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            12338 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            12339 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            12340 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            12341 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            12342 ; 210  |
                            12343 ; 211  |#endif
                            12344 ; 212  |
                            12345 ; 213  |
                            12346 ; 214  |
                            12347 ; 215  |
                            12348 
                            12350 
                            12351 ; 28   |#include "regsrevision.h"
                            12352 
                            12354 
                            12355 ; 1    |#if !(defined(__HW_REVR))
                            12356 ; 2    |#define __HW_REVR 1
                            12357 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12358 ; 4    |
                            12359 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            12360 ; 6    |
                            12361 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            12362 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            12363 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            12364 ; 10   |
                            12365 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            12366 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            12367 ; 13   |
                            12368 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            12369 ; 15   |
                            12370 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            12371 ; 17   |
                            12372 ; 18   |
                            12373 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            12374 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            12375 ; 21   |//  June15 2004: C struct updated to be correct: 
                            12376 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            12377 ; 23   |typedef union               
                            12378 ; 24   |{
                            12379 ; 25   |    struct {
                            12380 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            12381 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            12382 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            12383 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            12384 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            12385 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            12386 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            12387 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            12388 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            12389 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            12390 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            12391 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            12392 ; 38   |    } B;
                            12393 ; 39   |
                            12394 ; 40   |    int I;
                            12395 ; 41   |
                            12396 ; 42   |} revr_type;
                            12397 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            12398 ; 44   |
                            12399 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            12400 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            12401 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            12402 ; 48   |
                            12403 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            12404 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            12405 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            12406 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            12407 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            12408 ; 54   |
                            12409 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            12410 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            12411 ; 57   |
                            12412 ; 58   |#endif //!@def(__HW_REVR)
                            12413 ; 59   |
                            12414 
                            12416 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12417 ; 29   |#include "regsrtc.h"
                            12418 
                            12420 
                            12421 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            12422 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12423 ; 3    |// Filename: regsrtc.inc
                            12424 ; 4    |// Description: Register definitions for RTC interface
                            12425 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            12426 ; 6    |// The following naming conventions are followed in this file.
                            12427 ; 7    |// All registers are named using the format...
                            12428 ; 8    |//     HW_<module>_<regname>
                            12429 ; 9    |// where <module> is the module name which can be any of the following...
                            12430 ; 10   |//     USB20
                            12431 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            12432 ; 12   |// module name includes a number starting from 0 for the first instance of
                            12433 ; 13   |// that module)
                            12434 ; 14   |// <regname> is the specific register within that module
                            12435 ; 15   |// We also define the following...
                            12436 ; 16   |//     HW_<module>_<regname>_BITPOS
                            12437 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            12438 ; 18   |//     HW_<module>_<regname>_SETMASK
                            12439 ; 19   |// which does something else, and
                            12440 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            12441 ; 21   |// which does something else.
                            12442 ; 22   |// Other rules
                            12443 ; 23   |//     All caps
                            12444 ; 24   |//     Numeric identifiers start at 0
                            12445 ; 25   |#if !(defined(regsrtcinc))
                            12446 ; 26   |#define regsrtcinc 1
                            12447 ; 27   |
                            12448 ; 28   |#include "types.h"
                            12449 
                            12451 
                            12452 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12453 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12454 ; 3    |//
                            12455 ; 4    |// Filename: types.h
                            12456 ; 5    |// Description: Standard data types
                            12457 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12458 ; 7    |
                            12459 ; 8    |#ifndef _TYPES_H
                            12460 ; 9    |#define _TYPES_H
                            12461 ; 10   |
                            12462 ; 11   |// TODO:  move this outta here!
                            12463 ; 12   |#if !defined(NOERROR)
                            12464 ; 13   |#define NOERROR 0
                            12465 ; 14   |#define SUCCESS 0
                            12466 ; 15   |#endif 
                            12467 ; 16   |#if !defined(SUCCESS)
                            12468 ; 17   |#define SUCCESS  0
                            12469 ; 18   |#endif
                            12470 ; 19   |#if !defined(ERROR)
                            12471 ; 20   |#define ERROR   -1
                            12472 ; 21   |#endif
                            12473 ; 22   |#if !defined(FALSE)
                            12474 ; 23   |#define FALSE 0
                            12475 ; 24   |#endif
                            12476 ; 25   |#if !defined(TRUE)
                            12477 ; 26   |#define TRUE  1
                            12478 ; 27   |#endif
                            12479 ; 28   |
                            12480 ; 29   |#if !defined(NULL)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12481 ; 30   |#define NULL 0
                            12482 ; 31   |#endif
                            12483 ; 32   |
                            12484 ; 33   |#define MAX_INT     0x7FFFFF
                            12485 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12486 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12487 ; 36   |#define MAX_ULONG   (-1) 
                            12488 ; 37   |
                            12489 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12490 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12491 ; 40   |
                            12492 ; 41   |
                            12493 ; 42   |#define BYTE    unsigned char       // btVarName
                            12494 ; 43   |#define CHAR    signed char         // cVarName
                            12495 ; 44   |#define USHORT  unsigned short      // usVarName
                            12496 ; 45   |#define SHORT   unsigned short      // sVarName
                            12497 ; 46   |#define WORD    unsigned int        // wVarName
                            12498 ; 47   |#define INT     signed int          // iVarName
                            12499 ; 48   |#define DWORD   unsigned long       // dwVarName
                            12500 ; 49   |#define LONG    signed long         // lVarName
                            12501 ; 50   |#define BOOL    unsigned int        // bVarName
                            12502 ; 51   |#define FRACT   _fract              // frVarName
                            12503 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12504 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12505 ; 54   |#define FLOAT   float               // fVarName
                            12506 ; 55   |#define DBL     double              // dVarName
                            12507 ; 56   |#define ENUM    enum                // eVarName
                            12508 ; 57   |#define CMX     _complex            // cmxVarName
                            12509 ; 58   |typedef WORD UCS3;                   // 
                            12510 ; 59   |
                            12511 ; 60   |#define UINT16  unsigned short
                            12512 ; 61   |#define UINT8   unsigned char   
                            12513 ; 62   |#define UINT32  unsigned long
                            12514 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12515 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12516 ; 65   |#define WCHAR   UINT16
                            12517 ; 66   |
                            12518 ; 67   |//UINT128 is 16 bytes or 6 words
                            12519 ; 68   |typedef struct UINT128_3500 {   
                            12520 ; 69   |    int val[6];     
                            12521 ; 70   |} UINT128_3500;
                            12522 ; 71   |
                            12523 ; 72   |#define UINT128   UINT128_3500
                            12524 ; 73   |
                            12525 ; 74   |// Little endian word packed byte strings:   
                            12526 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12527 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12528 ; 77   |// Little endian word packed byte strings:   
                            12529 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12530 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12531 ; 80   |
                            12532 ; 81   |// Declare Memory Spaces To Use When Coding
                            12533 ; 82   |// A. Sector Buffers
                            12534 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12535 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12536 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12537 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12538 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12539 ; 88   |// B. Media DDI Memory
                            12540 ; 89   |#define MEDIA_DDI_MEM _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12541 ; 90   |
                            12542 ; 91   |
                            12543 ; 92   |
                            12544 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12545 ; 94   |// Examples of circular pointers:
                            12546 ; 95   |//    INT CIRC cpiVarName
                            12547 ; 96   |//    DWORD CIRC cpdwVarName
                            12548 ; 97   |
                            12549 ; 98   |#define RETCODE INT                 // rcVarName
                            12550 ; 99   |
                            12551 ; 100  |// generic bitfield structure
                            12552 ; 101  |struct Bitfield {
                            12553 ; 102  |    unsigned int B0  :1;
                            12554 ; 103  |    unsigned int B1  :1;
                            12555 ; 104  |    unsigned int B2  :1;
                            12556 ; 105  |    unsigned int B3  :1;
                            12557 ; 106  |    unsigned int B4  :1;
                            12558 ; 107  |    unsigned int B5  :1;
                            12559 ; 108  |    unsigned int B6  :1;
                            12560 ; 109  |    unsigned int B7  :1;
                            12561 ; 110  |    unsigned int B8  :1;
                            12562 ; 111  |    unsigned int B9  :1;
                            12563 ; 112  |    unsigned int B10 :1;
                            12564 ; 113  |    unsigned int B11 :1;
                            12565 ; 114  |    unsigned int B12 :1;
                            12566 ; 115  |    unsigned int B13 :1;
                            12567 ; 116  |    unsigned int B14 :1;
                            12568 ; 117  |    unsigned int B15 :1;
                            12569 ; 118  |    unsigned int B16 :1;
                            12570 ; 119  |    unsigned int B17 :1;
                            12571 ; 120  |    unsigned int B18 :1;
                            12572 ; 121  |    unsigned int B19 :1;
                            12573 ; 122  |    unsigned int B20 :1;
                            12574 ; 123  |    unsigned int B21 :1;
                            12575 ; 124  |    unsigned int B22 :1;
                            12576 ; 125  |    unsigned int B23 :1;
                            12577 ; 126  |};
                            12578 ; 127  |
                            12579 ; 128  |union BitInt {
                            12580 ; 129  |        struct Bitfield B;
                            12581 ; 130  |        int        I;
                            12582 ; 131  |};
                            12583 ; 132  |
                            12584 ; 133  |#define MAX_MSG_LENGTH 10
                            12585 ; 134  |struct CMessage
                            12586 ; 135  |{
                            12587 ; 136  |        unsigned int m_uLength;
                            12588 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12589 ; 138  |};
                            12590 ; 139  |
                            12591 ; 140  |typedef struct {
                            12592 ; 141  |    WORD m_wLength;
                            12593 ; 142  |    WORD m_wMessage;
                            12594 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12595 ; 144  |} Message;
                            12596 ; 145  |
                            12597 ; 146  |struct MessageQueueDescriptor
                            12598 ; 147  |{
                            12599 ; 148  |        int *m_pBase;
                            12600 ; 149  |        int m_iModulo;
                            12601 ; 150  |        int m_iSize;
                            12602 ; 151  |        int *m_pHead;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12603 ; 152  |        int *m_pTail;
                            12604 ; 153  |};
                            12605 ; 154  |
                            12606 ; 155  |struct ModuleEntry
                            12607 ; 156  |{
                            12608 ; 157  |    int m_iSignaledEventMask;
                            12609 ; 158  |    int m_iWaitEventMask;
                            12610 ; 159  |    int m_iResourceOfCode;
                            12611 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12612 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12613 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12614 ; 163  |    int m_uTimeOutHigh;
                            12615 ; 164  |    int m_uTimeOutLow;
                            12616 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12617 ; 166  |};
                            12618 ; 167  |
                            12619 ; 168  |union WaitMask{
                            12620 ; 169  |    struct B{
                            12621 ; 170  |        unsigned int m_bNone     :1;
                            12622 ; 171  |        unsigned int m_bMessage  :1;
                            12623 ; 172  |        unsigned int m_bTimer    :1;
                            12624 ; 173  |        unsigned int m_bButton   :1;
                            12625 ; 174  |    } B;
                            12626 ; 175  |    int I;
                            12627 ; 176  |} ;
                            12628 ; 177  |
                            12629 ; 178  |
                            12630 ; 179  |struct Button {
                            12631 ; 180  |        WORD wButtonEvent;
                            12632 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12633 ; 182  |};
                            12634 ; 183  |
                            12635 ; 184  |struct Message {
                            12636 ; 185  |        WORD wMsgLength;
                            12637 ; 186  |        WORD wMsgCommand;
                            12638 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12639 ; 188  |};
                            12640 ; 189  |
                            12641 ; 190  |union EventTypes {
                            12642 ; 191  |        struct CMessage msg;
                            12643 ; 192  |        struct Button Button ;
                            12644 ; 193  |        struct Message Message;
                            12645 ; 194  |};
                            12646 ; 195  |
                            12647 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12648 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12649 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12650 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12651 ; 200  |
                            12652 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12653 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12654 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12655 ; 204  |
                            12656 ; 205  |#if DEBUG
                            12657 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12658 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12659 ; 208  |#else 
                            12660 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12661 ; 210  |#define DebugBuildAssert(x)    
                            12662 ; 211  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12663 ; 212  |
                            12664 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12665 ; 214  |//  #pragma asm
                            12666 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12667 ; 216  |//  #pragma endasm
                            12668 ; 217  |
                            12669 ; 218  |
                            12670 ; 219  |#ifdef COLOR_262K
                            12671 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12672 ; 221  |#elif defined(COLOR_65K)
                            12673 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12674 ; 223  |#else
                            12675 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12676 ; 225  |#endif
                            12677 ; 226  |    
                            12678 ; 227  |#endif // #ifndef _TYPES_H
                            12679 
                            12681 
                            12682 ; 29   |
                            12683 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12684 ; 31   |
                            12685 ; 32   |//   RTC STMP Registers 
                            12686 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            12687 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12688 ; 35   |
                            12689 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            12690 ; 37   |
                            12691 ; 38   |
                            12692 ; 39   |
                            12693 ; 40   |
                            12694 ; 41   |
                            12695 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            12696 ; 43   |
                            12697 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            12698 ; 45   |
                            12699 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            12700 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            12701 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            12702 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            12703 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            12704 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            12705 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            12706 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            12707 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            12708 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            12709 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            12710 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            12711 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            12712 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            12713 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            12714 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            12715 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            12716 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            12717 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            12718 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            12719 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            12720 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            12721 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12722 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            12723 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            12724 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            12725 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            12726 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            12727 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            12728 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                            12729 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            12730 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            12731 ; 78   |
                            12732 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            12733 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                            12734 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            12735 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            12736 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            12737 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            12738 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            12739 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            12740 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            12741 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            12742 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            12743 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            12744 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            12745 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            12746 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            12747 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            12748 ; 95   |
                            12749 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            12750 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            12751 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            12752 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            12753 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            12754 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            12755 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            12756 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            12757 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            12758 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            12759 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            12760 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            12761 ; 108  |
                            12762 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            12763 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            12764 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            12765 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            12766 ; 113  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12767 ; 114  |
                            12768 ; 115  |typedef union               
                            12769 ; 116  |{
                            12770 ; 117  |    struct {
                            12771 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            12772 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            12773 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                            12774 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            12775 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            12776 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            12777 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            12778 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            12779 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            12780 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            12781 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            12782 ; 129  |    } B;
                            12783 ; 130  |    int I;
                            12784 ; 131  |    unsigned int U;
                            12785 ; 132  |} rtc_csr_type;
                            12786 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            12787 ; 134  |
                            12788 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            12789 ; 136  |
                            12790 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            12791 ; 138  |
                            12792 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            12793 ; 140  |
                            12794 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            12795 ; 142  |
                            12796 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            12797 ; 144  |
                            12798 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            12799 ; 146  |
                            12800 ; 147  |typedef union               
                            12801 ; 148  |{
                            12802 ; 149  |    struct {
                            12803 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            12804 ; 151  |    } B;
                            12805 ; 152  |    int I;
                            12806 ; 153  |    unsigned int U;
                            12807 ; 154  |} rtc_mseconds0_type;
                            12808 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            12809 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            12810 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            12811 ; 158  |
                            12812 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            12813 ; 160  |
                            12814 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            12815 ; 162  |
                            12816 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            12817 ; 164  |
                            12818 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            12819 ; 166  |
                            12820 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            12821 ; 168  |
                            12822 ; 169  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12823 ; 170  |{
                            12824 ; 171  |    struct {
                            12825 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            12826 ; 173  |    } B;
                            12827 ; 174  |    int I;
                            12828 ; 175  |    unsigned int U;
                            12829 ; 176  |} rtc_mseconds1_type;
                            12830 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            12831 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            12832 ; 179  |
                            12833 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            12834 ; 181  |#define HW_RTC_UP_OFFSET 2
                            12835 ; 182  |
                            12836 ; 183  |
                            12837 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            12838 ; 185  |
                            12839 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            12840 ; 187  |
                            12841 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            12842 ; 189  |
                            12843 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            12844 ; 191  |
                            12845 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            12846 ; 193  |
                            12847 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            12848 ; 195  |
                            12849 ; 196  |typedef union               
                            12850 ; 197  |{
                            12851 ; 198  |    struct {
                            12852 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            12853 ; 200  |    } B;
                            12854 ; 201  |    int I;
                            12855 ; 202  |    unsigned int U;
                            12856 ; 203  |} rtc_watchdog_type;
                            12857 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            12858 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            12859 ; 206  |
                            12860 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            12861 ; 208  |
                            12862 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            12863 ; 210  |
                            12864 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            12865 ; 212  |
                            12866 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            12867 ; 214  |
                            12868 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            12869 ; 216  |
                            12870 ; 217  |typedef union               
                            12871 ; 218  |{
                            12872 ; 219  |    struct {
                            12873 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            12874 ; 221  |    } B;
                            12875 ; 222  |    int I;
                            12876 ; 223  |    unsigned int U;
                            12877 ; 224  |} rtc_alarm0_type;
                            12878 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            12879 ; 226  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12880 ; 227  |
                            12881 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            12882 ; 229  |
                            12883 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            12884 ; 231  |
                            12885 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            12886 ; 233  |
                            12887 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            12888 ; 235  |
                            12889 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            12890 ; 237  |
                            12891 ; 238  |typedef union               
                            12892 ; 239  |{
                            12893 ; 240  |    struct {
                            12894 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            12895 ; 242  |    } B;
                            12896 ; 243  |    int I;
                            12897 ; 244  |    unsigned int U;
                            12898 ; 245  |} rtc_alarm1_type;
                            12899 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            12900 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            12901 ; 248  |
                            12902 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            12903 ; 250  |
                            12904 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            12905 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            12906 ; 253  |
                            12907 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            12908 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            12909 ; 256  |
                            12910 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            12911 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            12912 ; 259  |
                            12913 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            12914 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            12915 ; 262  |
                            12916 ; 263  |typedef union               
                            12917 ; 264  |{
                            12918 ; 265  |    struct {
                            12919 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            12920 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            12921 ; 268  |    } B;
                            12922 ; 269  |    int I;
                            12923 ; 270  |    unsigned int U;
                            12924 ; 271  |} rtc_xtaldivide_type;
                            12925 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            12926 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            12927 ; 274  |
                            12928 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            12929 ; 276  |
                            12930 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            12931 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            12932 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            12933 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            12934 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            12935 ; 282  |
                            12936 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12937 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            12938 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            12939 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            12940 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            12941 ; 288  |
                            12942 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                            12943 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            12944 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            12945 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            12946 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            12947 ; 294  |
                            12948 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            12949 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            12950 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            12951 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            12952 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            12953 ; 300  |
                            12954 ; 301  |typedef union               
                            12955 ; 302  |{
                            12956 ; 303  |   struct {
                            12957 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            12958 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            12959 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            12960 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            12961 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            12962 ; 309  |   } B;
                            12963 ; 310  |    int I;
                            12964 ; 311  |    unsigned int U;
                            12965 ; 312  |} rtc_PERSISTENT0_type;
                            12966 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            12967 ; 314  |
                            12968 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            12969 ; 316  |
                            12970 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            12971 ; 318  |
                            12972 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            12973 ; 320  |
                            12974 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            12975 ; 322  |
                            12976 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            12977 ; 324  |
                            12978 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            12979 ; 326  |
                            12980 ; 327  |
                            12981 ; 328  |typedef union               
                            12982 ; 329  |{
                            12983 ; 330  |    struct {
                            12984 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            12985 ; 332  |    } B;
                            12986 ; 333  |    int I;
                            12987 ; 334  |    unsigned int U;
                            12988 ; 335  |} rtc_PERSISTENT1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12989 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            12990 ; 337  |
                            12991 ; 338  |
                            12992 ; 339  |#endif
                            12993 ; 340  |
                            12994 ; 341  |
                            12995 ; 342  |
                            12996 ; 343  |
                            12997 ; 344  |
                            12998 ; 345  |
                            12999 ; 346  |
                            13000 ; 347  |
                            13001 ; 348  |
                            13002 ; 349  |
                            13003 ; 350  |
                            13004 ; 351  |
                            13005 ; 352  |
                            13006 ; 353  |
                            13007 
                            13009 
                            13010 ; 30   |#include "regsspare.h"
                            13011 
                            13013 
                            13014 ; 1    |#if !(defined(RESGSSPARE_INC))
                            13015 ; 2    |#define RESGSSPARE_INC 1
                            13016 ; 3    |
                            13017 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            13018 ; 5    |
                            13019 ; 6    |
                            13020 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            13021 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            13022 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            13023 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            13024 ; 11   |
                            13025 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            13026 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            13027 ; 14   |
                            13028 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            13029 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            13030 ; 17   |
                            13031 ; 18   |
                            13032 ; 19   |
                            13033 ; 20   |typedef union               
                            13034 ; 21   |{
                            13035 ; 22   |    struct {
                            13036 ; 23   |        int      I2SS       :1;     
                            13037 ; 24   |        int      USBSELECT  :1;     
                            13038 ; 25   |        unsigned            :6;
                            13039 ; 26   |        int      USBPLUGIN  :1;     
                            13040 ; 27   |        int      PSWITCH    :1;     
                            13041 ; 28   |    } B;
                            13042 ; 29   |
                            13043 ; 30   |    int I;
                            13044 ; 31   |
                            13045 ; 32   |} spare_type;
                            13046 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            13047 ; 34   |
                            13048 ; 35   |
                            13049 ; 36   |
                            13050 ; 37   |#endif
                            13051 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13053 
                            13054 ; 31   |#include "regsspi.h"
                            13055 
                            13057 
                            13058 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13059 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            13060 ; 3    |//;; Filename    : regsspi.inc
                            13061 ; 4    |//;; Description : Register definitions for SPI interface
                            13062 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13063 ; 6    |
                            13064 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            13065 ; 8    |// The following naming conventions are followed in this file.
                            13066 ; 9    |// All registers are named using the format...
                            13067 ; 10   |//     HW_<module>_<regname>
                            13068 ; 11   |// where <module> is the module name which can be any of the following...
                            13069 ; 12   |//     USB20
                            13070 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            13071 ; 14   |// module name includes a number starting from 0 for the first instance of
                            13072 ; 15   |// that module)
                            13073 ; 16   |// <regname> is the specific register within that module
                            13074 ; 17   |// We also define the following...
                            13075 ; 18   |//     HW_<module>_<regname>_BITPOS
                            13076 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13077 ; 20   |//     HW_<module>_<regname>_SETMASK
                            13078 ; 21   |// which does something else, and
                            13079 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            13080 ; 23   |// which does something else.
                            13081 ; 24   |// Other rules
                            13082 ; 25   |//     All caps
                            13083 ; 26   |//     Numeric identifiers start at 0
                            13084 ; 27   |#if !(defined(regsspiinc))
                            13085 ; 28   |#define regsspiinc 1
                            13086 ; 29   |
                            13087 ; 30   |#include "types.h"
                            13088 
                            13090 
                            13091 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13092 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13093 ; 3    |//
                            13094 ; 4    |// Filename: types.h
                            13095 ; 5    |// Description: Standard data types
                            13096 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13097 ; 7    |
                            13098 ; 8    |#ifndef _TYPES_H
                            13099 ; 9    |#define _TYPES_H
                            13100 ; 10   |
                            13101 ; 11   |// TODO:  move this outta here!
                            13102 ; 12   |#if !defined(NOERROR)
                            13103 ; 13   |#define NOERROR 0
                            13104 ; 14   |#define SUCCESS 0
                            13105 ; 15   |#endif 
                            13106 ; 16   |#if !defined(SUCCESS)
                            13107 ; 17   |#define SUCCESS  0
                            13108 ; 18   |#endif
                            13109 ; 19   |#if !defined(ERROR)
                            13110 ; 20   |#define ERROR   -1
                            13111 ; 21   |#endif
                            13112 ; 22   |#if !defined(FALSE)
                            13113 ; 23   |#define FALSE 0
                            13114 ; 24   |#endif
                            13115 ; 25   |#if !defined(TRUE)
                            13116 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13117 ; 27   |#endif
                            13118 ; 28   |
                            13119 ; 29   |#if !defined(NULL)
                            13120 ; 30   |#define NULL 0
                            13121 ; 31   |#endif
                            13122 ; 32   |
                            13123 ; 33   |#define MAX_INT     0x7FFFFF
                            13124 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13125 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13126 ; 36   |#define MAX_ULONG   (-1) 
                            13127 ; 37   |
                            13128 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13129 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13130 ; 40   |
                            13131 ; 41   |
                            13132 ; 42   |#define BYTE    unsigned char       // btVarName
                            13133 ; 43   |#define CHAR    signed char         // cVarName
                            13134 ; 44   |#define USHORT  unsigned short      // usVarName
                            13135 ; 45   |#define SHORT   unsigned short      // sVarName
                            13136 ; 46   |#define WORD    unsigned int        // wVarName
                            13137 ; 47   |#define INT     signed int          // iVarName
                            13138 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13139 ; 49   |#define LONG    signed long         // lVarName
                            13140 ; 50   |#define BOOL    unsigned int        // bVarName
                            13141 ; 51   |#define FRACT   _fract              // frVarName
                            13142 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13143 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13144 ; 54   |#define FLOAT   float               // fVarName
                            13145 ; 55   |#define DBL     double              // dVarName
                            13146 ; 56   |#define ENUM    enum                // eVarName
                            13147 ; 57   |#define CMX     _complex            // cmxVarName
                            13148 ; 58   |typedef WORD UCS3;                   // 
                            13149 ; 59   |
                            13150 ; 60   |#define UINT16  unsigned short
                            13151 ; 61   |#define UINT8   unsigned char   
                            13152 ; 62   |#define UINT32  unsigned long
                            13153 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13154 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13155 ; 65   |#define WCHAR   UINT16
                            13156 ; 66   |
                            13157 ; 67   |//UINT128 is 16 bytes or 6 words
                            13158 ; 68   |typedef struct UINT128_3500 {   
                            13159 ; 69   |    int val[6];     
                            13160 ; 70   |} UINT128_3500;
                            13161 ; 71   |
                            13162 ; 72   |#define UINT128   UINT128_3500
                            13163 ; 73   |
                            13164 ; 74   |// Little endian word packed byte strings:   
                            13165 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13166 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13167 ; 77   |// Little endian word packed byte strings:   
                            13168 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13169 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13170 ; 80   |
                            13171 ; 81   |// Declare Memory Spaces To Use When Coding
                            13172 ; 82   |// A. Sector Buffers
                            13173 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13174 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13175 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13176 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13177 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13178 ; 88   |// B. Media DDI Memory
                            13179 ; 89   |#define MEDIA_DDI_MEM _Y
                            13180 ; 90   |
                            13181 ; 91   |
                            13182 ; 92   |
                            13183 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13184 ; 94   |// Examples of circular pointers:
                            13185 ; 95   |//    INT CIRC cpiVarName
                            13186 ; 96   |//    DWORD CIRC cpdwVarName
                            13187 ; 97   |
                            13188 ; 98   |#define RETCODE INT                 // rcVarName
                            13189 ; 99   |
                            13190 ; 100  |// generic bitfield structure
                            13191 ; 101  |struct Bitfield {
                            13192 ; 102  |    unsigned int B0  :1;
                            13193 ; 103  |    unsigned int B1  :1;
                            13194 ; 104  |    unsigned int B2  :1;
                            13195 ; 105  |    unsigned int B3  :1;
                            13196 ; 106  |    unsigned int B4  :1;
                            13197 ; 107  |    unsigned int B5  :1;
                            13198 ; 108  |    unsigned int B6  :1;
                            13199 ; 109  |    unsigned int B7  :1;
                            13200 ; 110  |    unsigned int B8  :1;
                            13201 ; 111  |    unsigned int B9  :1;
                            13202 ; 112  |    unsigned int B10 :1;
                            13203 ; 113  |    unsigned int B11 :1;
                            13204 ; 114  |    unsigned int B12 :1;
                            13205 ; 115  |    unsigned int B13 :1;
                            13206 ; 116  |    unsigned int B14 :1;
                            13207 ; 117  |    unsigned int B15 :1;
                            13208 ; 118  |    unsigned int B16 :1;
                            13209 ; 119  |    unsigned int B17 :1;
                            13210 ; 120  |    unsigned int B18 :1;
                            13211 ; 121  |    unsigned int B19 :1;
                            13212 ; 122  |    unsigned int B20 :1;
                            13213 ; 123  |    unsigned int B21 :1;
                            13214 ; 124  |    unsigned int B22 :1;
                            13215 ; 125  |    unsigned int B23 :1;
                            13216 ; 126  |};
                            13217 ; 127  |
                            13218 ; 128  |union BitInt {
                            13219 ; 129  |        struct Bitfield B;
                            13220 ; 130  |        int        I;
                            13221 ; 131  |};
                            13222 ; 132  |
                            13223 ; 133  |#define MAX_MSG_LENGTH 10
                            13224 ; 134  |struct CMessage
                            13225 ; 135  |{
                            13226 ; 136  |        unsigned int m_uLength;
                            13227 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13228 ; 138  |};
                            13229 ; 139  |
                            13230 ; 140  |typedef struct {
                            13231 ; 141  |    WORD m_wLength;
                            13232 ; 142  |    WORD m_wMessage;
                            13233 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13234 ; 144  |} Message;
                            13235 ; 145  |
                            13236 ; 146  |struct MessageQueueDescriptor
                            13237 ; 147  |{
                            13238 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13239 ; 149  |        int m_iModulo;
                            13240 ; 150  |        int m_iSize;
                            13241 ; 151  |        int *m_pHead;
                            13242 ; 152  |        int *m_pTail;
                            13243 ; 153  |};
                            13244 ; 154  |
                            13245 ; 155  |struct ModuleEntry
                            13246 ; 156  |{
                            13247 ; 157  |    int m_iSignaledEventMask;
                            13248 ; 158  |    int m_iWaitEventMask;
                            13249 ; 159  |    int m_iResourceOfCode;
                            13250 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13251 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13252 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13253 ; 163  |    int m_uTimeOutHigh;
                            13254 ; 164  |    int m_uTimeOutLow;
                            13255 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13256 ; 166  |};
                            13257 ; 167  |
                            13258 ; 168  |union WaitMask{
                            13259 ; 169  |    struct B{
                            13260 ; 170  |        unsigned int m_bNone     :1;
                            13261 ; 171  |        unsigned int m_bMessage  :1;
                            13262 ; 172  |        unsigned int m_bTimer    :1;
                            13263 ; 173  |        unsigned int m_bButton   :1;
                            13264 ; 174  |    } B;
                            13265 ; 175  |    int I;
                            13266 ; 176  |} ;
                            13267 ; 177  |
                            13268 ; 178  |
                            13269 ; 179  |struct Button {
                            13270 ; 180  |        WORD wButtonEvent;
                            13271 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13272 ; 182  |};
                            13273 ; 183  |
                            13274 ; 184  |struct Message {
                            13275 ; 185  |        WORD wMsgLength;
                            13276 ; 186  |        WORD wMsgCommand;
                            13277 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13278 ; 188  |};
                            13279 ; 189  |
                            13280 ; 190  |union EventTypes {
                            13281 ; 191  |        struct CMessage msg;
                            13282 ; 192  |        struct Button Button ;
                            13283 ; 193  |        struct Message Message;
                            13284 ; 194  |};
                            13285 ; 195  |
                            13286 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13287 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13288 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13289 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13290 ; 200  |
                            13291 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13292 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13293 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13294 ; 204  |
                            13295 ; 205  |#if DEBUG
                            13296 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13297 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13298 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13299 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13300 ; 210  |#define DebugBuildAssert(x)    
                            13301 ; 211  |#endif
                            13302 ; 212  |
                            13303 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13304 ; 214  |//  #pragma asm
                            13305 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13306 ; 216  |//  #pragma endasm
                            13307 ; 217  |
                            13308 ; 218  |
                            13309 ; 219  |#ifdef COLOR_262K
                            13310 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13311 ; 221  |#elif defined(COLOR_65K)
                            13312 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13313 ; 223  |#else
                            13314 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13315 ; 225  |#endif
                            13316 ; 226  |    
                            13317 ; 227  |#endif // #ifndef _TYPES_H
                            13318 
                            13320 
                            13321 ; 31   |
                            13322 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13323 ; 33   |
                            13324 ; 34   |//   SPI STMP3500 Registers 
                            13325 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            13326 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13327 ; 37   |
                            13328 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            13329 ; 39   |
                            13330 ; 40   |
                            13331 ; 41   |
                            13332 ; 42   |// /////////////////////////////////////////////
                            13333 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            13334 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            13335 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            13336 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            13337 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            13338 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            13339 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            13340 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            13341 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            13342 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            13343 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            13344 ; 54   |
                            13345 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            13346 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            13347 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            13348 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            13349 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            13350 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            13351 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            13352 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            13353 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            13354 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            13355 ; 65   |
                            13356 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            13357 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13358 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            13359 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            13360 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            13361 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            13362 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            13363 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            13364 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            13365 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                            13366 ; 76   |
                            13367 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            13368 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            13369 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            13370 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            13371 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            13372 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            13373 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            13374 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            13375 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            13376 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            13377 ; 87   |
                            13378 ; 88   |typedef union               
                            13379 ; 89   |{
                            13380 ; 90   |    struct {
                            13381 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            13382 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            13383 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            13384 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            13385 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            13386 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            13387 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            13388 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            13389 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            13390 ; 100  |    } B;
                            13391 ; 101  |
                            13392 ; 102  |    int I;
                            13393 ; 103  |    unsigned int U;
                            13394 ; 104  |} spcsr_type;
                            13395 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            13396 ; 106  |
                            13397 ; 107  |// /////////////////////////////////////////////
                            13398 ; 108  |// //  SPI Data Register Bit Definitions
                            13399 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            13400 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            13401 ; 111  |
                            13402 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            13403 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            13404 ; 114  |
                            13405 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            13406 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            13407 ; 117  |
                            13408 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            13409 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            13410 ; 120  |
                            13411 ; 121  |typedef union               
                            13412 ; 122  |{
                            13413 ; 123  |    struct {
                            13414 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            13415 ; 125  |    } B;
                            13416 ; 126  |
                            13417 ; 127  |    int I;
                            13418 ; 128  |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13419 ; 129  |} spdr_type;
                            13420 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            13421 ; 131  |
                            13422 ; 132  |
                            13423 ; 133  |#endif
                            13424 ; 134  |
                            13425 ; 135  |
                            13426 
                            13428 
                            13429 ; 32   |#include "regsswizzle.h"
                            13430 
                            13432 
                            13433 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13434 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            13435 ; 3    |//;; Filename    : regsswizzle.inc
                            13436 ; 4    |//;; Description : Register definitions for Swizzle interface
                            13437 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13438 ; 6    |
                            13439 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            13440 ; 8    |// The following naming conventions are followed in this file.
                            13441 ; 9    |// All registers are named using the format...
                            13442 ; 10   |//     HW_<module>_<regname>
                            13443 ; 11   |// where <module> is the module name which can be any of the following...
                            13444 ; 12   |//     USB20
                            13445 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            13446 ; 14   |// module name includes a number starting from 0 for the first instance of
                            13447 ; 15   |// that module)
                            13448 ; 16   |// <regname> is the specific register within that module
                            13449 ; 17   |// We also define the following...
                            13450 ; 18   |//     HW_<module>_<regname>_BITPOS
                            13451 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13452 ; 20   |//     HW_<module>_<regname>_SETMASK
                            13453 ; 21   |// which does something else, and
                            13454 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            13455 ; 23   |// which does something else.
                            13456 ; 24   |// Other rules
                            13457 ; 25   |//     All caps
                            13458 ; 26   |//     Numeric identifiers start at 0
                            13459 ; 27   |#if !(defined(regsswizzleinc))
                            13460 ; 28   |#define regsswizzleinc 1
                            13461 ; 29   |
                            13462 ; 30   |#include "types.h"
                            13463 
                            13465 
                            13466 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13467 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13468 ; 3    |//
                            13469 ; 4    |// Filename: types.h
                            13470 ; 5    |// Description: Standard data types
                            13471 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13472 ; 7    |
                            13473 ; 8    |#ifndef _TYPES_H
                            13474 ; 9    |#define _TYPES_H
                            13475 ; 10   |
                            13476 ; 11   |// TODO:  move this outta here!
                            13477 ; 12   |#if !defined(NOERROR)
                            13478 ; 13   |#define NOERROR 0
                            13479 ; 14   |#define SUCCESS 0
                            13480 ; 15   |#endif 
                            13481 ; 16   |#if !defined(SUCCESS)
                            13482 ; 17   |#define SUCCESS  0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13483 ; 18   |#endif
                            13484 ; 19   |#if !defined(ERROR)
                            13485 ; 20   |#define ERROR   -1
                            13486 ; 21   |#endif
                            13487 ; 22   |#if !defined(FALSE)
                            13488 ; 23   |#define FALSE 0
                            13489 ; 24   |#endif
                            13490 ; 25   |#if !defined(TRUE)
                            13491 ; 26   |#define TRUE  1
                            13492 ; 27   |#endif
                            13493 ; 28   |
                            13494 ; 29   |#if !defined(NULL)
                            13495 ; 30   |#define NULL 0
                            13496 ; 31   |#endif
                            13497 ; 32   |
                            13498 ; 33   |#define MAX_INT     0x7FFFFF
                            13499 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13500 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13501 ; 36   |#define MAX_ULONG   (-1) 
                            13502 ; 37   |
                            13503 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13504 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13505 ; 40   |
                            13506 ; 41   |
                            13507 ; 42   |#define BYTE    unsigned char       // btVarName
                            13508 ; 43   |#define CHAR    signed char         // cVarName
                            13509 ; 44   |#define USHORT  unsigned short      // usVarName
                            13510 ; 45   |#define SHORT   unsigned short      // sVarName
                            13511 ; 46   |#define WORD    unsigned int        // wVarName
                            13512 ; 47   |#define INT     signed int          // iVarName
                            13513 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13514 ; 49   |#define LONG    signed long         // lVarName
                            13515 ; 50   |#define BOOL    unsigned int        // bVarName
                            13516 ; 51   |#define FRACT   _fract              // frVarName
                            13517 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13518 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13519 ; 54   |#define FLOAT   float               // fVarName
                            13520 ; 55   |#define DBL     double              // dVarName
                            13521 ; 56   |#define ENUM    enum                // eVarName
                            13522 ; 57   |#define CMX     _complex            // cmxVarName
                            13523 ; 58   |typedef WORD UCS3;                   // 
                            13524 ; 59   |
                            13525 ; 60   |#define UINT16  unsigned short
                            13526 ; 61   |#define UINT8   unsigned char   
                            13527 ; 62   |#define UINT32  unsigned long
                            13528 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13529 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13530 ; 65   |#define WCHAR   UINT16
                            13531 ; 66   |
                            13532 ; 67   |//UINT128 is 16 bytes or 6 words
                            13533 ; 68   |typedef struct UINT128_3500 {   
                            13534 ; 69   |    int val[6];     
                            13535 ; 70   |} UINT128_3500;
                            13536 ; 71   |
                            13537 ; 72   |#define UINT128   UINT128_3500
                            13538 ; 73   |
                            13539 ; 74   |// Little endian word packed byte strings:   
                            13540 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13541 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13542 ; 77   |// Little endian word packed byte strings:   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13543 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13544 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13545 ; 80   |
                            13546 ; 81   |// Declare Memory Spaces To Use When Coding
                            13547 ; 82   |// A. Sector Buffers
                            13548 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13549 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13550 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13551 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13552 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13553 ; 88   |// B. Media DDI Memory
                            13554 ; 89   |#define MEDIA_DDI_MEM _Y
                            13555 ; 90   |
                            13556 ; 91   |
                            13557 ; 92   |
                            13558 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13559 ; 94   |// Examples of circular pointers:
                            13560 ; 95   |//    INT CIRC cpiVarName
                            13561 ; 96   |//    DWORD CIRC cpdwVarName
                            13562 ; 97   |
                            13563 ; 98   |#define RETCODE INT                 // rcVarName
                            13564 ; 99   |
                            13565 ; 100  |// generic bitfield structure
                            13566 ; 101  |struct Bitfield {
                            13567 ; 102  |    unsigned int B0  :1;
                            13568 ; 103  |    unsigned int B1  :1;
                            13569 ; 104  |    unsigned int B2  :1;
                            13570 ; 105  |    unsigned int B3  :1;
                            13571 ; 106  |    unsigned int B4  :1;
                            13572 ; 107  |    unsigned int B5  :1;
                            13573 ; 108  |    unsigned int B6  :1;
                            13574 ; 109  |    unsigned int B7  :1;
                            13575 ; 110  |    unsigned int B8  :1;
                            13576 ; 111  |    unsigned int B9  :1;
                            13577 ; 112  |    unsigned int B10 :1;
                            13578 ; 113  |    unsigned int B11 :1;
                            13579 ; 114  |    unsigned int B12 :1;
                            13580 ; 115  |    unsigned int B13 :1;
                            13581 ; 116  |    unsigned int B14 :1;
                            13582 ; 117  |    unsigned int B15 :1;
                            13583 ; 118  |    unsigned int B16 :1;
                            13584 ; 119  |    unsigned int B17 :1;
                            13585 ; 120  |    unsigned int B18 :1;
                            13586 ; 121  |    unsigned int B19 :1;
                            13587 ; 122  |    unsigned int B20 :1;
                            13588 ; 123  |    unsigned int B21 :1;
                            13589 ; 124  |    unsigned int B22 :1;
                            13590 ; 125  |    unsigned int B23 :1;
                            13591 ; 126  |};
                            13592 ; 127  |
                            13593 ; 128  |union BitInt {
                            13594 ; 129  |        struct Bitfield B;
                            13595 ; 130  |        int        I;
                            13596 ; 131  |};
                            13597 ; 132  |
                            13598 ; 133  |#define MAX_MSG_LENGTH 10
                            13599 ; 134  |struct CMessage
                            13600 ; 135  |{
                            13601 ; 136  |        unsigned int m_uLength;
                            13602 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13603 ; 138  |};
                            13604 ; 139  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13605 ; 140  |typedef struct {
                            13606 ; 141  |    WORD m_wLength;
                            13607 ; 142  |    WORD m_wMessage;
                            13608 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13609 ; 144  |} Message;
                            13610 ; 145  |
                            13611 ; 146  |struct MessageQueueDescriptor
                            13612 ; 147  |{
                            13613 ; 148  |        int *m_pBase;
                            13614 ; 149  |        int m_iModulo;
                            13615 ; 150  |        int m_iSize;
                            13616 ; 151  |        int *m_pHead;
                            13617 ; 152  |        int *m_pTail;
                            13618 ; 153  |};
                            13619 ; 154  |
                            13620 ; 155  |struct ModuleEntry
                            13621 ; 156  |{
                            13622 ; 157  |    int m_iSignaledEventMask;
                            13623 ; 158  |    int m_iWaitEventMask;
                            13624 ; 159  |    int m_iResourceOfCode;
                            13625 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13626 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13627 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13628 ; 163  |    int m_uTimeOutHigh;
                            13629 ; 164  |    int m_uTimeOutLow;
                            13630 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13631 ; 166  |};
                            13632 ; 167  |
                            13633 ; 168  |union WaitMask{
                            13634 ; 169  |    struct B{
                            13635 ; 170  |        unsigned int m_bNone     :1;
                            13636 ; 171  |        unsigned int m_bMessage  :1;
                            13637 ; 172  |        unsigned int m_bTimer    :1;
                            13638 ; 173  |        unsigned int m_bButton   :1;
                            13639 ; 174  |    } B;
                            13640 ; 175  |    int I;
                            13641 ; 176  |} ;
                            13642 ; 177  |
                            13643 ; 178  |
                            13644 ; 179  |struct Button {
                            13645 ; 180  |        WORD wButtonEvent;
                            13646 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13647 ; 182  |};
                            13648 ; 183  |
                            13649 ; 184  |struct Message {
                            13650 ; 185  |        WORD wMsgLength;
                            13651 ; 186  |        WORD wMsgCommand;
                            13652 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13653 ; 188  |};
                            13654 ; 189  |
                            13655 ; 190  |union EventTypes {
                            13656 ; 191  |        struct CMessage msg;
                            13657 ; 192  |        struct Button Button ;
                            13658 ; 193  |        struct Message Message;
                            13659 ; 194  |};
                            13660 ; 195  |
                            13661 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13662 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13663 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13664 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13665 ; 200  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13666 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13667 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13668 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13669 ; 204  |
                            13670 ; 205  |#if DEBUG
                            13671 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13672 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13673 ; 208  |#else 
                            13674 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13675 ; 210  |#define DebugBuildAssert(x)    
                            13676 ; 211  |#endif
                            13677 ; 212  |
                            13678 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13679 ; 214  |//  #pragma asm
                            13680 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13681 ; 216  |//  #pragma endasm
                            13682 ; 217  |
                            13683 ; 218  |
                            13684 ; 219  |#ifdef COLOR_262K
                            13685 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13686 ; 221  |#elif defined(COLOR_65K)
                            13687 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13688 ; 223  |#else
                            13689 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13690 ; 225  |#endif
                            13691 ; 226  |    
                            13692 ; 227  |#endif // #ifndef _TYPES_H
                            13693 
                            13695 
                            13696 ; 31   |
                            13697 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13698 ; 33   |
                            13699 ; 34   |//   SWIZZLE STMP3500 Registers 
                            13700 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            13701 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13702 ; 37   |
                            13703 ; 38   |
                            13704 ; 39   |
                            13705 ; 40   |
                            13706 ; 41   |
                            13707 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            13708 ; 43   |
                            13709 ; 44   |
                            13710 ; 45   |
                            13711 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            13712 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            13713 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            13714 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            13715 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            13716 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            13717 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            13718 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            13719 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            13720 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            13721 ; 56   |
                            13722 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            13723 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            13724 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13725 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            13726 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            13727 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            13728 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            13729 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            13730 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            13731 ; 66   |
                            13732 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            13733 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            13734 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            13735 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            13736 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            13737 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            13738 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            13739 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            13740 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            13741 ; 76   |
                            13742 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            13743 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            13744 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            13745 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            13746 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            13747 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            13748 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            13749 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            13750 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            13751 ; 86   |
                            13752 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            13753 ; 88   |//  Bit Manipulation Unit Registers
                            13754 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            13755 ; 90   |typedef union
                            13756 ; 91   |{
                            13757 ; 92   |    struct
                            13758 ; 93   |    {
                            13759 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            13760 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            13761 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            13762 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            13763 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            13764 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            13765 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            13766 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            13767 ; 102  |    } B;
                            13768 ; 103  |    int I;
                            13769 ; 104  |    unsigned U;
                            13770 ; 105  |} swizzlecsr1_type;
                            13771 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            13772 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            13773 ; 108  |
                            13774 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            13775 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            13776 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13777 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            13778 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            13779 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            13780 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            13781 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            13782 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            13783 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                            13784 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            13785 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            13786 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            13787 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            13788 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            13789 ; 124  |
                            13790 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            13791 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            13792 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            13793 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            13794 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            13795 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            13796 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            13797 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            13798 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            13799 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            13800 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            13801 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            13802 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            13803 ; 138  |
                            13804 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            13805 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            13806 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            13807 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            13808 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            13809 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            13810 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            13811 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            13812 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            13813 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            13814 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            13815 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            13816 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            13817 ; 152  |
                            13818 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            13819 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            13820 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            13821 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            13822 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            13823 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            13824 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            13825 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13826 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            13827 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            13828 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            13829 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            13830 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            13831 ; 166  |
                            13832 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            13833 ; 168  |typedef union
                            13834 ; 169  |{
                            13835 ; 170  |    struct
                            13836 ; 171  |    {
                            13837 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            13838 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            13839 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            13840 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            13841 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            13842 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            13843 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            13844 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            13845 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            13846 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            13847 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            13848 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            13849 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            13850 ; 185  |    } B;
                            13851 ; 186  |    unsigned int I;
                            13852 ; 187  |    unsigned int U;
                            13853 ; 188  |} swizzlecsr2_type;
                            13854 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            13855 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            13856 ; 191  |
                            13857 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            13858 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            13859 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            13860 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            13861 ; 196  |
                            13862 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            13863 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            13864 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            13865 ; 200  |
                            13866 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            13867 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            13868 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            13869 ; 204  |
                            13870 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            13871 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            13872 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            13873 ; 208  |
                            13874 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            13875 ; 210  |typedef union
                            13876 ; 211  |{
                            13877 ; 212  |    struct
                            13878 ; 213  |    {
                            13879 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            13880 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            13881 ; 216  |    } B;
                            13882 ; 217  |    int I;
                            13883 ; 218  |    unsigned U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13884 ; 219  |} swizzlesizer_type;
                            13885 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            13886 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            13887 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                            13888 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            13889 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            13890 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            13891 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            13892 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            13893 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            13894 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            13895 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            13896 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            13897 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            13898 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            13899 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            13900 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            13901 ; 236  |
                            13902 ; 237  |
                            13903 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            13904 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            13905 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            13906 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            13907 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            13908 ; 243  |
                            13909 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            13910 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            13911 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            13912 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            13913 ; 248  |
                            13914 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            13915 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            13916 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            13917 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            13918 ; 253  |
                            13919 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            13920 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            13921 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            13922 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            13923 ; 258  |
                            13924 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            13925 ; 260  |typedef union
                            13926 ; 261  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13927 ; 262  |    struct
                            13928 ; 263  |    {
                            13929 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            13930 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            13931 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            13932 ; 267  |    } B;
                            13933 ; 268  |    int I;
                            13934 ; 269  |    unsigned U;
                            13935 ; 270  |} swizzlediv3ur_type;
                            13936 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            13937 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            13938 ; 273  |
                            13939 ; 274  |#endif
                            13940 ; 275  |
                            13941 
                            13943 
                            13944 ; 33   |#include "regssdram.h"
                            13945 
                            13947 
                            13948 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13949 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            13950 ; 3    |//;  File        : regssdram.inc
                            13951 ; 4    |//;  Description : Mixed Signal IP Register definition
                            13952 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13953 ; 6    |
                            13954 ; 7    |// The following naming conventions are followed in this file.
                            13955 ; 8    |// All registers are named using the format...
                            13956 ; 9    |//     HW_<module>_<regname>
                            13957 ; 10   |// where <module> is the module name which can be any of the following...
                            13958 ; 11   |//     SYSTEM
                            13959 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            13960 ; 13   |// module name includes a number starting from 0 for the first instance of
                            13961 ; 14   |// that module)
                            13962 ; 15   |// <regname> is the specific register within that module
                            13963 ; 16   |// We also define the following...
                            13964 ; 17   |//     HW_<module>_<regname>_BITPOS
                            13965 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            13966 ; 19   |//     HW_<module>_<regname>_SETMASK
                            13967 ; 20   |// which does something else, and
                            13968 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            13969 ; 22   |// which does something else.
                            13970 ; 23   |// Other rules
                            13971 ; 24   |//     All caps
                            13972 ; 25   |//     Numeric identifiers start at 0
                            13973 ; 26   |
                            13974 ; 27   |#if !(defined(regssdraminc))
                            13975 ; 28   |#define regssdraminc 1
                            13976 ; 29   |
                            13977 ; 30   |#include "types.h"
                            13978 
                            13980 
                            13981 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13982 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13983 ; 3    |//
                            13984 ; 4    |// Filename: types.h
                            13985 ; 5    |// Description: Standard data types
                            13986 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13987 ; 7    |
                            13988 ; 8    |#ifndef _TYPES_H
                            13989 ; 9    |#define _TYPES_H
                            13990 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13991 ; 11   |// TODO:  move this outta here!
                            13992 ; 12   |#if !defined(NOERROR)
                            13993 ; 13   |#define NOERROR 0
                            13994 ; 14   |#define SUCCESS 0
                            13995 ; 15   |#endif 
                            13996 ; 16   |#if !defined(SUCCESS)
                            13997 ; 17   |#define SUCCESS  0
                            13998 ; 18   |#endif
                            13999 ; 19   |#if !defined(ERROR)
                            14000 ; 20   |#define ERROR   -1
                            14001 ; 21   |#endif
                            14002 ; 22   |#if !defined(FALSE)
                            14003 ; 23   |#define FALSE 0
                            14004 ; 24   |#endif
                            14005 ; 25   |#if !defined(TRUE)
                            14006 ; 26   |#define TRUE  1
                            14007 ; 27   |#endif
                            14008 ; 28   |
                            14009 ; 29   |#if !defined(NULL)
                            14010 ; 30   |#define NULL 0
                            14011 ; 31   |#endif
                            14012 ; 32   |
                            14013 ; 33   |#define MAX_INT     0x7FFFFF
                            14014 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14015 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14016 ; 36   |#define MAX_ULONG   (-1) 
                            14017 ; 37   |
                            14018 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14019 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14020 ; 40   |
                            14021 ; 41   |
                            14022 ; 42   |#define BYTE    unsigned char       // btVarName
                            14023 ; 43   |#define CHAR    signed char         // cVarName
                            14024 ; 44   |#define USHORT  unsigned short      // usVarName
                            14025 ; 45   |#define SHORT   unsigned short      // sVarName
                            14026 ; 46   |#define WORD    unsigned int        // wVarName
                            14027 ; 47   |#define INT     signed int          // iVarName
                            14028 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14029 ; 49   |#define LONG    signed long         // lVarName
                            14030 ; 50   |#define BOOL    unsigned int        // bVarName
                            14031 ; 51   |#define FRACT   _fract              // frVarName
                            14032 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14033 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14034 ; 54   |#define FLOAT   float               // fVarName
                            14035 ; 55   |#define DBL     double              // dVarName
                            14036 ; 56   |#define ENUM    enum                // eVarName
                            14037 ; 57   |#define CMX     _complex            // cmxVarName
                            14038 ; 58   |typedef WORD UCS3;                   // 
                            14039 ; 59   |
                            14040 ; 60   |#define UINT16  unsigned short
                            14041 ; 61   |#define UINT8   unsigned char   
                            14042 ; 62   |#define UINT32  unsigned long
                            14043 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14044 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14045 ; 65   |#define WCHAR   UINT16
                            14046 ; 66   |
                            14047 ; 67   |//UINT128 is 16 bytes or 6 words
                            14048 ; 68   |typedef struct UINT128_3500 {   
                            14049 ; 69   |    int val[6];     
                            14050 ; 70   |} UINT128_3500;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14051 ; 71   |
                            14052 ; 72   |#define UINT128   UINT128_3500
                            14053 ; 73   |
                            14054 ; 74   |// Little endian word packed byte strings:   
                            14055 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14056 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14057 ; 77   |// Little endian word packed byte strings:   
                            14058 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14059 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14060 ; 80   |
                            14061 ; 81   |// Declare Memory Spaces To Use When Coding
                            14062 ; 82   |// A. Sector Buffers
                            14063 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14064 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14065 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14066 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14067 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14068 ; 88   |// B. Media DDI Memory
                            14069 ; 89   |#define MEDIA_DDI_MEM _Y
                            14070 ; 90   |
                            14071 ; 91   |
                            14072 ; 92   |
                            14073 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14074 ; 94   |// Examples of circular pointers:
                            14075 ; 95   |//    INT CIRC cpiVarName
                            14076 ; 96   |//    DWORD CIRC cpdwVarName
                            14077 ; 97   |
                            14078 ; 98   |#define RETCODE INT                 // rcVarName
                            14079 ; 99   |
                            14080 ; 100  |// generic bitfield structure
                            14081 ; 101  |struct Bitfield {
                            14082 ; 102  |    unsigned int B0  :1;
                            14083 ; 103  |    unsigned int B1  :1;
                            14084 ; 104  |    unsigned int B2  :1;
                            14085 ; 105  |    unsigned int B3  :1;
                            14086 ; 106  |    unsigned int B4  :1;
                            14087 ; 107  |    unsigned int B5  :1;
                            14088 ; 108  |    unsigned int B6  :1;
                            14089 ; 109  |    unsigned int B7  :1;
                            14090 ; 110  |    unsigned int B8  :1;
                            14091 ; 111  |    unsigned int B9  :1;
                            14092 ; 112  |    unsigned int B10 :1;
                            14093 ; 113  |    unsigned int B11 :1;
                            14094 ; 114  |    unsigned int B12 :1;
                            14095 ; 115  |    unsigned int B13 :1;
                            14096 ; 116  |    unsigned int B14 :1;
                            14097 ; 117  |    unsigned int B15 :1;
                            14098 ; 118  |    unsigned int B16 :1;
                            14099 ; 119  |    unsigned int B17 :1;
                            14100 ; 120  |    unsigned int B18 :1;
                            14101 ; 121  |    unsigned int B19 :1;
                            14102 ; 122  |    unsigned int B20 :1;
                            14103 ; 123  |    unsigned int B21 :1;
                            14104 ; 124  |    unsigned int B22 :1;
                            14105 ; 125  |    unsigned int B23 :1;
                            14106 ; 126  |};
                            14107 ; 127  |
                            14108 ; 128  |union BitInt {
                            14109 ; 129  |        struct Bitfield B;
                            14110 ; 130  |        int        I;
                            14111 ; 131  |};
                            14112 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14113 ; 133  |#define MAX_MSG_LENGTH 10
                            14114 ; 134  |struct CMessage
                            14115 ; 135  |{
                            14116 ; 136  |        unsigned int m_uLength;
                            14117 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14118 ; 138  |};
                            14119 ; 139  |
                            14120 ; 140  |typedef struct {
                            14121 ; 141  |    WORD m_wLength;
                            14122 ; 142  |    WORD m_wMessage;
                            14123 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14124 ; 144  |} Message;
                            14125 ; 145  |
                            14126 ; 146  |struct MessageQueueDescriptor
                            14127 ; 147  |{
                            14128 ; 148  |        int *m_pBase;
                            14129 ; 149  |        int m_iModulo;
                            14130 ; 150  |        int m_iSize;
                            14131 ; 151  |        int *m_pHead;
                            14132 ; 152  |        int *m_pTail;
                            14133 ; 153  |};
                            14134 ; 154  |
                            14135 ; 155  |struct ModuleEntry
                            14136 ; 156  |{
                            14137 ; 157  |    int m_iSignaledEventMask;
                            14138 ; 158  |    int m_iWaitEventMask;
                            14139 ; 159  |    int m_iResourceOfCode;
                            14140 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14141 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14142 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14143 ; 163  |    int m_uTimeOutHigh;
                            14144 ; 164  |    int m_uTimeOutLow;
                            14145 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14146 ; 166  |};
                            14147 ; 167  |
                            14148 ; 168  |union WaitMask{
                            14149 ; 169  |    struct B{
                            14150 ; 170  |        unsigned int m_bNone     :1;
                            14151 ; 171  |        unsigned int m_bMessage  :1;
                            14152 ; 172  |        unsigned int m_bTimer    :1;
                            14153 ; 173  |        unsigned int m_bButton   :1;
                            14154 ; 174  |    } B;
                            14155 ; 175  |    int I;
                            14156 ; 176  |} ;
                            14157 ; 177  |
                            14158 ; 178  |
                            14159 ; 179  |struct Button {
                            14160 ; 180  |        WORD wButtonEvent;
                            14161 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14162 ; 182  |};
                            14163 ; 183  |
                            14164 ; 184  |struct Message {
                            14165 ; 185  |        WORD wMsgLength;
                            14166 ; 186  |        WORD wMsgCommand;
                            14167 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14168 ; 188  |};
                            14169 ; 189  |
                            14170 ; 190  |union EventTypes {
                            14171 ; 191  |        struct CMessage msg;
                            14172 ; 192  |        struct Button Button ;
                            14173 ; 193  |        struct Message Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14174 ; 194  |};
                            14175 ; 195  |
                            14176 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14177 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14178 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14179 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14180 ; 200  |
                            14181 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14182 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14183 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14184 ; 204  |
                            14185 ; 205  |#if DEBUG
                            14186 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14187 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14188 ; 208  |#else 
                            14189 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14190 ; 210  |#define DebugBuildAssert(x)    
                            14191 ; 211  |#endif
                            14192 ; 212  |
                            14193 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14194 ; 214  |//  #pragma asm
                            14195 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14196 ; 216  |//  #pragma endasm
                            14197 ; 217  |
                            14198 ; 218  |
                            14199 ; 219  |#ifdef COLOR_262K
                            14200 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14201 ; 221  |#elif defined(COLOR_65K)
                            14202 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14203 ; 223  |#else
                            14204 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14205 ; 225  |#endif
                            14206 ; 226  |    
                            14207 ; 227  |#endif // #ifndef _TYPES_H
                            14208 
                            14210 
                            14211 ; 31   |
                            14212 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            14213 ; 33   |
                            14214 ; 34   |
                            14215 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            14216 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            14217 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            14218 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            14219 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            14220 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            14221 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            14222 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            14223 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            14224 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            14225 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            14226 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            14227 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            14228 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            14229 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            14230 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            14231 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            14232 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14233 ; 53   |
                            14234 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            14235 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            14236 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            14237 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            14238 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            14239 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            14240 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            14241 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            14242 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            14243 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            14244 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            14245 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            14246 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            14247 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            14248 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            14249 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            14250 ; 70   |
                            14251 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            14252 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            14253 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            14254 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            14255 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            14256 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            14257 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            14258 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            14259 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            14260 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            14261 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            14262 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            14263 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            14264 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            14265 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            14266 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            14267 ; 87   |
                            14268 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            14269 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            14270 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            14271 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            14272 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            14273 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            14274 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            14275 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            14276 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            14277 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            14278 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            14279 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            14280 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14281 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            14282 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            14283 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            14284 ; 104  |
                            14285 ; 105  |typedef union               
                            14286 ; 106  |{
                            14287 ; 107  |    struct {
                            14288 ; 108  |        int SDRAMEN                     :1;
                            14289 ; 109  |        int IE                          :1;
                            14290 ; 110  |        int RNW                         :1;
                            14291 ; 111  |        int KICK                        :1;
                            14292 ; 112  |        int LM                          :1;
                            14293 ; 113  |        int ISTAT                       :1;
                            14294 ; 114  |        int PWDN                        :1;
                            14295 ; 115  |        int RSVD                        :1;
                            14296 ; 116  |        int SBYTE                       :2;
                            14297 ; 117  |        int MEM                         :2;
                            14298 ; 118  |        int BIGE                        :1;
                            14299 ; 119  |        int ASIZE                       :3;
                            14300 ; 120  |        int UKICK                       :1;
                            14301 ; 121  |        int DIV                         :4;
                            14302 ; 122  |        int MULTI                       :1;
                            14303 ; 123  |        int SDRAM                       :1;
                            14304 ; 124  |        int SIGN                        :1;
                            14305 ; 125  |    } B;
                            14306 ; 126  |    int I;
                            14307 ; 127  |} sdramcsr_type;
                            14308 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            14309 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            14310 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            14311 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            14312 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            14313 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            14314 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            14315 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            14316 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            14317 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            14318 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            14319 ; 139  |
                            14320 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            14321 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            14322 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            14323 ; 143  |
                            14324 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            14325 ; 145  |
                            14326 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            14327 ; 147  |
                            14328 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            14329 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            14330 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            14331 ; 151  |
                            14332 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            14333 ; 153  |
                            14334 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            14335 ; 155  |
                            14336 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            14337 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            14338 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            14339 ; 159  |
                            14340 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            14341 ; 161  |
                            14342 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14343 ; 163  |
                            14344 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            14345 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            14346 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            14347 ; 167  |
                            14348 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            14349 ; 169  |
                            14350 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            14351 ; 171  |
                            14352 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            14353 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            14354 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            14355 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            14356 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            14357 ; 177  |
                            14358 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            14359 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            14360 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            14361 ; 181  |
                            14362 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            14363 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            14364 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            14365 ; 185  |
                            14366 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            14367 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            14368 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            14369 ; 189  |
                            14370 ; 190  |typedef union               
                            14371 ; 191  |{
                            14372 ; 192  |    struct {
                            14373 ; 193  |        int INIT                :16;
                            14374 ; 194  |        int TRP                 :4;
                            14375 ; 195  |        int TRFC                :4;
                            14376 ; 196  |    } B;
                            14377 ; 197  |    int I;
                            14378 ; 198  |} sdramtimer1_type;
                            14379 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            14380 ; 200  |
                            14381 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            14382 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            14383 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            14384 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            14385 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            14386 ; 206  |
                            14387 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            14388 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            14389 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            14390 ; 210  |
                            14391 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            14392 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            14393 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            14394 ; 214  |
                            14395 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            14396 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            14397 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            14398 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14399 ; 219  |typedef union               
                            14400 ; 220  |{
                            14401 ; 221  |    struct {
                            14402 ; 222  |        int TXSR                :4;
                            14403 ; 223  |        int TREF                :12;
                            14404 ; 224  |        int TRCD                :4;
                            14405 ; 225  |        int RSVD                :4; 
                            14406 ; 226  |    } B;
                            14407 ; 227  |    int I;
                            14408 ; 228  |} sdramtimer2_type;
                            14409 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            14410 ; 230  |
                            14411 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14412 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            14413 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            14414 ; 234  |
                            14415 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            14416 ; 236  |
                            14417 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            14418 ; 238  |
                            14419 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            14420 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            14421 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            14422 ; 242  |
                            14423 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            14424 ; 244  |
                            14425 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            14426 ; 246  |
                            14427 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            14428 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            14429 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            14430 ; 250  |
                            14431 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            14432 ; 252  |
                            14433 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            14434 ; 254  |
                            14435 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            14436 ; 256  |
                            14437 ; 257  |typedef union               
                            14438 ; 258  |{
                            14439 ; 259  |    struct {
                            14440 ; 260  |        int VALUE               :14;
                            14441 ; 261  |        int RSVD                :10; 
                            14442 ; 262  |    } B;
                            14443 ; 263  |    int I;
                            14444 ; 264  |} sdrammode_type;
                            14445 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            14446 ; 266  |
                            14447 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            14448 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            14449 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            14450 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            14451 ; 271  |
                            14452 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            14453 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            14454 ; 274  |
                            14455 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            14456 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            14457 ; 277  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14458 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            14459 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            14460 ; 280  |
                            14461 ; 281  |typedef union               
                            14462 ; 282  |{
                            14463 ; 283  |    struct {
                            14464 ; 284  |        int COLWIDTH               :4;
                            14465 ; 285  |        int ROWWIDTH               :4; 
                            14466 ; 286  |    } B;
                            14467 ; 287  |    int I;
                            14468 ; 288  |} sdramtype_type;
                            14469 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            14470 ; 290  |
                            14471 ; 291  |#endif
                            14472 ; 292  |
                            14473 ; 293  |
                            14474 ; 294  |
                            14475 ; 295  |
                            14476 ; 296  |
                            14477 ; 297  |
                            14478 
                            14480 
                            14481 ; 34   |#include "regstb.h"
                            14482 
                            14484 
                            14485 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14486 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            14487 ; 3    |// Filename: regstb.inc
                            14488 ; 4    |// Description: Register definitions for Trace Buffer
                            14489 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14490 ; 6    |// The following naming conventions are followed in this file.
                            14491 ; 7    |// All registers are named using the format...
                            14492 ; 8    |//     HW_<module>_<regname>
                            14493 ; 9    |// where <module> is the module name which can be any of the following...
                            14494 ; 10   |//     USB20
                            14495 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14496 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14497 ; 13   |// that module)
                            14498 ; 14   |// <regname> is the specific register within that module
                            14499 ; 15   |// We also define the following...
                            14500 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14501 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14502 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14503 ; 19   |// which does something else, and
                            14504 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14505 ; 21   |// which does something else.
                            14506 ; 22   |// Other rules
                            14507 ; 23   |//     All caps
                            14508 ; 24   |//     Numeric identifiers start at 0
                            14509 ; 25   |#if !(defined(regstbinc))
                            14510 ; 26   |#define regstbinc 1
                            14511 ; 27   |
                            14512 ; 28   |#include "types.h"
                            14513 
                            14515 
                            14516 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14517 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14518 ; 3    |//
                            14519 ; 4    |// Filename: types.h
                            14520 ; 5    |// Description: Standard data types
                            14521 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14522 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14523 ; 8    |#ifndef _TYPES_H
                            14524 ; 9    |#define _TYPES_H
                            14525 ; 10   |
                            14526 ; 11   |// TODO:  move this outta here!
                            14527 ; 12   |#if !defined(NOERROR)
                            14528 ; 13   |#define NOERROR 0
                            14529 ; 14   |#define SUCCESS 0
                            14530 ; 15   |#endif 
                            14531 ; 16   |#if !defined(SUCCESS)
                            14532 ; 17   |#define SUCCESS  0
                            14533 ; 18   |#endif
                            14534 ; 19   |#if !defined(ERROR)
                            14535 ; 20   |#define ERROR   -1
                            14536 ; 21   |#endif
                            14537 ; 22   |#if !defined(FALSE)
                            14538 ; 23   |#define FALSE 0
                            14539 ; 24   |#endif
                            14540 ; 25   |#if !defined(TRUE)
                            14541 ; 26   |#define TRUE  1
                            14542 ; 27   |#endif
                            14543 ; 28   |
                            14544 ; 29   |#if !defined(NULL)
                            14545 ; 30   |#define NULL 0
                            14546 ; 31   |#endif
                            14547 ; 32   |
                            14548 ; 33   |#define MAX_INT     0x7FFFFF
                            14549 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14550 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14551 ; 36   |#define MAX_ULONG   (-1) 
                            14552 ; 37   |
                            14553 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14554 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14555 ; 40   |
                            14556 ; 41   |
                            14557 ; 42   |#define BYTE    unsigned char       // btVarName
                            14558 ; 43   |#define CHAR    signed char         // cVarName
                            14559 ; 44   |#define USHORT  unsigned short      // usVarName
                            14560 ; 45   |#define SHORT   unsigned short      // sVarName
                            14561 ; 46   |#define WORD    unsigned int        // wVarName
                            14562 ; 47   |#define INT     signed int          // iVarName
                            14563 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14564 ; 49   |#define LONG    signed long         // lVarName
                            14565 ; 50   |#define BOOL    unsigned int        // bVarName
                            14566 ; 51   |#define FRACT   _fract              // frVarName
                            14567 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14568 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14569 ; 54   |#define FLOAT   float               // fVarName
                            14570 ; 55   |#define DBL     double              // dVarName
                            14571 ; 56   |#define ENUM    enum                // eVarName
                            14572 ; 57   |#define CMX     _complex            // cmxVarName
                            14573 ; 58   |typedef WORD UCS3;                   // 
                            14574 ; 59   |
                            14575 ; 60   |#define UINT16  unsigned short
                            14576 ; 61   |#define UINT8   unsigned char   
                            14577 ; 62   |#define UINT32  unsigned long
                            14578 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14579 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14580 ; 65   |#define WCHAR   UINT16
                            14581 ; 66   |
                            14582 ; 67   |//UINT128 is 16 bytes or 6 words
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14583 ; 68   |typedef struct UINT128_3500 {   
                            14584 ; 69   |    int val[6];     
                            14585 ; 70   |} UINT128_3500;
                            14586 ; 71   |
                            14587 ; 72   |#define UINT128   UINT128_3500
                            14588 ; 73   |
                            14589 ; 74   |// Little endian word packed byte strings:   
                            14590 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14591 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14592 ; 77   |// Little endian word packed byte strings:   
                            14593 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14594 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14595 ; 80   |
                            14596 ; 81   |// Declare Memory Spaces To Use When Coding
                            14597 ; 82   |// A. Sector Buffers
                            14598 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14599 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14600 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14601 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14602 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14603 ; 88   |// B. Media DDI Memory
                            14604 ; 89   |#define MEDIA_DDI_MEM _Y
                            14605 ; 90   |
                            14606 ; 91   |
                            14607 ; 92   |
                            14608 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14609 ; 94   |// Examples of circular pointers:
                            14610 ; 95   |//    INT CIRC cpiVarName
                            14611 ; 96   |//    DWORD CIRC cpdwVarName
                            14612 ; 97   |
                            14613 ; 98   |#define RETCODE INT                 // rcVarName
                            14614 ; 99   |
                            14615 ; 100  |// generic bitfield structure
                            14616 ; 101  |struct Bitfield {
                            14617 ; 102  |    unsigned int B0  :1;
                            14618 ; 103  |    unsigned int B1  :1;
                            14619 ; 104  |    unsigned int B2  :1;
                            14620 ; 105  |    unsigned int B3  :1;
                            14621 ; 106  |    unsigned int B4  :1;
                            14622 ; 107  |    unsigned int B5  :1;
                            14623 ; 108  |    unsigned int B6  :1;
                            14624 ; 109  |    unsigned int B7  :1;
                            14625 ; 110  |    unsigned int B8  :1;
                            14626 ; 111  |    unsigned int B9  :1;
                            14627 ; 112  |    unsigned int B10 :1;
                            14628 ; 113  |    unsigned int B11 :1;
                            14629 ; 114  |    unsigned int B12 :1;
                            14630 ; 115  |    unsigned int B13 :1;
                            14631 ; 116  |    unsigned int B14 :1;
                            14632 ; 117  |    unsigned int B15 :1;
                            14633 ; 118  |    unsigned int B16 :1;
                            14634 ; 119  |    unsigned int B17 :1;
                            14635 ; 120  |    unsigned int B18 :1;
                            14636 ; 121  |    unsigned int B19 :1;
                            14637 ; 122  |    unsigned int B20 :1;
                            14638 ; 123  |    unsigned int B21 :1;
                            14639 ; 124  |    unsigned int B22 :1;
                            14640 ; 125  |    unsigned int B23 :1;
                            14641 ; 126  |};
                            14642 ; 127  |
                            14643 ; 128  |union BitInt {
                            14644 ; 129  |        struct Bitfield B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14645 ; 130  |        int        I;
                            14646 ; 131  |};
                            14647 ; 132  |
                            14648 ; 133  |#define MAX_MSG_LENGTH 10
                            14649 ; 134  |struct CMessage
                            14650 ; 135  |{
                            14651 ; 136  |        unsigned int m_uLength;
                            14652 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14653 ; 138  |};
                            14654 ; 139  |
                            14655 ; 140  |typedef struct {
                            14656 ; 141  |    WORD m_wLength;
                            14657 ; 142  |    WORD m_wMessage;
                            14658 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14659 ; 144  |} Message;
                            14660 ; 145  |
                            14661 ; 146  |struct MessageQueueDescriptor
                            14662 ; 147  |{
                            14663 ; 148  |        int *m_pBase;
                            14664 ; 149  |        int m_iModulo;
                            14665 ; 150  |        int m_iSize;
                            14666 ; 151  |        int *m_pHead;
                            14667 ; 152  |        int *m_pTail;
                            14668 ; 153  |};
                            14669 ; 154  |
                            14670 ; 155  |struct ModuleEntry
                            14671 ; 156  |{
                            14672 ; 157  |    int m_iSignaledEventMask;
                            14673 ; 158  |    int m_iWaitEventMask;
                            14674 ; 159  |    int m_iResourceOfCode;
                            14675 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14676 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14677 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14678 ; 163  |    int m_uTimeOutHigh;
                            14679 ; 164  |    int m_uTimeOutLow;
                            14680 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14681 ; 166  |};
                            14682 ; 167  |
                            14683 ; 168  |union WaitMask{
                            14684 ; 169  |    struct B{
                            14685 ; 170  |        unsigned int m_bNone     :1;
                            14686 ; 171  |        unsigned int m_bMessage  :1;
                            14687 ; 172  |        unsigned int m_bTimer    :1;
                            14688 ; 173  |        unsigned int m_bButton   :1;
                            14689 ; 174  |    } B;
                            14690 ; 175  |    int I;
                            14691 ; 176  |} ;
                            14692 ; 177  |
                            14693 ; 178  |
                            14694 ; 179  |struct Button {
                            14695 ; 180  |        WORD wButtonEvent;
                            14696 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14697 ; 182  |};
                            14698 ; 183  |
                            14699 ; 184  |struct Message {
                            14700 ; 185  |        WORD wMsgLength;
                            14701 ; 186  |        WORD wMsgCommand;
                            14702 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14703 ; 188  |};
                            14704 ; 189  |
                            14705 ; 190  |union EventTypes {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14706 ; 191  |        struct CMessage msg;
                            14707 ; 192  |        struct Button Button ;
                            14708 ; 193  |        struct Message Message;
                            14709 ; 194  |};
                            14710 ; 195  |
                            14711 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14712 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14713 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14714 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14715 ; 200  |
                            14716 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14717 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14718 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14719 ; 204  |
                            14720 ; 205  |#if DEBUG
                            14721 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14722 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14723 ; 208  |#else 
                            14724 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14725 ; 210  |#define DebugBuildAssert(x)    
                            14726 ; 211  |#endif
                            14727 ; 212  |
                            14728 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14729 ; 214  |//  #pragma asm
                            14730 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14731 ; 216  |//  #pragma endasm
                            14732 ; 217  |
                            14733 ; 218  |
                            14734 ; 219  |#ifdef COLOR_262K
                            14735 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14736 ; 221  |#elif defined(COLOR_65K)
                            14737 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14738 ; 223  |#else
                            14739 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14740 ; 225  |#endif
                            14741 ; 226  |    
                            14742 ; 227  |#endif // #ifndef _TYPES_H
                            14743 
                            14745 
                            14746 ; 29   |
                            14747 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14748 ; 31   |
                            14749 ; 32   |//   Trace Buffer STMP Registers 
                            14750 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            14751 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14752 ; 35   |
                            14753 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            14754 ; 37   |
                            14755 ; 38   |
                            14756 ; 39   |
                            14757 ; 40   |
                            14758 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            14759 ; 42   |
                            14760 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            14761 ; 44   |
                            14762 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            14763 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            14764 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14765 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            14766 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            14767 ; 50   |
                            14768 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            14769 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            14770 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            14771 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            14772 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            14773 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            14774 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            14775 ; 58   |
                            14776 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            14777 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            14778 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            14779 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            14780 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            14781 ; 64   |
                            14782 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            14783 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            14784 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            14785 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            14786 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            14787 ; 70   |
                            14788 ; 71   |typedef union               
                            14789 ; 72   |{
                            14790 ; 73   |    struct {
                            14791 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            14792 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            14793 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            14794 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            14795 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            14796 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            14797 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            14798 ; 81   |    } B;
                            14799 ; 82   |    int I;
                            14800 ; 83   |    unsigned int U;
                            14801 ; 84   |} tb_cfg_type;
                            14802 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            14803 ; 86   |
                            14804 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            14805 ; 88   |
                            14806 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            14807 ; 90   |
                            14808 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            14809 ; 92   |
                            14810 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            14811 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            14812 ; 95   |
                            14813 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            14814 ; 97   |
                            14815 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            14816 ; 99   |
                            14817 ; 100  |typedef union               
                            14818 ; 101  |{
                            14819 ; 102  |    struct {
                            14820 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14821 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            14822 ; 105  |    } B;
                            14823 ; 106  |    int I;
                            14824 ; 107  |    unsigned int U;
                            14825 ; 108  |} tb_bar_type;
                            14826 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            14827 ; 110  |
                            14828 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            14829 ; 112  |
                            14830 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            14831 ; 114  |
                            14832 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            14833 ; 116  |
                            14834 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            14835 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            14836 ; 119  |
                            14837 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            14838 ; 121  |
                            14839 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            14840 ; 123  |
                            14841 ; 124  |typedef union               
                            14842 ; 125  |{
                            14843 ; 126  |    struct {
                            14844 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            14845 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            14846 ; 129  |    } B;
                            14847 ; 130  |    int I;
                            14848 ; 131  |    unsigned int U;
                            14849 ; 132  |} tb_mod_type;
                            14850 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            14851 ; 134  |
                            14852 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            14853 ; 136  |
                            14854 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            14855 ; 138  |
                            14856 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            14857 ; 140  |
                            14858 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            14859 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            14860 ; 143  |
                            14861 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            14862 ; 145  |
                            14863 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            14864 ; 147  |
                            14865 ; 148  |typedef union               
                            14866 ; 149  |{
                            14867 ; 150  |    struct {
                            14868 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            14869 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            14870 ; 153  |    } B;
                            14871 ; 154  |    int I;
                            14872 ; 155  |    unsigned int U;
                            14873 ; 156  |} tb_cir_type;
                            14874 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            14875 ; 158  |
                            14876 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            14877 ; 160  |
                            14878 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14879 ; 162  |
                            14880 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            14881 ; 164  |
                            14882 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            14883 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            14884 ; 167  |
                            14885 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            14886 ; 169  |
                            14887 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            14888 ; 171  |
                            14889 ; 172  |typedef union               
                            14890 ; 173  |{
                            14891 ; 174  |    struct {
                            14892 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            14893 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            14894 ; 177  |    } B;
                            14895 ; 178  |    int I;
                            14896 ; 179  |    unsigned int U;
                            14897 ; 180  |} tb_obc_type;
                            14898 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            14899 ; 182  |
                            14900 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            14901 ; 184  |
                            14902 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            14903 ; 186  |
                            14904 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            14905 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            14906 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            14907 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            14908 ; 191  |
                            14909 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            14910 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            14911 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            14912 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            14913 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            14914 ; 197  |
                            14915 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            14916 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            14917 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            14918 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            14919 ; 202  |
                            14920 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            14921 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            14922 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            14923 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            14924 ; 207  |
                            14925 ; 208  |typedef union               
                            14926 ; 209  |{
                            14927 ; 210  |    struct {
                            14928 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            14929 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            14930 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            14931 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            14932 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            14933 ; 216  |    } B;
                            14934 ; 217  |    int I;
                            14935 ; 218  |    unsigned int U;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14936 ; 219  |} tb_tcs_type;
                            14937 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            14938 ; 221  |
                            14939 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            14940 ; 223  |
                            14941 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            14942 ; 225  |
                            14943 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            14944 ; 227  |
                            14945 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            14946 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            14947 ; 230  |
                            14948 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            14949 ; 232  |
                            14950 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            14951 ; 234  |
                            14952 ; 235  |typedef union               
                            14953 ; 236  |{
                            14954 ; 237  |    struct {
                            14955 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            14956 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            14957 ; 240  |    } B;
                            14958 ; 241  |    int I;
                            14959 ; 242  |    unsigned int U;
                            14960 ; 243  |} tb_tvr_type;
                            14961 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            14962 ; 245  |
                            14963 ; 246  |
                            14964 ; 247  |
                            14965 ; 248  |#endif
                            14966 ; 249  |
                            14967 ; 250  |
                            14968 ; 251  |
                            14969 ; 252  |
                            14970 ; 253  |
                            14971 ; 254  |
                            14972 ; 255  |
                            14973 ; 256  |
                            14974 ; 257  |
                            14975 ; 258  |
                            14976 ; 259  |
                            14977 ; 260  |
                            14978 ; 261  |
                            14979 ; 262  |
                            14980 ; 263  |
                            14981 ; 264  |
                            14982 ; 265  |
                            14983 
                            14985 
                            14986 ; 35   |#include "regstimer.h"
                            14987 
                            14989 
                            14990 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14991 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            14992 ; 3    |// Filename: regstimer.inc
                            14993 ; 4    |// Description: Register definitions for  Timers interface
                            14994 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14995 ; 6    |// The following naming conventions are followed in this file.
                            14996 ; 7    |// All registers are named using the format...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14997 ; 8    |//     HW_<module>_<regname>
                            14998 ; 9    |// where <module> is the module name which can be any of the following...
                            14999 ; 10   |//     USB20
                            15000 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            15001 ; 12   |// module name includes a number starting from 0 for the first instance of
                            15002 ; 13   |// that module)
                            15003 ; 14   |// <regname> is the specific register within that module
                            15004 ; 15   |// We also define the following...
                            15005 ; 16   |//     HW_<module>_<regname>_BITPOS
                            15006 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15007 ; 18   |//     HW_<module>_<regname>_SETMASK
                            15008 ; 19   |// which does something else, and
                            15009 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            15010 ; 21   |// which does something else.
                            15011 ; 22   |// Other rules
                            15012 ; 23   |//     All caps
                            15013 ; 24   |//     Numeric identifiers start at 0
                            15014 ; 25   |#if !(defined(regstimerinc))
                            15015 ; 26   |#define regstimerinc 1
                            15016 ; 27   |
                            15017 ; 28   |#include "types.h"
                            15018 
                            15020 
                            15021 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15022 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15023 ; 3    |//
                            15024 ; 4    |// Filename: types.h
                            15025 ; 5    |// Description: Standard data types
                            15026 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15027 ; 7    |
                            15028 ; 8    |#ifndef _TYPES_H
                            15029 ; 9    |#define _TYPES_H
                            15030 ; 10   |
                            15031 ; 11   |// TODO:  move this outta here!
                            15032 ; 12   |#if !defined(NOERROR)
                            15033 ; 13   |#define NOERROR 0
                            15034 ; 14   |#define SUCCESS 0
                            15035 ; 15   |#endif 
                            15036 ; 16   |#if !defined(SUCCESS)
                            15037 ; 17   |#define SUCCESS  0
                            15038 ; 18   |#endif
                            15039 ; 19   |#if !defined(ERROR)
                            15040 ; 20   |#define ERROR   -1
                            15041 ; 21   |#endif
                            15042 ; 22   |#if !defined(FALSE)
                            15043 ; 23   |#define FALSE 0
                            15044 ; 24   |#endif
                            15045 ; 25   |#if !defined(TRUE)
                            15046 ; 26   |#define TRUE  1
                            15047 ; 27   |#endif
                            15048 ; 28   |
                            15049 ; 29   |#if !defined(NULL)
                            15050 ; 30   |#define NULL 0
                            15051 ; 31   |#endif
                            15052 ; 32   |
                            15053 ; 33   |#define MAX_INT     0x7FFFFF
                            15054 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15055 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15056 ; 36   |#define MAX_ULONG   (-1) 
                            15057 ; 37   |
                            15058 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15059 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15060 ; 40   |
                            15061 ; 41   |
                            15062 ; 42   |#define BYTE    unsigned char       // btVarName
                            15063 ; 43   |#define CHAR    signed char         // cVarName
                            15064 ; 44   |#define USHORT  unsigned short      // usVarName
                            15065 ; 45   |#define SHORT   unsigned short      // sVarName
                            15066 ; 46   |#define WORD    unsigned int        // wVarName
                            15067 ; 47   |#define INT     signed int          // iVarName
                            15068 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15069 ; 49   |#define LONG    signed long         // lVarName
                            15070 ; 50   |#define BOOL    unsigned int        // bVarName
                            15071 ; 51   |#define FRACT   _fract              // frVarName
                            15072 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15073 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15074 ; 54   |#define FLOAT   float               // fVarName
                            15075 ; 55   |#define DBL     double              // dVarName
                            15076 ; 56   |#define ENUM    enum                // eVarName
                            15077 ; 57   |#define CMX     _complex            // cmxVarName
                            15078 ; 58   |typedef WORD UCS3;                   // 
                            15079 ; 59   |
                            15080 ; 60   |#define UINT16  unsigned short
                            15081 ; 61   |#define UINT8   unsigned char   
                            15082 ; 62   |#define UINT32  unsigned long
                            15083 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15084 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15085 ; 65   |#define WCHAR   UINT16
                            15086 ; 66   |
                            15087 ; 67   |//UINT128 is 16 bytes or 6 words
                            15088 ; 68   |typedef struct UINT128_3500 {   
                            15089 ; 69   |    int val[6];     
                            15090 ; 70   |} UINT128_3500;
                            15091 ; 71   |
                            15092 ; 72   |#define UINT128   UINT128_3500
                            15093 ; 73   |
                            15094 ; 74   |// Little endian word packed byte strings:   
                            15095 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15096 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15097 ; 77   |// Little endian word packed byte strings:   
                            15098 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15099 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15100 ; 80   |
                            15101 ; 81   |// Declare Memory Spaces To Use When Coding
                            15102 ; 82   |// A. Sector Buffers
                            15103 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15104 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15105 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15106 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15107 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15108 ; 88   |// B. Media DDI Memory
                            15109 ; 89   |#define MEDIA_DDI_MEM _Y
                            15110 ; 90   |
                            15111 ; 91   |
                            15112 ; 92   |
                            15113 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15114 ; 94   |// Examples of circular pointers:
                            15115 ; 95   |//    INT CIRC cpiVarName
                            15116 ; 96   |//    DWORD CIRC cpdwVarName
                            15117 ; 97   |
                            15118 ; 98   |#define RETCODE INT                 // rcVarName
                            15119 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15120 ; 100  |// generic bitfield structure
                            15121 ; 101  |struct Bitfield {
                            15122 ; 102  |    unsigned int B0  :1;
                            15123 ; 103  |    unsigned int B1  :1;
                            15124 ; 104  |    unsigned int B2  :1;
                            15125 ; 105  |    unsigned int B3  :1;
                            15126 ; 106  |    unsigned int B4  :1;
                            15127 ; 107  |    unsigned int B5  :1;
                            15128 ; 108  |    unsigned int B6  :1;
                            15129 ; 109  |    unsigned int B7  :1;
                            15130 ; 110  |    unsigned int B8  :1;
                            15131 ; 111  |    unsigned int B9  :1;
                            15132 ; 112  |    unsigned int B10 :1;
                            15133 ; 113  |    unsigned int B11 :1;
                            15134 ; 114  |    unsigned int B12 :1;
                            15135 ; 115  |    unsigned int B13 :1;
                            15136 ; 116  |    unsigned int B14 :1;
                            15137 ; 117  |    unsigned int B15 :1;
                            15138 ; 118  |    unsigned int B16 :1;
                            15139 ; 119  |    unsigned int B17 :1;
                            15140 ; 120  |    unsigned int B18 :1;
                            15141 ; 121  |    unsigned int B19 :1;
                            15142 ; 122  |    unsigned int B20 :1;
                            15143 ; 123  |    unsigned int B21 :1;
                            15144 ; 124  |    unsigned int B22 :1;
                            15145 ; 125  |    unsigned int B23 :1;
                            15146 ; 126  |};
                            15147 ; 127  |
                            15148 ; 128  |union BitInt {
                            15149 ; 129  |        struct Bitfield B;
                            15150 ; 130  |        int        I;
                            15151 ; 131  |};
                            15152 ; 132  |
                            15153 ; 133  |#define MAX_MSG_LENGTH 10
                            15154 ; 134  |struct CMessage
                            15155 ; 135  |{
                            15156 ; 136  |        unsigned int m_uLength;
                            15157 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15158 ; 138  |};
                            15159 ; 139  |
                            15160 ; 140  |typedef struct {
                            15161 ; 141  |    WORD m_wLength;
                            15162 ; 142  |    WORD m_wMessage;
                            15163 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15164 ; 144  |} Message;
                            15165 ; 145  |
                            15166 ; 146  |struct MessageQueueDescriptor
                            15167 ; 147  |{
                            15168 ; 148  |        int *m_pBase;
                            15169 ; 149  |        int m_iModulo;
                            15170 ; 150  |        int m_iSize;
                            15171 ; 151  |        int *m_pHead;
                            15172 ; 152  |        int *m_pTail;
                            15173 ; 153  |};
                            15174 ; 154  |
                            15175 ; 155  |struct ModuleEntry
                            15176 ; 156  |{
                            15177 ; 157  |    int m_iSignaledEventMask;
                            15178 ; 158  |    int m_iWaitEventMask;
                            15179 ; 159  |    int m_iResourceOfCode;
                            15180 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15181 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15182 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15183 ; 163  |    int m_uTimeOutHigh;
                            15184 ; 164  |    int m_uTimeOutLow;
                            15185 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15186 ; 166  |};
                            15187 ; 167  |
                            15188 ; 168  |union WaitMask{
                            15189 ; 169  |    struct B{
                            15190 ; 170  |        unsigned int m_bNone     :1;
                            15191 ; 171  |        unsigned int m_bMessage  :1;
                            15192 ; 172  |        unsigned int m_bTimer    :1;
                            15193 ; 173  |        unsigned int m_bButton   :1;
                            15194 ; 174  |    } B;
                            15195 ; 175  |    int I;
                            15196 ; 176  |} ;
                            15197 ; 177  |
                            15198 ; 178  |
                            15199 ; 179  |struct Button {
                            15200 ; 180  |        WORD wButtonEvent;
                            15201 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15202 ; 182  |};
                            15203 ; 183  |
                            15204 ; 184  |struct Message {
                            15205 ; 185  |        WORD wMsgLength;
                            15206 ; 186  |        WORD wMsgCommand;
                            15207 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15208 ; 188  |};
                            15209 ; 189  |
                            15210 ; 190  |union EventTypes {
                            15211 ; 191  |        struct CMessage msg;
                            15212 ; 192  |        struct Button Button ;
                            15213 ; 193  |        struct Message Message;
                            15214 ; 194  |};
                            15215 ; 195  |
                            15216 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15217 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15218 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15219 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15220 ; 200  |
                            15221 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15222 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15223 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15224 ; 204  |
                            15225 ; 205  |#if DEBUG
                            15226 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15227 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15228 ; 208  |#else 
                            15229 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15230 ; 210  |#define DebugBuildAssert(x)    
                            15231 ; 211  |#endif
                            15232 ; 212  |
                            15233 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15234 ; 214  |//  #pragma asm
                            15235 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15236 ; 216  |//  #pragma endasm
                            15237 ; 217  |
                            15238 ; 218  |
                            15239 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15240 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15241 ; 221  |#elif defined(COLOR_65K)
                            15242 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15243 ; 223  |#else
                            15244 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15245 ; 225  |#endif
                            15246 ; 226  |    
                            15247 ; 227  |#endif // #ifndef _TYPES_H
                            15248 
                            15250 
                            15251 ; 29   |
                            15252 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15253 ; 31   |//   TIMER STMP Registers 
                            15254 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15255 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            15256 ; 34   |
                            15257 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            15258 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            15259 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            15260 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            15261 ; 39   |
                            15262 ; 40   |#define HW_TIMER_NUMBER_0 0
                            15263 ; 41   |#define HW_TIMER_NUMBER_1 1
                            15264 ; 42   |#define HW_TIMER_NUMBER_2 2
                            15265 ; 43   |#define HW_TIMER_NUMBER_3 3
                            15266 ; 44   |
                            15267 ; 45   |#define HW_TMRCSR 0
                            15268 ; 46   |#define HW_TMRCNTR 1
                            15269 ; 47   |
                            15270 ; 48   |
                            15271 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            15272 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            15273 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            15274 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            15275 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            15276 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            15277 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            15278 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            15279 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            15280 ; 58   |
                            15281 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            15282 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            15283 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            15284 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            15285 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            15286 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            15287 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            15288 ; 66   |
                            15289 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            15290 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            15291 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            15292 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            15293 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15294 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            15295 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            15296 ; 74   |
                            15297 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            15298 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            15299 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            15300 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            15301 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            15302 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            15303 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            15304 ; 82   |
                            15305 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            15306 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            15307 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            15308 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            15309 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            15310 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            15311 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            15312 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            15313 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            15314 ; 92   |
                            15315 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            15316 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            15317 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            15318 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            15319 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            15320 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            15321 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            15322 ; 100  |
                            15323 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            15324 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            15325 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            15326 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            15327 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            15328 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            15329 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            15330 ; 108  |
                            15331 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            15332 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            15333 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            15334 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            15335 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            15336 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            15337 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            15338 ; 116  |
                            15339 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            15340 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            15341 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            15342 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            15343 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            15344 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            15345 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            15346 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15347 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            15348 ; 126  |
                            15349 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            15350 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            15351 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            15352 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            15353 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            15354 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            15355 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            15356 ; 134  |
                            15357 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            15358 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            15359 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            15360 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            15361 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            15362 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            15363 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            15364 ; 142  |
                            15365 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            15366 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            15367 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            15368 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            15369 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            15370 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            15371 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            15372 ; 150  |
                            15373 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            15374 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            15375 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            15376 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            15377 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            15378 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            15379 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            15380 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            15381 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            15382 ; 160  |
                            15383 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            15384 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            15385 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            15386 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            15387 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            15388 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            15389 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            15390 ; 168  |
                            15391 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            15392 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            15393 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            15394 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            15395 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15396 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            15397 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            15398 ; 176  |
                            15399 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            15400 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            15401 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            15402 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            15403 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            15404 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            15405 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            15406 ; 184  |
                            15407 ; 185  |typedef union               
                            15408 ; 186  |{
                            15409 ; 187  |    struct {
                            15410 ; 188  |       int TIMER_ENABLE              :1;
                            15411 ; 189  |       int TIMER_INT_EN              :1;
                            15412 ; 190  |       int INVERT                    :1;
                            15413 ; 191  |       int TIMER_CONTROL             :3;
                            15414 ; 192  |       int RSVD0                     :1;
                            15415 ; 193  |       int TIMER_STATUS              :1;
                            15416 ; 194  |       int TIMER_MODE                :2;
                            15417 ; 195  |       int RSVD1                     :13;
                            15418 ; 196  |       int CLKGT                     :1;
                            15419 ; 197  |    } B;
                            15420 ; 198  |    int I;
                            15421 ; 199  |} timercsr_type;
                            15422 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            15423 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            15424 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            15425 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            15426 ; 204  |
                            15427 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15428 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            15429 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            15430 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            15431 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            15432 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            15433 ; 211  |
                            15434 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            15435 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            15436 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            15437 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            15438 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            15439 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            15440 ; 218  |
                            15441 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            15442 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            15443 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            15444 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            15445 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            15446 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            15447 ; 225  |
                            15448 ; 226  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15449 ; 227  |{
                            15450 ; 228  |    struct {
                            15451 ; 229  |       int COUNT                    :24;
                            15452 ; 230  |    } B;
                            15453 ; 231  |    int I;
                            15454 ; 232  |} tmrcntr_type;
                            15455 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            15456 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            15457 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            15458 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            15459 ; 237  |
                            15460 ; 238  |
                            15461 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            15462 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            15463 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            15464 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            15465 ; 243  |
                            15466 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            15467 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            15468 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            15469 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            15470 ; 248  |
                            15471 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            15472 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            15473 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            15474 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            15475 ; 253  |
                            15476 ; 254  |// Timer enable
                            15477 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            15478 ; 256  |// Timer clock gating control
                            15479 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            15480 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            15481 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            15482 ; 260  |#endif
                            15483 ; 261  |
                            15484 ; 262  |
                            15485 ; 263  |
                            15486 ; 264  |
                            15487 
                            15489 
                            15490 ; 36   |#include "regsusb20.h"
                            15491 
                            15493 
                            15494 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15495 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            15496 ; 3    |//;  File        : regsusb20ip.inc
                            15497 ; 4    |//;  Description : USB20 IP Register definition
                            15498 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15499 ; 6    |
                            15500 ; 7    |// The following naming conventions are followed in this file.
                            15501 ; 8    |// All registers are named using the format...
                            15502 ; 9    |//     HW_<module>_<regname>
                            15503 ; 10   |// where <module> is the module name which can be any of the following...
                            15504 ; 11   |//     USB20
                            15505 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            15506 ; 13   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15507 ; 14   |// that module)
                            15508 ; 15   |// <regname> is the specific register within that module
                            15509 ; 16   |// We also define the following...
                            15510 ; 17   |//     HW_<module>_<regname>_BITPOS
                            15511 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15512 ; 19   |//     HW_<module>_<regname>_SETMASK
                            15513 ; 20   |// which does something else, and
                            15514 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            15515 ; 22   |// which does something else.
                            15516 ; 23   |// Other rules
                            15517 ; 24   |//     All caps
                            15518 ; 25   |//     Numeric identifiers start at 0
                            15519 ; 26   |
                            15520 ; 27   |#if !(defined(regsusb20inc))
                            15521 ; 28   |#define regsusb20inc 1
                            15522 ; 29   |
                            15523 ; 30   |#include "types.h"
                            15524 
                            15526 
                            15527 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15528 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15529 ; 3    |//
                            15530 ; 4    |// Filename: types.h
                            15531 ; 5    |// Description: Standard data types
                            15532 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15533 ; 7    |
                            15534 ; 8    |#ifndef _TYPES_H
                            15535 ; 9    |#define _TYPES_H
                            15536 ; 10   |
                            15537 ; 11   |// TODO:  move this outta here!
                            15538 ; 12   |#if !defined(NOERROR)
                            15539 ; 13   |#define NOERROR 0
                            15540 ; 14   |#define SUCCESS 0
                            15541 ; 15   |#endif 
                            15542 ; 16   |#if !defined(SUCCESS)
                            15543 ; 17   |#define SUCCESS  0
                            15544 ; 18   |#endif
                            15545 ; 19   |#if !defined(ERROR)
                            15546 ; 20   |#define ERROR   -1
                            15547 ; 21   |#endif
                            15548 ; 22   |#if !defined(FALSE)
                            15549 ; 23   |#define FALSE 0
                            15550 ; 24   |#endif
                            15551 ; 25   |#if !defined(TRUE)
                            15552 ; 26   |#define TRUE  1
                            15553 ; 27   |#endif
                            15554 ; 28   |
                            15555 ; 29   |#if !defined(NULL)
                            15556 ; 30   |#define NULL 0
                            15557 ; 31   |#endif
                            15558 ; 32   |
                            15559 ; 33   |#define MAX_INT     0x7FFFFF
                            15560 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15561 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15562 ; 36   |#define MAX_ULONG   (-1) 
                            15563 ; 37   |
                            15564 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15565 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15566 ; 40   |
                            15567 ; 41   |
                            15568 ; 42   |#define BYTE    unsigned char       // btVarName
                            15569 ; 43   |#define CHAR    signed char         // cVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15570 ; 44   |#define USHORT  unsigned short      // usVarName
                            15571 ; 45   |#define SHORT   unsigned short      // sVarName
                            15572 ; 46   |#define WORD    unsigned int        // wVarName
                            15573 ; 47   |#define INT     signed int          // iVarName
                            15574 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15575 ; 49   |#define LONG    signed long         // lVarName
                            15576 ; 50   |#define BOOL    unsigned int        // bVarName
                            15577 ; 51   |#define FRACT   _fract              // frVarName
                            15578 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15579 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15580 ; 54   |#define FLOAT   float               // fVarName
                            15581 ; 55   |#define DBL     double              // dVarName
                            15582 ; 56   |#define ENUM    enum                // eVarName
                            15583 ; 57   |#define CMX     _complex            // cmxVarName
                            15584 ; 58   |typedef WORD UCS3;                   // 
                            15585 ; 59   |
                            15586 ; 60   |#define UINT16  unsigned short
                            15587 ; 61   |#define UINT8   unsigned char   
                            15588 ; 62   |#define UINT32  unsigned long
                            15589 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15590 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15591 ; 65   |#define WCHAR   UINT16
                            15592 ; 66   |
                            15593 ; 67   |//UINT128 is 16 bytes or 6 words
                            15594 ; 68   |typedef struct UINT128_3500 {   
                            15595 ; 69   |    int val[6];     
                            15596 ; 70   |} UINT128_3500;
                            15597 ; 71   |
                            15598 ; 72   |#define UINT128   UINT128_3500
                            15599 ; 73   |
                            15600 ; 74   |// Little endian word packed byte strings:   
                            15601 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15602 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15603 ; 77   |// Little endian word packed byte strings:   
                            15604 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15605 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15606 ; 80   |
                            15607 ; 81   |// Declare Memory Spaces To Use When Coding
                            15608 ; 82   |// A. Sector Buffers
                            15609 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15610 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15611 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15612 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15613 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15614 ; 88   |// B. Media DDI Memory
                            15615 ; 89   |#define MEDIA_DDI_MEM _Y
                            15616 ; 90   |
                            15617 ; 91   |
                            15618 ; 92   |
                            15619 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            15620 ; 94   |// Examples of circular pointers:
                            15621 ; 95   |//    INT CIRC cpiVarName
                            15622 ; 96   |//    DWORD CIRC cpdwVarName
                            15623 ; 97   |
                            15624 ; 98   |#define RETCODE INT                 // rcVarName
                            15625 ; 99   |
                            15626 ; 100  |// generic bitfield structure
                            15627 ; 101  |struct Bitfield {
                            15628 ; 102  |    unsigned int B0  :1;
                            15629 ; 103  |    unsigned int B1  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15630 ; 104  |    unsigned int B2  :1;
                            15631 ; 105  |    unsigned int B3  :1;
                            15632 ; 106  |    unsigned int B4  :1;
                            15633 ; 107  |    unsigned int B5  :1;
                            15634 ; 108  |    unsigned int B6  :1;
                            15635 ; 109  |    unsigned int B7  :1;
                            15636 ; 110  |    unsigned int B8  :1;
                            15637 ; 111  |    unsigned int B9  :1;
                            15638 ; 112  |    unsigned int B10 :1;
                            15639 ; 113  |    unsigned int B11 :1;
                            15640 ; 114  |    unsigned int B12 :1;
                            15641 ; 115  |    unsigned int B13 :1;
                            15642 ; 116  |    unsigned int B14 :1;
                            15643 ; 117  |    unsigned int B15 :1;
                            15644 ; 118  |    unsigned int B16 :1;
                            15645 ; 119  |    unsigned int B17 :1;
                            15646 ; 120  |    unsigned int B18 :1;
                            15647 ; 121  |    unsigned int B19 :1;
                            15648 ; 122  |    unsigned int B20 :1;
                            15649 ; 123  |    unsigned int B21 :1;
                            15650 ; 124  |    unsigned int B22 :1;
                            15651 ; 125  |    unsigned int B23 :1;
                            15652 ; 126  |};
                            15653 ; 127  |
                            15654 ; 128  |union BitInt {
                            15655 ; 129  |        struct Bitfield B;
                            15656 ; 130  |        int        I;
                            15657 ; 131  |};
                            15658 ; 132  |
                            15659 ; 133  |#define MAX_MSG_LENGTH 10
                            15660 ; 134  |struct CMessage
                            15661 ; 135  |{
                            15662 ; 136  |        unsigned int m_uLength;
                            15663 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15664 ; 138  |};
                            15665 ; 139  |
                            15666 ; 140  |typedef struct {
                            15667 ; 141  |    WORD m_wLength;
                            15668 ; 142  |    WORD m_wMessage;
                            15669 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15670 ; 144  |} Message;
                            15671 ; 145  |
                            15672 ; 146  |struct MessageQueueDescriptor
                            15673 ; 147  |{
                            15674 ; 148  |        int *m_pBase;
                            15675 ; 149  |        int m_iModulo;
                            15676 ; 150  |        int m_iSize;
                            15677 ; 151  |        int *m_pHead;
                            15678 ; 152  |        int *m_pTail;
                            15679 ; 153  |};
                            15680 ; 154  |
                            15681 ; 155  |struct ModuleEntry
                            15682 ; 156  |{
                            15683 ; 157  |    int m_iSignaledEventMask;
                            15684 ; 158  |    int m_iWaitEventMask;
                            15685 ; 159  |    int m_iResourceOfCode;
                            15686 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15687 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15688 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15689 ; 163  |    int m_uTimeOutHigh;
                            15690 ; 164  |    int m_uTimeOutLow;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15691 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15692 ; 166  |};
                            15693 ; 167  |
                            15694 ; 168  |union WaitMask{
                            15695 ; 169  |    struct B{
                            15696 ; 170  |        unsigned int m_bNone     :1;
                            15697 ; 171  |        unsigned int m_bMessage  :1;
                            15698 ; 172  |        unsigned int m_bTimer    :1;
                            15699 ; 173  |        unsigned int m_bButton   :1;
                            15700 ; 174  |    } B;
                            15701 ; 175  |    int I;
                            15702 ; 176  |} ;
                            15703 ; 177  |
                            15704 ; 178  |
                            15705 ; 179  |struct Button {
                            15706 ; 180  |        WORD wButtonEvent;
                            15707 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15708 ; 182  |};
                            15709 ; 183  |
                            15710 ; 184  |struct Message {
                            15711 ; 185  |        WORD wMsgLength;
                            15712 ; 186  |        WORD wMsgCommand;
                            15713 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15714 ; 188  |};
                            15715 ; 189  |
                            15716 ; 190  |union EventTypes {
                            15717 ; 191  |        struct CMessage msg;
                            15718 ; 192  |        struct Button Button ;
                            15719 ; 193  |        struct Message Message;
                            15720 ; 194  |};
                            15721 ; 195  |
                            15722 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15723 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15724 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15725 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15726 ; 200  |
                            15727 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15728 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15729 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15730 ; 204  |
                            15731 ; 205  |#if DEBUG
                            15732 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15733 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15734 ; 208  |#else 
                            15735 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15736 ; 210  |#define DebugBuildAssert(x)    
                            15737 ; 211  |#endif
                            15738 ; 212  |
                            15739 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15740 ; 214  |//  #pragma asm
                            15741 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15742 ; 216  |//  #pragma endasm
                            15743 ; 217  |
                            15744 ; 218  |
                            15745 ; 219  |#ifdef COLOR_262K
                            15746 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15747 ; 221  |#elif defined(COLOR_65K)
                            15748 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15749 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15750 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15751 ; 225  |#endif
                            15752 ; 226  |    
                            15753 ; 227  |#endif // #ifndef _TYPES_H
                            15754 
                            15756 
                            15757 ; 31   |
                            15758 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15759 ; 33   |//   USB2.0 STMP Registers 
                            15760 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15761 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            15762 ; 36   |
                            15763 ; 37   |
                            15764 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            15765 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            15766 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            15767 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            15768 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            15769 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            15770 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            15771 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            15772 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            15773 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            15774 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            15775 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            15776 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            15777 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            15778 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            15779 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            15780 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            15781 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            15782 ; 56   |
                            15783 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            15784 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            15785 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            15786 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            15787 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            15788 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            15789 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            15790 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            15791 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            15792 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            15793 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            15794 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            15795 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            15796 ; 70   |
                            15797 ; 71   |
                            15798 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            15799 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            15800 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            15801 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            15802 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            15803 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            15804 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            15805 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            15806 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            15807 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            15808 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            15809 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            15810 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            15811 ; 85   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15812 ; 86   |typedef union               
                            15813 ; 87   |{
                            15814 ; 88   |    struct {
                            15815 ; 89   |        int USBEN          :1;
                            15816 ; 90   |        int WAKEUPIRQ      :1;
                            15817 ; 91   |        int WAKEUPIE       :1;
                            15818 ; 92   |        int VBUSCXIRQ      :1;
                            15819 ; 93   |        int VBUSCXIE       :1;
                            15820 ; 94   |        int VBUSDISCXIRQ   :1;
                            15821 ; 95   |        int VBUSDISCXIE    :1;
                            15822 ; 96   |        int CLKOFF         :1;
                            15823 ; 97   |        int SUSP           :1;
                            15824 ; 98   |        int SUSPF          :1;
                            15825 ; 99   |        int UTMITST        :1;
                            15826 ; 100  |        int ARCCONNECT     :1;
                            15827 ; 101  |        int PLUGGEDIN_EN   :1;
                            15828 ; 102  |        int PLUGGEDIN      :1;
                            15829 ; 103  |        int                :8;
                            15830 ; 104  |        int HOSTDISCONNECT :1;
                            15831 ; 105  |        int VBUSSENSE      :1;
                            15832 ; 106  |    } B;
                            15833 ; 107  |    int I;
                            15834 ; 108  |} usbcsr_type;
                            15835 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            15836 ; 110  |
                            15837 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            15838 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            15839 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            15840 ; 114  |
                            15841 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            15842 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            15843 ; 117  |
                            15844 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            15845 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            15846 ; 120  |
                            15847 ; 121  |typedef union               
                            15848 ; 122  |{
                            15849 ; 123  |    struct {
                            15850 ; 124  |        int ADD            :16;
                            15851 ; 125  |        int MEM            :2;
                            15852 ; 126  |        int                :6;
                            15853 ; 127  |    } B;
                            15854 ; 128  |    int I;
                            15855 ; 129  |} usbdmaoff_type;
                            15856 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            15857 ; 131  |
                            15858 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            15859 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            15860 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            15861 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            15862 ; 136  |
                            15863 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            15864 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            15865 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            15866 ; 140  |
                            15867 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            15868 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            15869 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            15870 ; 144  |
                            15871 ; 145  |typedef union               
                            15872 ; 146  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15873 ; 147  |    struct {
                            15874 ; 148  |        int ADD            :9;
                            15875 ; 149  |        int                :7;
                            15876 ; 150  |        int RWB            :1;
                            15877 ; 151  |        int                :14;
                            15878 ; 152  |        int KICK           :1;
                            15879 ; 153  |    } B;
                            15880 ; 154  |    int I;
                            15881 ; 155  |} usbarcaccess_type;
                            15882 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            15883 ; 157  |
                            15884 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            15885 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            15886 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            15887 ; 161  |
                            15888 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            15889 ; 163  |
                            15890 ; 164  |typedef union               
                            15891 ; 165  |{
                            15892 ; 166  |    struct {
                            15893 ; 167  |        int DATA           :16;
                            15894 ; 168  |        int                :8;
                            15895 ; 169  |    } B;
                            15896 ; 170  |    int I;
                            15897 ; 171  |} usbarcdatalow_type;
                            15898 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            15899 ; 173  |
                            15900 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            15901 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            15902 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            15903 ; 177  |
                            15904 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            15905 ; 179  |
                            15906 ; 180  |typedef union               
                            15907 ; 181  |{
                            15908 ; 182  |    struct {
                            15909 ; 183  |        int DATA           :16;
                            15910 ; 184  |        int                :8;
                            15911 ; 185  |    } B;
                            15912 ; 186  |    int I;
                            15913 ; 187  |} usbarcdatahigh_type;
                            15914 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            15915 ; 189  |
                            15916 ; 190  |
                            15917 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15918 ; 192  |//   USB2.0 ARC Registers 
                            15919 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15920 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            15921 ; 195  |
                            15922 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            15923 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            15924 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            15925 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            15926 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            15927 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            15928 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            15929 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            15930 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            15931 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            15932 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15933 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            15934 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            15935 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            15936 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            15937 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            15938 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            15939 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            15940 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            15941 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            15942 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            15943 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            15944 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            15945 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            15946 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            15947 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            15948 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            15949 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            15950 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            15951 ; 225  |
                            15952 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            15953 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            15954 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            15955 ; 229  |
                            15956 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            15957 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            15958 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            15959 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            15960 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            15961 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            15962 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            15963 ; 237  |
                            15964 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            15965 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            15966 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            15967 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            15968 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            15969 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            15970 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            15971 ; 245  |
                            15972 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            15973 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            15974 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            15975 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            15976 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            15977 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            15978 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            15979 ; 253  |
                            15980 ; 254  |typedef union               
                            15981 ; 255  |{
                            15982 ; 256  |    struct {
                            15983 ; 257  |        int N_PORTS         :4;
                            15984 ; 258  |        int PPC             :1;
                            15985 ; 259  |        int                 :3;
                            15986 ; 260  |        int N_PCC           :4;
                            15987 ; 261  |        int N_CC            :4;
                            15988 ; 262  |        int PI              :1;
                            15989 ; 263  |        int                 :3;
                            15990 ; 264  |        int N_PTT           :4;
                            15991 ; 265  |        int N_TT            :4;
                            15992 ; 266  |        int                 :20;
                            15993 ; 267  |    } B;
                            15994 ; 268  |    DWORD I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15995 ; 269  |} hcsparams_type;
                            15996 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            15997 ; 271  |
                            15998 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            15999 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            16000 ; 274  |
                            16001 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            16002 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            16003 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            16004 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            16005 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            16006 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            16007 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            16008 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            16009 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            16010 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            16011 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            16012 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            16013 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            16014 ; 288  |
                            16015 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            16016 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            16017 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            16018 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            16019 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            16020 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            16021 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            16022 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            16023 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            16024 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            16025 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            16026 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            16027 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            16028 ; 302  |
                            16029 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            16030 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            16031 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            16032 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            16033 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            16034 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            16035 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            16036 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            16037 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            16038 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            16039 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            16040 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            16041 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            16042 ; 316  |
                            16043 ; 317  |typedef union               
                            16044 ; 318  |{
                            16045 ; 319  |    struct {
                            16046 ; 320  |        int RS              :1;
                            16047 ; 321  |        int RST             :1;
                            16048 ; 322  |        int FS0             :1;
                            16049 ; 323  |        int FS1             :1;
                            16050 ; 324  |        int PSE             :1;
                            16051 ; 325  |        int ASE             :1;
                            16052 ; 326  |        int IAA             :1;
                            16053 ; 327  |        int LR              :1;
                            16054 ; 328  |        int ASP0            :1;
                            16055 ; 329  |        int ASP1            :1;
                            16056 ; 330  |        int                 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16057 ; 331  |        int ASPE            :1;
                            16058 ; 332  |        int                 :3;
                            16059 ; 333  |        int FS2             :1;
                            16060 ; 334  |        int ITC             :8;
                            16061 ; 335  |        int                 :24;
                            16062 ; 336  |    } B;
                            16063 ; 337  |    DWORD I;
                            16064 ; 338  |} usbcmd_type;
                            16065 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            16066 ; 340  |
                            16067 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            16068 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            16069 ; 343  |
                            16070 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            16071 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            16072 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            16073 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            16074 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            16075 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            16076 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            16077 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            16078 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            16079 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            16080 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            16081 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            16082 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            16083 ; 357  |
                            16084 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            16085 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            16086 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            16087 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            16088 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            16089 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            16090 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            16091 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            16092 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            16093 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            16094 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            16095 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            16096 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            16097 ; 371  |
                            16098 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            16099 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            16100 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            16101 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            16102 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            16103 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            16104 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            16105 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            16106 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            16107 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            16108 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            16109 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            16110 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            16111 ; 385  |
                            16112 ; 386  |
                            16113 ; 387  |typedef union               
                            16114 ; 388  |{
                            16115 ; 389  |    struct {
                            16116 ; 390  |        int UI              :1;
                            16117 ; 391  |        int UEI             :1;
                            16118 ; 392  |        int PCI             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16119 ; 393  |        int FRI             :1;
                            16120 ; 394  |        int SEI             :1;
                            16121 ; 395  |        int AAI             :1;
                            16122 ; 396  |        int URI             :1;
                            16123 ; 397  |        int STI             :1;
                            16124 ; 398  |        int SLI             :1;
                            16125 ; 399  |        int                 :3;
                            16126 ; 400  |        int HCH             :1;
                            16127 ; 401  |        int RCL             :1;
                            16128 ; 402  |        int PS              :1;
                            16129 ; 403  |        int AS              :1;
                            16130 ; 404  |        int                 :24;
                            16131 ; 405  |    } B;
                            16132 ; 406  |    DWORD I;
                            16133 ; 407  |} usbsts_type;
                            16134 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            16135 ; 409  |
                            16136 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            16137 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            16138 ; 412  |
                            16139 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            16140 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            16141 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            16142 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            16143 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            16144 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            16145 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            16146 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            16147 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            16148 ; 422  |
                            16149 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            16150 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            16151 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            16152 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            16153 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            16154 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            16155 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            16156 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            16157 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            16158 ; 432  |
                            16159 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            16160 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            16161 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            16162 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            16163 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            16164 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            16165 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            16166 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            16167 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            16168 ; 442  |
                            16169 ; 443  |
                            16170 ; 444  |typedef union               
                            16171 ; 445  |{
                            16172 ; 446  |    struct {
                            16173 ; 447  |        int UE              :1;
                            16174 ; 448  |        int UEE             :1;
                            16175 ; 449  |        int PCE             :1;
                            16176 ; 450  |        int FRE             :1;
                            16177 ; 451  |        int SEE             :1;
                            16178 ; 452  |        int AAE             :1;
                            16179 ; 453  |        int URE             :1;
                            16180 ; 454  |        int STE             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16181 ; 455  |        int SLE             :1;
                            16182 ; 456  |        int                 :39;
                            16183 ; 457  |    } B;
                            16184 ; 458  |    DWORD I;
                            16185 ; 459  |} usbintr_type;
                            16186 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            16187 ; 461  |
                            16188 ; 462  |
                            16189 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            16190 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            16191 ; 465  |
                            16192 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            16193 ; 467  |
                            16194 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            16195 ; 469  |
                            16196 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            16197 ; 471  |
                            16198 ; 472  |typedef union               
                            16199 ; 473  |{
                            16200 ; 474  |    struct {
                            16201 ; 475  |        int                 :25;
                            16202 ; 476  |        int ADD             :7;
                            16203 ; 477  |        int                 :16;
                            16204 ; 478  |    } B;
                            16205 ; 479  |    DWORD I;
                            16206 ; 480  |} devaddr_type;
                            16207 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            16208 ; 482  |
                            16209 ; 483  |
                            16210 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            16211 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            16212 ; 486  |
                            16213 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            16214 ; 488  |
                            16215 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            16216 ; 490  |
                            16217 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            16218 ; 492  |
                            16219 ; 493  |typedef union               
                            16220 ; 494  |{
                            16221 ; 495  |    struct {
                            16222 ; 496  |        int                 :10;
                            16223 ; 497  |        int ADD             :22;
                            16224 ; 498  |        int                 :16;
                            16225 ; 499  |    } B;
                            16226 ; 500  |    DWORD I;
                            16227 ; 501  |} endptlistaddr_type;
                            16228 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            16229 ; 503  |
                            16230 ; 504  |
                            16231 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            16232 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            16233 ; 507  |
                            16234 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            16235 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            16236 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            16237 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            16238 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            16239 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            16240 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            16241 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16242 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            16243 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            16244 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            16245 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            16246 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            16247 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            16248 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            16249 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            16250 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            16251 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            16252 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            16253 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            16254 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            16255 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            16256 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            16257 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            16258 ; 532  |
                            16259 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            16260 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            16261 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            16262 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            16263 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            16264 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            16265 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            16266 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            16267 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            16268 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            16269 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            16270 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            16271 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            16272 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            16273 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            16274 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            16275 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            16276 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            16277 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            16278 ; 552  |
                            16279 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            16280 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            16281 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            16282 ; 556  |
                            16283 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            16284 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            16285 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            16286 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            16287 ; 561  |
                            16288 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            16289 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            16290 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            16291 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            16292 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            16293 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            16294 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            16295 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            16296 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            16297 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            16298 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            16299 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            16300 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            16301 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            16302 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            16303 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16304 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            16305 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            16306 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            16307 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            16308 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            16309 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            16310 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            16311 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            16312 ; 586  |
                            16313 ; 587  |typedef union               
                            16314 ; 588  |{
                            16315 ; 589  |    struct {
                            16316 ; 590  |        int CCS             :1;
                            16317 ; 591  |        int CSC             :1;
                            16318 ; 592  |        int PE              :1;
                            16319 ; 593  |        int PEC             :1;
                            16320 ; 594  |        int OCA             :1;
                            16321 ; 595  |        int OCC             :1;
                            16322 ; 596  |        int FPR             :1;
                            16323 ; 597  |        int SUSP            :1;
                            16324 ; 598  |        int PR              :1;
                            16325 ; 599  |        int HSP             :1;
                            16326 ; 600  |        int LS              :2;
                            16327 ; 601  |        int PP              :1;
                            16328 ; 602  |        int PO              :1;
                            16329 ; 603  |        int PIC             :2;
                            16330 ; 604  |        int PTC             :4;
                            16331 ; 605  |        int WKCN            :1;
                            16332 ; 606  |        int WKDS            :1;
                            16333 ; 607  |        int WKOC            :1;
                            16334 ; 608  |        int PHCD            :1;
                            16335 ; 609  |        int PFSC            :1;
                            16336 ; 610  |        int                 :1;
                            16337 ; 611  |        int PSPD            :2;
                            16338 ; 612  |        int                 :1;
                            16339 ; 613  |        int PTW             :1;
                            16340 ; 614  |        int STS             :1;
                            16341 ; 615  |        int PTS             :1;
                            16342 ; 616  |        int                 :16;
                            16343 ; 617  |    } B;
                            16344 ; 618  |    DWORD I;
                            16345 ; 619  |} portsc1_type;
                            16346 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            16347 ; 621  |
                            16348 ; 622  |
                            16349 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            16350 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            16351 ; 625  |
                            16352 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            16353 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            16354 ; 628  |
                            16355 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            16356 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            16357 ; 631  |
                            16358 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            16359 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            16360 ; 634  |
                            16361 ; 635  |typedef union               
                            16362 ; 636  |{
                            16363 ; 637  |    struct {
                            16364 ; 638  |        int CM              :2;
                            16365 ; 639  |        int ES              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16366 ; 640  |        int                 :46;
                            16367 ; 641  |    } B;
                            16368 ; 642  |    DWORD I;
                            16369 ; 643  |} usbmode_type;
                            16370 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            16371 ; 645  |
                            16372 ; 646  |
                            16373 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            16374 ; 648  |//  The following endpoint equates are common for the following registers
                            16375 ; 649  |
                            16376 ; 650  |#define ENDPOINT0_BITPOS (0)
                            16377 ; 651  |#define ENDPOINT1_BITPOS (1)
                            16378 ; 652  |#define ENDPOINT2_BITPOS (2)
                            16379 ; 653  |#define ENDPOINT3_BITPOS (3)
                            16380 ; 654  |#define ENDPOINT4_BITPOS (4)
                            16381 ; 655  |#define ENDPOINT5_BITPOS (5)
                            16382 ; 656  |#define ENDPOINT6_BITPOS (6)
                            16383 ; 657  |#define ENDPOINT7_BITPOS (7)
                            16384 ; 658  |#define ENDPOINT8_BITPOS (8)
                            16385 ; 659  |#define ENDPOINT9_BITPOS (9)
                            16386 ; 660  |#define ENDPOINT10_BITPOS (10)
                            16387 ; 661  |#define ENDPOINT11_BITPOS (11)
                            16388 ; 662  |#define ENDPOINT12_BITPOS (12)
                            16389 ; 663  |#define ENDPOINT13_BITPOS (13)
                            16390 ; 664  |#define ENDPOINT14_BITPOS (14)
                            16391 ; 665  |#define ENDPOINT15_BITPOS (15)
                            16392 ; 666  |
                            16393 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            16394 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            16395 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            16396 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            16397 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            16398 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            16399 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            16400 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            16401 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            16402 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            16403 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            16404 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            16405 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            16406 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            16407 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            16408 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            16409 ; 683  |
                            16410 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            16411 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            16412 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            16413 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            16414 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            16415 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            16416 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            16417 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            16418 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            16419 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            16420 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            16421 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            16422 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            16423 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            16424 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            16425 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            16426 ; 700  |
                            16427 ; 701  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16428 ; 702  |{
                            16429 ; 703  |    struct {
                            16430 ; 704  |        int EP0              :1;
                            16431 ; 705  |        int EP1              :1;
                            16432 ; 706  |        int EP2              :1;
                            16433 ; 707  |        int EP3              :1;
                            16434 ; 708  |        int EP4              :1;
                            16435 ; 709  |        int EP5              :1;
                            16436 ; 710  |        int EP6              :1;
                            16437 ; 711  |        int EP7              :1;
                            16438 ; 712  |        int EP8              :1;
                            16439 ; 713  |        int EP9              :1;
                            16440 ; 714  |        int EP10             :1;
                            16441 ; 715  |        int EP11             :1;
                            16442 ; 716  |        int EP12             :1;
                            16443 ; 717  |        int EP13             :1;
                            16444 ; 718  |        int EP14             :1;
                            16445 ; 719  |        int EP15             :1;
                            16446 ; 720  |        int                  :32;
                            16447 ; 721  |    } B;
                            16448 ; 722  |    DWORD I;
                            16449 ; 723  |} endpsetupstat_type;
                            16450 ; 724  |
                            16451 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            16452 ; 726  |
                            16453 ; 727  |typedef union               
                            16454 ; 728  |{
                            16455 ; 729  |    struct {
                            16456 ; 730  |        int EP0              :1;
                            16457 ; 731  |        int EP1              :1;
                            16458 ; 732  |        int EP2              :1;
                            16459 ; 733  |        int EP3              :1;
                            16460 ; 734  |        int EP4              :1;
                            16461 ; 735  |        int EP5              :1;
                            16462 ; 736  |        int EP6              :1;
                            16463 ; 737  |        int EP7              :1;
                            16464 ; 738  |        int EP8              :1;
                            16465 ; 739  |        int EP9              :1;
                            16466 ; 740  |        int EP10             :1;
                            16467 ; 741  |        int EP11             :1;
                            16468 ; 742  |        int EP12             :1;
                            16469 ; 743  |        int EP13             :1;
                            16470 ; 744  |        int EP14             :1;
                            16471 ; 745  |        int EP15             :1;
                            16472 ; 746  |        int                  :8;
                            16473 ; 747  |    } B;
                            16474 ; 748  |    WORD I;
                            16475 ; 749  |} endpt_type;
                            16476 
                            16514 
                            16515 ; 750  |
                            16516 ; 751  |typedef union
                            16517 ; 752  |{
                            16518 ; 753  |   struct {
                            16519 ; 754  |       endpt_type  RX;
                            16520 ; 755  |       endpt_type  TX;
                            16521 ; 756  |   } W;
                            16522 ; 757  |   DWORD DW;
                            16523 ; 758  |} endptrxtx_type;
                            16524 ; 759  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16525 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            16526 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            16527 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            16528 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            16529 ; 764  |
                            16530 ; 765  |
                            16531 ; 766  |
                            16532 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            16533 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            16534 ; 769  |
                            16535 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            16536 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            16537 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            16538 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            16539 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            16540 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            16541 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            16542 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            16543 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            16544 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            16545 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            16546 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            16547 ; 782  |
                            16548 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            16549 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            16550 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            16551 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            16552 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            16553 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            16554 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            16555 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            16556 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            16557 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            16558 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            16559 ; 794  |
                            16560 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            16561 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            16562 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            16563 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            16564 ; 799  |
                            16565 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            16566 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            16567 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            16568 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            16569 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            16570 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            16571 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            16572 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            16573 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            16574 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            16575 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            16576 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            16577 ; 812  |
                            16578 ; 813  |
                            16579 ; 814  |typedef union               
                            16580 ; 815  |{
                            16581 ; 816  |    struct {
                            16582 ; 817  |        int RXS             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16583 ; 818  |        int RXD             :1;
                            16584 ; 819  |        int RXT             :2;
                            16585 ; 820  |        int                 :1;
                            16586 ; 821  |        int RXI             :1;
                            16587 ; 822  |        int RXR             :1;
                            16588 ; 823  |        int RXE             :1;
                            16589 ; 824  |        int                 :8;
                            16590 ; 825  |        int TXS             :1;
                            16591 ; 826  |        int TXD             :1;
                            16592 ; 827  |        int TXT             :2;
                            16593 ; 828  |        int                 :1;
                            16594 ; 829  |        int TXI             :1;
                            16595 ; 830  |        int TXR             :1;
                            16596 ; 831  |        int TXE             :1;
                            16597 ; 832  |        int                 :24;
                            16598 ; 833  |    } B;
                            16599 ; 834  |    DWORD I;
                            16600 ; 835  |} endptctrl_type;
                            16601 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            16602 ; 837  |
                            16603 ; 838  |#endif
                            16604 ; 839  |
                            16605 ; 840  |
                            16606 
                            16608 
                            16609 ; 37   |#include "regsusb20phy.h"
                            16610 
                            16612 
                            16613 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16614 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            16615 ; 3    |//;  File        : regsusbphy.inc
                            16616 ; 4    |//;  Description : USB20 PHY Register definition
                            16617 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            16618 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16619 ; 7    |
                            16620 ; 8    |// The following naming conventions are followed in this file.
                            16621 ; 9    |// All registers are named using the format...
                            16622 ; 10   |//     HW_<module>_<regname>
                            16623 ; 11   |// where <module> is the module name which can be any of the following...
                            16624 ; 12   |//     USB20
                            16625 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            16626 ; 14   |// module name includes a number starting from 0 for the first instance of
                            16627 ; 15   |// that module)
                            16628 ; 16   |// <regname> is the specific register within that module
                            16629 ; 17   |// We also define the following...
                            16630 ; 18   |//     HW_<module>_<regname>_BITPOS
                            16631 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16632 ; 20   |//     HW_<module>_<regname>_SETMASK
                            16633 ; 21   |// which does something else, and
                            16634 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            16635 ; 23   |// which does something else.
                            16636 ; 24   |// Other rules
                            16637 ; 25   |//     All caps
                            16638 ; 26   |//     Numeric identifiers start at 0
                            16639 ; 27   |
                            16640 ; 28   |#if !(defined(regsusbphyinc))
                            16641 ; 29   |#define regsusbphyinc 1
                            16642 ; 30   |
                            16643 ; 31   |#include "types.h"
                            16644 
                            16646 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16647 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16648 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16649 ; 3    |//
                            16650 ; 4    |// Filename: types.h
                            16651 ; 5    |// Description: Standard data types
                            16652 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16653 ; 7    |
                            16654 ; 8    |#ifndef _TYPES_H
                            16655 ; 9    |#define _TYPES_H
                            16656 ; 10   |
                            16657 ; 11   |// TODO:  move this outta here!
                            16658 ; 12   |#if !defined(NOERROR)
                            16659 ; 13   |#define NOERROR 0
                            16660 ; 14   |#define SUCCESS 0
                            16661 ; 15   |#endif 
                            16662 ; 16   |#if !defined(SUCCESS)
                            16663 ; 17   |#define SUCCESS  0
                            16664 ; 18   |#endif
                            16665 ; 19   |#if !defined(ERROR)
                            16666 ; 20   |#define ERROR   -1
                            16667 ; 21   |#endif
                            16668 ; 22   |#if !defined(FALSE)
                            16669 ; 23   |#define FALSE 0
                            16670 ; 24   |#endif
                            16671 ; 25   |#if !defined(TRUE)
                            16672 ; 26   |#define TRUE  1
                            16673 ; 27   |#endif
                            16674 ; 28   |
                            16675 ; 29   |#if !defined(NULL)
                            16676 ; 30   |#define NULL 0
                            16677 ; 31   |#endif
                            16678 ; 32   |
                            16679 ; 33   |#define MAX_INT     0x7FFFFF
                            16680 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16681 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16682 ; 36   |#define MAX_ULONG   (-1) 
                            16683 ; 37   |
                            16684 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16685 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16686 ; 40   |
                            16687 ; 41   |
                            16688 ; 42   |#define BYTE    unsigned char       // btVarName
                            16689 ; 43   |#define CHAR    signed char         // cVarName
                            16690 ; 44   |#define USHORT  unsigned short      // usVarName
                            16691 ; 45   |#define SHORT   unsigned short      // sVarName
                            16692 ; 46   |#define WORD    unsigned int        // wVarName
                            16693 ; 47   |#define INT     signed int          // iVarName
                            16694 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16695 ; 49   |#define LONG    signed long         // lVarName
                            16696 ; 50   |#define BOOL    unsigned int        // bVarName
                            16697 ; 51   |#define FRACT   _fract              // frVarName
                            16698 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16699 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16700 ; 54   |#define FLOAT   float               // fVarName
                            16701 ; 55   |#define DBL     double              // dVarName
                            16702 ; 56   |#define ENUM    enum                // eVarName
                            16703 ; 57   |#define CMX     _complex            // cmxVarName
                            16704 ; 58   |typedef WORD UCS3;                   // 
                            16705 ; 59   |
                            16706 ; 60   |#define UINT16  unsigned short
                            16707 ; 61   |#define UINT8   unsigned char   
                            16708 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16709 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16710 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16711 ; 65   |#define WCHAR   UINT16
                            16712 ; 66   |
                            16713 ; 67   |//UINT128 is 16 bytes or 6 words
                            16714 ; 68   |typedef struct UINT128_3500 {   
                            16715 ; 69   |    int val[6];     
                            16716 ; 70   |} UINT128_3500;
                            16717 ; 71   |
                            16718 ; 72   |#define UINT128   UINT128_3500
                            16719 ; 73   |
                            16720 ; 74   |// Little endian word packed byte strings:   
                            16721 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16722 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16723 ; 77   |// Little endian word packed byte strings:   
                            16724 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16725 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16726 ; 80   |
                            16727 ; 81   |// Declare Memory Spaces To Use When Coding
                            16728 ; 82   |// A. Sector Buffers
                            16729 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16730 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16731 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16732 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16733 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16734 ; 88   |// B. Media DDI Memory
                            16735 ; 89   |#define MEDIA_DDI_MEM _Y
                            16736 ; 90   |
                            16737 ; 91   |
                            16738 ; 92   |
                            16739 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16740 ; 94   |// Examples of circular pointers:
                            16741 ; 95   |//    INT CIRC cpiVarName
                            16742 ; 96   |//    DWORD CIRC cpdwVarName
                            16743 ; 97   |
                            16744 ; 98   |#define RETCODE INT                 // rcVarName
                            16745 ; 99   |
                            16746 ; 100  |// generic bitfield structure
                            16747 ; 101  |struct Bitfield {
                            16748 ; 102  |    unsigned int B0  :1;
                            16749 ; 103  |    unsigned int B1  :1;
                            16750 ; 104  |    unsigned int B2  :1;
                            16751 ; 105  |    unsigned int B3  :1;
                            16752 ; 106  |    unsigned int B4  :1;
                            16753 ; 107  |    unsigned int B5  :1;
                            16754 ; 108  |    unsigned int B6  :1;
                            16755 ; 109  |    unsigned int B7  :1;
                            16756 ; 110  |    unsigned int B8  :1;
                            16757 ; 111  |    unsigned int B9  :1;
                            16758 ; 112  |    unsigned int B10 :1;
                            16759 ; 113  |    unsigned int B11 :1;
                            16760 ; 114  |    unsigned int B12 :1;
                            16761 ; 115  |    unsigned int B13 :1;
                            16762 ; 116  |    unsigned int B14 :1;
                            16763 ; 117  |    unsigned int B15 :1;
                            16764 ; 118  |    unsigned int B16 :1;
                            16765 ; 119  |    unsigned int B17 :1;
                            16766 ; 120  |    unsigned int B18 :1;
                            16767 ; 121  |    unsigned int B19 :1;
                            16768 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16769 ; 123  |    unsigned int B21 :1;
                            16770 ; 124  |    unsigned int B22 :1;
                            16771 ; 125  |    unsigned int B23 :1;
                            16772 ; 126  |};
                            16773 ; 127  |
                            16774 ; 128  |union BitInt {
                            16775 ; 129  |        struct Bitfield B;
                            16776 ; 130  |        int        I;
                            16777 ; 131  |};
                            16778 ; 132  |
                            16779 ; 133  |#define MAX_MSG_LENGTH 10
                            16780 ; 134  |struct CMessage
                            16781 ; 135  |{
                            16782 ; 136  |        unsigned int m_uLength;
                            16783 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16784 ; 138  |};
                            16785 ; 139  |
                            16786 ; 140  |typedef struct {
                            16787 ; 141  |    WORD m_wLength;
                            16788 ; 142  |    WORD m_wMessage;
                            16789 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16790 ; 144  |} Message;
                            16791 ; 145  |
                            16792 ; 146  |struct MessageQueueDescriptor
                            16793 ; 147  |{
                            16794 ; 148  |        int *m_pBase;
                            16795 ; 149  |        int m_iModulo;
                            16796 ; 150  |        int m_iSize;
                            16797 ; 151  |        int *m_pHead;
                            16798 ; 152  |        int *m_pTail;
                            16799 ; 153  |};
                            16800 ; 154  |
                            16801 ; 155  |struct ModuleEntry
                            16802 ; 156  |{
                            16803 ; 157  |    int m_iSignaledEventMask;
                            16804 ; 158  |    int m_iWaitEventMask;
                            16805 ; 159  |    int m_iResourceOfCode;
                            16806 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16807 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16808 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16809 ; 163  |    int m_uTimeOutHigh;
                            16810 ; 164  |    int m_uTimeOutLow;
                            16811 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16812 ; 166  |};
                            16813 ; 167  |
                            16814 ; 168  |union WaitMask{
                            16815 ; 169  |    struct B{
                            16816 ; 170  |        unsigned int m_bNone     :1;
                            16817 ; 171  |        unsigned int m_bMessage  :1;
                            16818 ; 172  |        unsigned int m_bTimer    :1;
                            16819 ; 173  |        unsigned int m_bButton   :1;
                            16820 ; 174  |    } B;
                            16821 ; 175  |    int I;
                            16822 ; 176  |} ;
                            16823 ; 177  |
                            16824 ; 178  |
                            16825 ; 179  |struct Button {
                            16826 ; 180  |        WORD wButtonEvent;
                            16827 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16828 ; 182  |};
                            16829 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16830 ; 184  |struct Message {
                            16831 ; 185  |        WORD wMsgLength;
                            16832 ; 186  |        WORD wMsgCommand;
                            16833 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16834 ; 188  |};
                            16835 ; 189  |
                            16836 ; 190  |union EventTypes {
                            16837 ; 191  |        struct CMessage msg;
                            16838 ; 192  |        struct Button Button ;
                            16839 ; 193  |        struct Message Message;
                            16840 ; 194  |};
                            16841 ; 195  |
                            16842 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16843 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16844 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16845 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16846 ; 200  |
                            16847 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16848 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16849 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16850 ; 204  |
                            16851 ; 205  |#if DEBUG
                            16852 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16853 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16854 ; 208  |#else 
                            16855 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16856 ; 210  |#define DebugBuildAssert(x)    
                            16857 ; 211  |#endif
                            16858 ; 212  |
                            16859 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16860 ; 214  |//  #pragma asm
                            16861 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16862 ; 216  |//  #pragma endasm
                            16863 ; 217  |
                            16864 ; 218  |
                            16865 ; 219  |#ifdef COLOR_262K
                            16866 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16867 ; 221  |#elif defined(COLOR_65K)
                            16868 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16869 ; 223  |#else
                            16870 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16871 ; 225  |#endif
                            16872 ; 226  |    
                            16873 ; 227  |#endif // #ifndef _TYPES_H
                            16874 
                            16876 
                            16877 ; 32   |
                            16878 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16879 ; 34   |//   USB2.0 PHY STMP Registers 
                            16880 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16881 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            16882 ; 37   |
                            16883 ; 38   |
                            16884 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            16885 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            16886 ; 41   |
                            16887 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            16888 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16889 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            16890 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            16891 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            16892 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            16893 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            16894 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            16895 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            16896 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            16897 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            16898 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            16899 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            16900 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            16901 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            16902 ; 57   |
                            16903 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            16904 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            16905 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            16906 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            16907 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            16908 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            16909 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            16910 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            16911 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            16912 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            16913 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            16914 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            16915 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            16916 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            16917 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            16918 ; 73   |
                            16919 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            16920 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            16921 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            16922 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            16923 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            16924 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            16925 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            16926 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            16927 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            16928 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            16929 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            16930 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            16931 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            16932 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            16933 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            16934 ; 89   |
                            16935 ; 90   |typedef union               
                            16936 ; 91   |{
                            16937 ; 92   |    struct {
                            16938 ; 93   |        int RSVD0          :5;
                            16939 ; 94   |        int TXDISCON1500   :1;
                            16940 ; 95   |        int PLLVCOPWD      :1;
                            16941 ; 96   |        int PLLVCPPWD      :1;
                            16942 ; 97   |        int RSVD1          :2;
                            16943 ; 98   |        int TXPWDFS        :1;
                            16944 ; 99   |        int TXPWDIBIAS     :1;
                            16945 ; 100  |        int TXPWDV2I       :1;
                            16946 ; 101  |        int TXPWDVBG       :1;
                            16947 ; 102  |        int TXPWDCOMP      :1;
                            16948 ; 103  |        int RSVD2          :1;
                            16949 ; 104  |        int RXPWDDISCONDET :1;
                            16950 ; 105  |        int RXPWDENV       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16951 ; 106  |        int RXPWD1PT1      :1;
                            16952 ; 107  |        int RXPWDDIFF      :1;
                            16953 ; 108  |        int RXPWDRX        :1;
                            16954 ; 109  |        int RSVD3          :1;
                            16955 ; 110  |        int PWDIBIAS       :1;
                            16956 ; 111  |        int REGRESET       :1;
                            16957 ; 112  |    } B;
                            16958 ; 113  |    int I;
                            16959 ; 114  |} usbphypwd_type;
                            16960 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            16961 ; 116  |
                            16962 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            16963 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            16964 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            16965 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            16966 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            16967 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            16968 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            16969 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            16970 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            16971 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            16972 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            16973 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            16974 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            16975 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            16976 ; 131  |
                            16977 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            16978 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            16979 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            16980 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            16981 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            16982 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            16983 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            16984 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            16985 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            16986 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            16987 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            16988 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            16989 ; 144  |
                            16990 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            16991 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            16992 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            16993 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            16994 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            16995 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            16996 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            16997 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            16998 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            16999 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            17000 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17001 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            17002 ; 157  |
                            17003 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            17004 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            17005 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            17006 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            17007 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            17008 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            17009 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            17010 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            17011 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            17012 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            17013 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            17014 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            17015 ; 170  |
                            17016 ; 171  |typedef union               
                            17017 ; 172  |{
                            17018 ; 173  |    struct {
                            17019 ; 174  |        int TXCAL1500          :4;
                            17020 ; 175  |        int RSVD0              :1;
                            17021 ; 176  |        int TXENCAL1500        :1;
                            17022 ; 177  |        int TXHSXCVR           :1;
                            17023 ; 178  |        int TXCALIBRATE        :1;
                            17024 ; 179  |        int TXCAL45DN          :4;
                            17025 ; 180  |        int RSVD1              :1;
                            17026 ; 181  |        int TXENCAL45DN        :1;
                            17027 ; 182  |        int TXHSTERM           :1;
                            17028 ; 183  |        int TXSKEW             :1;
                            17029 ; 184  |        int TXCAL45DP          :4;
                            17030 ; 185  |        int RSVD2              :1;
                            17031 ; 186  |        int TXENCAL45DP        :1;
                            17032 ; 187  |        int TXFSHIZ            :1;
                            17033 ; 188  |        int TXCOMPOUT          :1;
                            17034 ; 189  |    } B;
                            17035 ; 190  |    int I;
                            17036 ; 191  |} usbphytx_type;
                            17037 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            17038 ; 193  |
                            17039 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            17040 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            17041 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            17042 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            17043 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            17044 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            17045 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            17046 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            17047 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            17048 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            17049 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            17050 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            17051 ; 206  |
                            17052 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            17053 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            17054 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            17055 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            17056 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            17057 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            17058 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            17059 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            17060 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            17061 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17062 ; 217  |
                            17063 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            17064 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            17065 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            17066 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            17067 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            17068 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            17069 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            17070 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            17071 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            17072 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            17073 ; 228  |
                            17074 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            17075 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            17076 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            17077 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            17078 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            17079 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            17080 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            17081 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            17082 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            17083 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            17084 ; 239  |
                            17085 ; 240  |typedef union               
                            17086 ; 241  |{
                            17087 ; 242  |    struct {
                            17088 ; 243  |        int PLLV2ISEL        :4;
                            17089 ; 244  |        int RSVD0            :1;
                            17090 ; 245  |        int PLLCPDBLIP       :1;
                            17091 ; 246  |        int PLLVCOCLK2       :1;
                            17092 ; 247  |        int PLLVCOCLK24      :1;
                            17093 ; 248  |        int PLLCPNSEL        :4;
                            17094 ; 249  |        int PLLCLKDIVSEL     :4;
                            17095 ; 250  |        int RSVD1            :4;
                            17096 ; 251  |        int PLLPFDRST        :1;
                            17097 ; 252  |        int PLLCPSHORTLFR    :1;
                            17098 ; 253  |        int PLLVCOKSTART     :1;
                            17099 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            17100 ; 255  |    } B;
                            17101 ; 256  |    int I;
                            17102 ; 257  |} usbphypll_type;
                            17103 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            17104 ; 259  |
                            17105 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            17106 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            17107 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            17108 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            17109 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            17110 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            17111 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            17112 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            17113 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17114 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            17115 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            17116 ; 271  |
                            17117 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            17118 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            17119 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            17120 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            17121 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            17122 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            17123 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            17124 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            17125 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            17126 ; 281  |
                            17127 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            17128 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            17129 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            17130 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            17131 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            17132 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            17133 ; 288  |//              480Mhz/7 =68.57Mhz
                            17134 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            17135 ; 290  |
                            17136 ; 291  |//              480Mhz/8 ~60Mhz
                            17137 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            17138 ; 293  |
                            17139 ; 294  |//              480Mhz/9 =53.3Mhz
                            17140 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            17141 ; 296  |
                            17142 ; 297  |//              480Mhz/10 =48Mhz
                            17143 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            17144 ; 299  |
                            17145 ; 300  |
                            17146 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            17147 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            17148 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            17149 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            17150 ; 305  |
                            17151 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            17152 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            17153 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            17154 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            17155 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            17156 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            17157 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            17158 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            17159 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            17160 ; 315  |
                            17161 ; 316  |typedef union               
                            17162 ; 317  |{
                            17163 ; 318  |    struct {
                            17164 ; 319  |     int ENVADJ               :4;
                            17165 ; 320  |     int DISCONADJ            :4;
                            17166 ; 321  |     int DEBUGMODE            :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17167 ; 322  |     int PLLLKTIMECTL         :4;
                            17168 ; 323  |     int PLLCKDIVCTL          :4;
                            17169 ; 324  |     int HOSTMODETEST         :1;
                            17170 ; 325  |     int FSCKSOURCESEL        :1;
                            17171 ; 326  |     int REGRXDBYPASS         :1;
                            17172 ; 327  |     int PLLLOCKED            :1;
                            17173 ; 328  |    } B;
                            17174 ; 329  |    int I;
                            17175 ; 330  |} usbphyrx_type;
                            17176 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            17177 ; 332  |
                            17178 ; 333  |#endif
                            17179 ; 334  |
                            17180 
                            17182 
                            17183 ; 38   |
                            17184 ; 39   |
                            17185 ; 40   |#endif // if (!@def(hwequ))
                            17186 ; 41   |
                            17187 
                            17189 
                            17190 ; 18   |#include "buttons.h"
                            17191 
                            17193 
                            17194 ; 1    |#ifndef _BUTTONS_H
                            17195 ; 2    |#define _BUTTONS_H
                            17196 ; 3    |
                            17197 ; 4    |#include "types.h"
                            17198 
                            17200 
                            17201 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17202 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17203 ; 3    |//
                            17204 ; 4    |// Filename: types.h
                            17205 ; 5    |// Description: Standard data types
                            17206 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17207 ; 7    |
                            17208 ; 8    |#ifndef _TYPES_H
                            17209 ; 9    |#define _TYPES_H
                            17210 ; 10   |
                            17211 ; 11   |// TODO:  move this outta here!
                            17212 ; 12   |#if !defined(NOERROR)
                            17213 ; 13   |#define NOERROR 0
                            17214 ; 14   |#define SUCCESS 0
                            17215 ; 15   |#endif 
                            17216 ; 16   |#if !defined(SUCCESS)
                            17217 ; 17   |#define SUCCESS  0
                            17218 ; 18   |#endif
                            17219 ; 19   |#if !defined(ERROR)
                            17220 ; 20   |#define ERROR   -1
                            17221 ; 21   |#endif
                            17222 ; 22   |#if !defined(FALSE)
                            17223 ; 23   |#define FALSE 0
                            17224 ; 24   |#endif
                            17225 ; 25   |#if !defined(TRUE)
                            17226 ; 26   |#define TRUE  1
                            17227 ; 27   |#endif
                            17228 ; 28   |
                            17229 ; 29   |#if !defined(NULL)
                            17230 ; 30   |#define NULL 0
                            17231 ; 31   |#endif
                            17232 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17233 ; 33   |#define MAX_INT     0x7FFFFF
                            17234 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17235 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17236 ; 36   |#define MAX_ULONG   (-1) 
                            17237 ; 37   |
                            17238 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17239 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17240 ; 40   |
                            17241 ; 41   |
                            17242 ; 42   |#define BYTE    unsigned char       // btVarName
                            17243 ; 43   |#define CHAR    signed char         // cVarName
                            17244 ; 44   |#define USHORT  unsigned short      // usVarName
                            17245 ; 45   |#define SHORT   unsigned short      // sVarName
                            17246 ; 46   |#define WORD    unsigned int        // wVarName
                            17247 ; 47   |#define INT     signed int          // iVarName
                            17248 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17249 ; 49   |#define LONG    signed long         // lVarName
                            17250 ; 50   |#define BOOL    unsigned int        // bVarName
                            17251 ; 51   |#define FRACT   _fract              // frVarName
                            17252 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17253 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17254 ; 54   |#define FLOAT   float               // fVarName
                            17255 ; 55   |#define DBL     double              // dVarName
                            17256 ; 56   |#define ENUM    enum                // eVarName
                            17257 ; 57   |#define CMX     _complex            // cmxVarName
                            17258 ; 58   |typedef WORD UCS3;                   // 
                            17259 ; 59   |
                            17260 ; 60   |#define UINT16  unsigned short
                            17261 ; 61   |#define UINT8   unsigned char   
                            17262 ; 62   |#define UINT32  unsigned long
                            17263 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17264 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17265 ; 65   |#define WCHAR   UINT16
                            17266 ; 66   |
                            17267 ; 67   |//UINT128 is 16 bytes or 6 words
                            17268 ; 68   |typedef struct UINT128_3500 {   
                            17269 ; 69   |    int val[6];     
                            17270 ; 70   |} UINT128_3500;
                            17271 ; 71   |
                            17272 ; 72   |#define UINT128   UINT128_3500
                            17273 ; 73   |
                            17274 ; 74   |// Little endian word packed byte strings:   
                            17275 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17276 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17277 ; 77   |// Little endian word packed byte strings:   
                            17278 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17279 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17280 ; 80   |
                            17281 ; 81   |// Declare Memory Spaces To Use When Coding
                            17282 ; 82   |// A. Sector Buffers
                            17283 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17284 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17285 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17286 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17287 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17288 ; 88   |// B. Media DDI Memory
                            17289 ; 89   |#define MEDIA_DDI_MEM _Y
                            17290 ; 90   |
                            17291 ; 91   |
                            17292 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17293 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17294 ; 94   |// Examples of circular pointers:
                            17295 ; 95   |//    INT CIRC cpiVarName
                            17296 ; 96   |//    DWORD CIRC cpdwVarName
                            17297 ; 97   |
                            17298 ; 98   |#define RETCODE INT                 // rcVarName
                            17299 ; 99   |
                            17300 ; 100  |// generic bitfield structure
                            17301 ; 101  |struct Bitfield {
                            17302 ; 102  |    unsigned int B0  :1;
                            17303 ; 103  |    unsigned int B1  :1;
                            17304 ; 104  |    unsigned int B2  :1;
                            17305 ; 105  |    unsigned int B3  :1;
                            17306 ; 106  |    unsigned int B4  :1;
                            17307 ; 107  |    unsigned int B5  :1;
                            17308 ; 108  |    unsigned int B6  :1;
                            17309 ; 109  |    unsigned int B7  :1;
                            17310 ; 110  |    unsigned int B8  :1;
                            17311 ; 111  |    unsigned int B9  :1;
                            17312 ; 112  |    unsigned int B10 :1;
                            17313 ; 113  |    unsigned int B11 :1;
                            17314 ; 114  |    unsigned int B12 :1;
                            17315 ; 115  |    unsigned int B13 :1;
                            17316 ; 116  |    unsigned int B14 :1;
                            17317 ; 117  |    unsigned int B15 :1;
                            17318 ; 118  |    unsigned int B16 :1;
                            17319 ; 119  |    unsigned int B17 :1;
                            17320 ; 120  |    unsigned int B18 :1;
                            17321 ; 121  |    unsigned int B19 :1;
                            17322 ; 122  |    unsigned int B20 :1;
                            17323 ; 123  |    unsigned int B21 :1;
                            17324 ; 124  |    unsigned int B22 :1;
                            17325 ; 125  |    unsigned int B23 :1;
                            17326 ; 126  |};
                            17327 ; 127  |
                            17328 ; 128  |union BitInt {
                            17329 ; 129  |        struct Bitfield B;
                            17330 ; 130  |        int        I;
                            17331 ; 131  |};
                            17332 ; 132  |
                            17333 ; 133  |#define MAX_MSG_LENGTH 10
                            17334 ; 134  |struct CMessage
                            17335 ; 135  |{
                            17336 ; 136  |        unsigned int m_uLength;
                            17337 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17338 ; 138  |};
                            17339 ; 139  |
                            17340 ; 140  |typedef struct {
                            17341 ; 141  |    WORD m_wLength;
                            17342 ; 142  |    WORD m_wMessage;
                            17343 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17344 ; 144  |} Message;
                            17345 ; 145  |
                            17346 ; 146  |struct MessageQueueDescriptor
                            17347 ; 147  |{
                            17348 ; 148  |        int *m_pBase;
                            17349 ; 149  |        int m_iModulo;
                            17350 ; 150  |        int m_iSize;
                            17351 ; 151  |        int *m_pHead;
                            17352 ; 152  |        int *m_pTail;
                            17353 ; 153  |};
                            17354 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17355 ; 155  |struct ModuleEntry
                            17356 ; 156  |{
                            17357 ; 157  |    int m_iSignaledEventMask;
                            17358 ; 158  |    int m_iWaitEventMask;
                            17359 ; 159  |    int m_iResourceOfCode;
                            17360 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17361 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17362 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17363 ; 163  |    int m_uTimeOutHigh;
                            17364 ; 164  |    int m_uTimeOutLow;
                            17365 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17366 ; 166  |};
                            17367 ; 167  |
                            17368 ; 168  |union WaitMask{
                            17369 ; 169  |    struct B{
                            17370 ; 170  |        unsigned int m_bNone     :1;
                            17371 ; 171  |        unsigned int m_bMessage  :1;
                            17372 ; 172  |        unsigned int m_bTimer    :1;
                            17373 ; 173  |        unsigned int m_bButton   :1;
                            17374 ; 174  |    } B;
                            17375 ; 175  |    int I;
                            17376 ; 176  |} ;
                            17377 ; 177  |
                            17378 ; 178  |
                            17379 ; 179  |struct Button {
                            17380 ; 180  |        WORD wButtonEvent;
                            17381 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17382 ; 182  |};
                            17383 ; 183  |
                            17384 ; 184  |struct Message {
                            17385 ; 185  |        WORD wMsgLength;
                            17386 ; 186  |        WORD wMsgCommand;
                            17387 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17388 ; 188  |};
                            17389 ; 189  |
                            17390 ; 190  |union EventTypes {
                            17391 ; 191  |        struct CMessage msg;
                            17392 ; 192  |        struct Button Button ;
                            17393 ; 193  |        struct Message Message;
                            17394 ; 194  |};
                            17395 ; 195  |
                            17396 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17397 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17398 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17399 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17400 ; 200  |
                            17401 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17402 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17403 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17404 ; 204  |
                            17405 ; 205  |#if DEBUG
                            17406 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17407 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17408 ; 208  |#else 
                            17409 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17410 ; 210  |#define DebugBuildAssert(x)    
                            17411 ; 211  |#endif
                            17412 ; 212  |
                            17413 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17414 ; 214  |//  #pragma asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17415 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17416 ; 216  |//  #pragma endasm
                            17417 ; 217  |
                            17418 ; 218  |
                            17419 ; 219  |#ifdef COLOR_262K
                            17420 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17421 ; 221  |#elif defined(COLOR_65K)
                            17422 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17423 ; 223  |#else
                            17424 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17425 ; 225  |#endif
                            17426 ; 226  |    
                            17427 ; 227  |#endif // #ifndef _TYPES_H
                            17428 
                            17430 
                            17431 ; 5    |
                            17432 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                            17433 ; 7    |//unexpected events.
                            17434 ; 8    |
                            17435 ; 9    |#define PR_RW           0
                            17436 ; 10   |#define PH_RW                   1
                            17437 ; 11   |#define PR_FF           2
                            17438 ; 12   |#define PH_FF           3
                            17439 ; 13   |#define PR_MENU         4
                            17440 ; 14   |#define PH_MENU         5
                            17441 ; 15   |#define PR_RV           6
                            17442 ; 16   |#define PH_RV           7
                            17443 ; 17   |#define PR_PLAY                 8
                            17444 ; 18   |#define PH_PLAY         9
                            17445 ; 19   |#define PR_HOLD         10
                            17446 ; 20   |#define PH_HOLD         11
                            17447 ; 21   |#define PR_VOL_DOWN     12
                            17448 ; 22   |#define PR_VOL_UP       13
                            17449 ; 23   |
                            17450 ; 24   |
                            17451 ; 25   |
                            17452 ; 26   |
                            17453 ; 27   |#define PH_VOL_DOWN     14
                            17454 ; 28   |#define PH_VOL_UP       15
                            17455 ; 29   |#define PR_MODE         24
                            17456 ; 30   |#define PR_STOP                 25
                            17457 ; 31   |#define PH_STOP         26
                            17458 ; 32   |#define PR_RECORD      27
                            17459 ; 33   |#define PH_RECORD       28
                            17460 ; 34   |#define PR_AB           33
                            17461 ; 35   |#define PR_ERASE        34
                            17462 ; 36   |#define PH_ERASE        35
                            17463 ; 37   |#define PR_EQ           36
                            17464 ; 38   |#define PH_EQ       37
                            17465 ; 39   |
                            17466 ; 40   |
                            17467 ; 41   |
                            17468 ; 42   |
                            17469 ; 43   |extern WORD g_wLastButton;
                            17470 ; 44   |
                            17471 ; 45   |#endif //_BUTTONS_H
                            17472 
                            17474 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17475 ; 19   |#include "sysmem.h"
                            17476 
                            17478 
                            17479 ; 1    |//;******************************************************************************
                            17480 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                            17481 ; 3    |//; File: sysmem.h
                            17482 ; 4    |//; ST System Memory Externs
                            17483 ; 5    |//;******************************************************************************
                            17484 ; 6    |
                            17485 ; 7    |#ifndef SYSMEM_XREF_C
                            17486 ; 8    |#define SYSMEM_XREF_C
                            17487 ; 9    |
                            17488 ; 10   |// Variables in X
                            17489 ; 11   |extern unsigned int _X g_wDecoderCSR;
                            17490 ; 12   |extern unsigned int _X g_wDecoderSR;
                            17491 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                            17492 ; 14   |extern unsigned int _X g_wEncoderSR;
                            17493 ; 15   |extern unsigned int _X g_wEncoderCSR;
                            17494 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                            17495 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                            17496 ; 18   |extern unsigned int _X g_wSysError;
                            17497 ; 19   |#ifdef TRACEBUF_EN
                            17498 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                            17499 ; 21   |extern unsigned int _X g_wTracePointer;
                            17500 ; 22   |#endif
                            17501 ; 23   |extern unsigned int _X g_wUserScratchX[];
                            17502 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                            17503 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                            17504 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                            17505 ; 27   |extern unsigned int _X g_wEncModuleState;
                            17506 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                            17507 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                            17508 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                            17509 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                            17510 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                            17511 ; 33   |
                            17512 ; 34   |// Variables in Y
                            17513 ; 35   |extern int          _Y g_VolumeBias;
                            17514 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                            17515 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                            17516 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                            17517 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                            17518 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                            17519 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                            17520 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                            17521 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                            17522 ; 44   |extern unsigned int _Y g_iSongType;
                            17523 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                            17524 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                            17525 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                            17526 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                            17527 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                            17528 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                            17529 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                            17530 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                            17531 ; 53   |extern unsigned int _Y g_wRootDirectory;
                            17532 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                            17533 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
                            17534 ; 56   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17535 ; 57   |#endif  // SYSMEM_XREF_C
                            17536 
                            17538 
                            17539 ; 20   |#include "encoderproperties.h"
                            17540 
                            17542 
                            17543 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17544 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2006
                            17545 ; 3    |//
                            17546 ; 4    |// Filename: encoderproperties.h
                            17547 ; 5    |// Description: Definitions used in manipulating Encoder Properties
                            17548 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            17549 ; 7    |
                            17550 ; 8    |extern _Y WORD g_wEncSamplingRate;
                            17551 ; 9    |extern _Y WORD g_wEncBitRate;
                            17552 ; 10   |extern _Y WORD g_wEncADCGain;
                            17553 ; 11   |extern _Y WORD g_wEncADCSRR;
                            17554 ; 12   |extern _Y WORD g_wEncInvSampleRateScale;
                            17555 ; 13   |extern _Y WORD g_wEncNAvgBytesPerSec;
                            17556 ; 14   |extern _Y WORD g_wEncClusterTimeScale;
                            17557 ; 15   |extern _X WORD g_wEncoderSR;
                            17558 ; 16   |extern _Y WORD g_wEncCurrentDeviceNum;
                            17559 ; 17   |extern _Y WORD g_wEncFormatTag;
                            17560 ; 18   |extern _Y WORD g_wEncNumberOfChannels;
                            17561 ; 19   |extern _Y WORD g_wEncPCMBits;
                            17562 ; 20   |extern _Y _packed BYTE g_EncFileNameString[];
                            17563 ; 21   |extern _Y WORD g_wSamplingRateIndex;
                            17564 ; 22   |extern _Y WORD g_wEncSamplingRateIdx;
                            17565 ; 23   |extern _Y _fract g_wEncADCLChOffset;
                            17566 ; 24   |extern _Y _fract g_wEncADCRChOffset;
                            17567 ; 25   |extern _X _fract DCOffsetADC[2][7];
                            17568 ; 26   |
                            17569 ; 27   |                             // struct passed as argument to EncSetProperties
                            17570 ; 28   |typedef struct {
                            17571 ; 29   |  int    device;
                            17572 ; 30   |  _packed BYTE *pFilename;
                            17573 ; 31   |  int    samplingRateInHz;
                            17574 ; 32   |  int    bitRateInKbps;
                            17575 ; 33   |  int    FormatTag; // Algorithm. 1 = PCMWAVE, 2 = MS ADPCM, 0x11 = IMA ADPCM
                            17576 ; 34   |  int    EncNumberOfChannels;
                            17577 ; 35   |  int    EncPCMBits;    // Number of bits for PCMWAVE (8,16,24), else ignored
                            17578 ; 36   |  int    iSource;     // Note: Not implemeted, yet.
                            17579 ; 37   |} EncProperties;
                            17580 ; 38   |
                            17581 ; 39   |typedef struct {
                            17582 ; 40   |  WORD   wNSamplesPerSec;
                            17583 ; 41   |  WORD   wADCGain;
                            17584 ; 42   |  WORD   wADCSRR;
                            17585 ; 43   |  WORD   wInvSampleRateScale;
                            17586 ; 44   |  WORD   wNAvgBytesPerSec;
                            17587 ; 45   |  WORD   wClusterTimeScale;
                            17588 ; 46   |} EncoderSampleRateParms;
                            17589 
                            17602 
                            17603 ; 47   |
                            17604 ; 48   |RETCODE _reentrant EncSetProperties(EncProperties *pProps);
                            17605 ; 49   |
                            17606 ; 50   |// Access functions (macros)
                            17607 ; 51   |
                            17608 ; 52   |#define EncGetSampleRateInHz()  (g_wEncNSamplesPerSec)
                            17609 ; 53   |
                            17610 ; 54   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17611 ; 55   |// These properties are not yet implemented
                            17612 ; 56   |
                            17613 ; 57   |#define EncGetDevice()          (0)
                            17614 ; 58   |#define EncGetFilename()        ("")
                            17615 ; 59   |#define EncGetEncodingMethod()  (0)
                            17616 ; 60   |
                            17617 ; 61   |
                            17618 ; 62   |#define ERROR_ENCODER_INVALID_SAMPLE_RATE ((RETCODE)(-1))
                            17619 ; 63   |#define ERROR_ENCODER_IS_ACTIVE           ((RETCODE)(-2))
                            17620 ; 64   |
                            17621 ; 65   |
                            17622 ; 66   |
                            17623 ; 67   |
                            17624 ; 68   |
                            17625 ; 69   |
                            17626 
                            17628 
                            17629 ; 21   |#include "playerlib.h"
                            17630 
                            17632 
                            17633 ; 1    |#ifndef _PLAYERLIB_H
                            17634 ; 2    |#define _PLAYERLIB_H
                            17635 ; 3    |
                            17636 ; 4    |#include "types.h"
                            17637 
                            17639 
                            17640 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17641 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17642 ; 3    |//
                            17643 ; 4    |// Filename: types.h
                            17644 ; 5    |// Description: Standard data types
                            17645 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17646 ; 7    |
                            17647 ; 8    |#ifndef _TYPES_H
                            17648 ; 9    |#define _TYPES_H
                            17649 ; 10   |
                            17650 ; 11   |// TODO:  move this outta here!
                            17651 ; 12   |#if !defined(NOERROR)
                            17652 ; 13   |#define NOERROR 0
                            17653 ; 14   |#define SUCCESS 0
                            17654 ; 15   |#endif 
                            17655 ; 16   |#if !defined(SUCCESS)
                            17656 ; 17   |#define SUCCESS  0
                            17657 ; 18   |#endif
                            17658 ; 19   |#if !defined(ERROR)
                            17659 ; 20   |#define ERROR   -1
                            17660 ; 21   |#endif
                            17661 ; 22   |#if !defined(FALSE)
                            17662 ; 23   |#define FALSE 0
                            17663 ; 24   |#endif
                            17664 ; 25   |#if !defined(TRUE)
                            17665 ; 26   |#define TRUE  1
                            17666 ; 27   |#endif
                            17667 ; 28   |
                            17668 ; 29   |#if !defined(NULL)
                            17669 ; 30   |#define NULL 0
                            17670 ; 31   |#endif
                            17671 ; 32   |
                            17672 ; 33   |#define MAX_INT     0x7FFFFF
                            17673 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17674 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17675 ; 36   |#define MAX_ULONG   (-1) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17676 ; 37   |
                            17677 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17678 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17679 ; 40   |
                            17680 ; 41   |
                            17681 ; 42   |#define BYTE    unsigned char       // btVarName
                            17682 ; 43   |#define CHAR    signed char         // cVarName
                            17683 ; 44   |#define USHORT  unsigned short      // usVarName
                            17684 ; 45   |#define SHORT   unsigned short      // sVarName
                            17685 ; 46   |#define WORD    unsigned int        // wVarName
                            17686 ; 47   |#define INT     signed int          // iVarName
                            17687 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17688 ; 49   |#define LONG    signed long         // lVarName
                            17689 ; 50   |#define BOOL    unsigned int        // bVarName
                            17690 ; 51   |#define FRACT   _fract              // frVarName
                            17691 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17692 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17693 ; 54   |#define FLOAT   float               // fVarName
                            17694 ; 55   |#define DBL     double              // dVarName
                            17695 ; 56   |#define ENUM    enum                // eVarName
                            17696 ; 57   |#define CMX     _complex            // cmxVarName
                            17697 ; 58   |typedef WORD UCS3;                   // 
                            17698 ; 59   |
                            17699 ; 60   |#define UINT16  unsigned short
                            17700 ; 61   |#define UINT8   unsigned char   
                            17701 ; 62   |#define UINT32  unsigned long
                            17702 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17703 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17704 ; 65   |#define WCHAR   UINT16
                            17705 ; 66   |
                            17706 ; 67   |//UINT128 is 16 bytes or 6 words
                            17707 ; 68   |typedef struct UINT128_3500 {   
                            17708 ; 69   |    int val[6];     
                            17709 ; 70   |} UINT128_3500;
                            17710 ; 71   |
                            17711 ; 72   |#define UINT128   UINT128_3500
                            17712 ; 73   |
                            17713 ; 74   |// Little endian word packed byte strings:   
                            17714 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17715 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17716 ; 77   |// Little endian word packed byte strings:   
                            17717 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17718 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17719 ; 80   |
                            17720 ; 81   |// Declare Memory Spaces To Use When Coding
                            17721 ; 82   |// A. Sector Buffers
                            17722 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17723 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17724 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17725 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17726 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17727 ; 88   |// B. Media DDI Memory
                            17728 ; 89   |#define MEDIA_DDI_MEM _Y
                            17729 ; 90   |
                            17730 ; 91   |
                            17731 ; 92   |
                            17732 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17733 ; 94   |// Examples of circular pointers:
                            17734 ; 95   |//    INT CIRC cpiVarName
                            17735 ; 96   |//    DWORD CIRC cpdwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17736 ; 97   |
                            17737 ; 98   |#define RETCODE INT                 // rcVarName
                            17738 ; 99   |
                            17739 ; 100  |// generic bitfield structure
                            17740 ; 101  |struct Bitfield {
                            17741 ; 102  |    unsigned int B0  :1;
                            17742 ; 103  |    unsigned int B1  :1;
                            17743 ; 104  |    unsigned int B2  :1;
                            17744 ; 105  |    unsigned int B3  :1;
                            17745 ; 106  |    unsigned int B4  :1;
                            17746 ; 107  |    unsigned int B5  :1;
                            17747 ; 108  |    unsigned int B6  :1;
                            17748 ; 109  |    unsigned int B7  :1;
                            17749 ; 110  |    unsigned int B8  :1;
                            17750 ; 111  |    unsigned int B9  :1;
                            17751 ; 112  |    unsigned int B10 :1;
                            17752 ; 113  |    unsigned int B11 :1;
                            17753 ; 114  |    unsigned int B12 :1;
                            17754 ; 115  |    unsigned int B13 :1;
                            17755 ; 116  |    unsigned int B14 :1;
                            17756 ; 117  |    unsigned int B15 :1;
                            17757 ; 118  |    unsigned int B16 :1;
                            17758 ; 119  |    unsigned int B17 :1;
                            17759 ; 120  |    unsigned int B18 :1;
                            17760 ; 121  |    unsigned int B19 :1;
                            17761 ; 122  |    unsigned int B20 :1;
                            17762 ; 123  |    unsigned int B21 :1;
                            17763 ; 124  |    unsigned int B22 :1;
                            17764 ; 125  |    unsigned int B23 :1;
                            17765 ; 126  |};
                            17766 ; 127  |
                            17767 ; 128  |union BitInt {
                            17768 ; 129  |        struct Bitfield B;
                            17769 ; 130  |        int        I;
                            17770 ; 131  |};
                            17771 ; 132  |
                            17772 ; 133  |#define MAX_MSG_LENGTH 10
                            17773 ; 134  |struct CMessage
                            17774 ; 135  |{
                            17775 ; 136  |        unsigned int m_uLength;
                            17776 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17777 ; 138  |};
                            17778 ; 139  |
                            17779 ; 140  |typedef struct {
                            17780 ; 141  |    WORD m_wLength;
                            17781 ; 142  |    WORD m_wMessage;
                            17782 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17783 ; 144  |} Message;
                            17784 ; 145  |
                            17785 ; 146  |struct MessageQueueDescriptor
                            17786 ; 147  |{
                            17787 ; 148  |        int *m_pBase;
                            17788 ; 149  |        int m_iModulo;
                            17789 ; 150  |        int m_iSize;
                            17790 ; 151  |        int *m_pHead;
                            17791 ; 152  |        int *m_pTail;
                            17792 ; 153  |};
                            17793 ; 154  |
                            17794 ; 155  |struct ModuleEntry
                            17795 ; 156  |{
                            17796 ; 157  |    int m_iSignaledEventMask;
                            17797 ; 158  |    int m_iWaitEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17798 ; 159  |    int m_iResourceOfCode;
                            17799 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17800 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17801 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17802 ; 163  |    int m_uTimeOutHigh;
                            17803 ; 164  |    int m_uTimeOutLow;
                            17804 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17805 ; 166  |};
                            17806 ; 167  |
                            17807 ; 168  |union WaitMask{
                            17808 ; 169  |    struct B{
                            17809 ; 170  |        unsigned int m_bNone     :1;
                            17810 ; 171  |        unsigned int m_bMessage  :1;
                            17811 ; 172  |        unsigned int m_bTimer    :1;
                            17812 ; 173  |        unsigned int m_bButton   :1;
                            17813 ; 174  |    } B;
                            17814 ; 175  |    int I;
                            17815 ; 176  |} ;
                            17816 ; 177  |
                            17817 ; 178  |
                            17818 ; 179  |struct Button {
                            17819 ; 180  |        WORD wButtonEvent;
                            17820 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17821 ; 182  |};
                            17822 ; 183  |
                            17823 ; 184  |struct Message {
                            17824 ; 185  |        WORD wMsgLength;
                            17825 ; 186  |        WORD wMsgCommand;
                            17826 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17827 ; 188  |};
                            17828 ; 189  |
                            17829 ; 190  |union EventTypes {
                            17830 ; 191  |        struct CMessage msg;
                            17831 ; 192  |        struct Button Button ;
                            17832 ; 193  |        struct Message Message;
                            17833 ; 194  |};
                            17834 ; 195  |
                            17835 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17836 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17837 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17838 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17839 ; 200  |
                            17840 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17841 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17842 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17843 ; 204  |
                            17844 ; 205  |#if DEBUG
                            17845 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17846 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17847 ; 208  |#else 
                            17848 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17849 ; 210  |#define DebugBuildAssert(x)    
                            17850 ; 211  |#endif
                            17851 ; 212  |
                            17852 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17853 ; 214  |//  #pragma asm
                            17854 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17855 ; 216  |//  #pragma endasm
                            17856 ; 217  |
                            17857 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17858 ; 219  |#ifdef COLOR_262K
                            17859 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17860 ; 221  |#elif defined(COLOR_65K)
                            17861 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17862 ; 223  |#else
                            17863 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17864 ; 225  |#endif
                            17865 ; 226  |    
                            17866 ; 227  |#endif // #ifndef _TYPES_H
                            17867 
                            17869 
                            17870 ; 5    |#include "playlist.h"
                            17871 
                            17873 
                            17874 ; 1    |#ifndef PLAYLIST_H
                            17875 ; 2    |#define PLAYLIST_H
                            17876 ; 3    |
                            17877 ; 4    |#include "types.h"
                            17878 
                            17880 
                            17881 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17882 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17883 ; 3    |//
                            17884 ; 4    |// Filename: types.h
                            17885 ; 5    |// Description: Standard data types
                            17886 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17887 ; 7    |
                            17888 ; 8    |#ifndef _TYPES_H
                            17889 ; 9    |#define _TYPES_H
                            17890 ; 10   |
                            17891 ; 11   |// TODO:  move this outta here!
                            17892 ; 12   |#if !defined(NOERROR)
                            17893 ; 13   |#define NOERROR 0
                            17894 ; 14   |#define SUCCESS 0
                            17895 ; 15   |#endif 
                            17896 ; 16   |#if !defined(SUCCESS)
                            17897 ; 17   |#define SUCCESS  0
                            17898 ; 18   |#endif
                            17899 ; 19   |#if !defined(ERROR)
                            17900 ; 20   |#define ERROR   -1
                            17901 ; 21   |#endif
                            17902 ; 22   |#if !defined(FALSE)
                            17903 ; 23   |#define FALSE 0
                            17904 ; 24   |#endif
                            17905 ; 25   |#if !defined(TRUE)
                            17906 ; 26   |#define TRUE  1
                            17907 ; 27   |#endif
                            17908 ; 28   |
                            17909 ; 29   |#if !defined(NULL)
                            17910 ; 30   |#define NULL 0
                            17911 ; 31   |#endif
                            17912 ; 32   |
                            17913 ; 33   |#define MAX_INT     0x7FFFFF
                            17914 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17915 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17916 ; 36   |#define MAX_ULONG   (-1) 
                            17917 ; 37   |
                            17918 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17919 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17920 ; 40   |
                            17921 ; 41   |
                            17922 ; 42   |#define BYTE    unsigned char       // btVarName
                            17923 ; 43   |#define CHAR    signed char         // cVarName
                            17924 ; 44   |#define USHORT  unsigned short      // usVarName
                            17925 ; 45   |#define SHORT   unsigned short      // sVarName
                            17926 ; 46   |#define WORD    unsigned int        // wVarName
                            17927 ; 47   |#define INT     signed int          // iVarName
                            17928 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17929 ; 49   |#define LONG    signed long         // lVarName
                            17930 ; 50   |#define BOOL    unsigned int        // bVarName
                            17931 ; 51   |#define FRACT   _fract              // frVarName
                            17932 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17933 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17934 ; 54   |#define FLOAT   float               // fVarName
                            17935 ; 55   |#define DBL     double              // dVarName
                            17936 ; 56   |#define ENUM    enum                // eVarName
                            17937 ; 57   |#define CMX     _complex            // cmxVarName
                            17938 ; 58   |typedef WORD UCS3;                   // 
                            17939 ; 59   |
                            17940 ; 60   |#define UINT16  unsigned short
                            17941 ; 61   |#define UINT8   unsigned char   
                            17942 ; 62   |#define UINT32  unsigned long
                            17943 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17944 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17945 ; 65   |#define WCHAR   UINT16
                            17946 ; 66   |
                            17947 ; 67   |//UINT128 is 16 bytes or 6 words
                            17948 ; 68   |typedef struct UINT128_3500 {   
                            17949 ; 69   |    int val[6];     
                            17950 ; 70   |} UINT128_3500;
                            17951 ; 71   |
                            17952 ; 72   |#define UINT128   UINT128_3500
                            17953 ; 73   |
                            17954 ; 74   |// Little endian word packed byte strings:   
                            17955 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17956 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17957 ; 77   |// Little endian word packed byte strings:   
                            17958 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17959 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17960 ; 80   |
                            17961 ; 81   |// Declare Memory Spaces To Use When Coding
                            17962 ; 82   |// A. Sector Buffers
                            17963 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17964 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17965 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17966 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17967 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17968 ; 88   |// B. Media DDI Memory
                            17969 ; 89   |#define MEDIA_DDI_MEM _Y
                            17970 ; 90   |
                            17971 ; 91   |
                            17972 ; 92   |
                            17973 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17974 ; 94   |// Examples of circular pointers:
                            17975 ; 95   |//    INT CIRC cpiVarName
                            17976 ; 96   |//    DWORD CIRC cpdwVarName
                            17977 ; 97   |
                            17978 ; 98   |#define RETCODE INT                 // rcVarName
                            17979 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17980 ; 100  |// generic bitfield structure
                            17981 ; 101  |struct Bitfield {
                            17982 ; 102  |    unsigned int B0  :1;
                            17983 ; 103  |    unsigned int B1  :1;
                            17984 ; 104  |    unsigned int B2  :1;
                            17985 ; 105  |    unsigned int B3  :1;
                            17986 ; 106  |    unsigned int B4  :1;
                            17987 ; 107  |    unsigned int B5  :1;
                            17988 ; 108  |    unsigned int B6  :1;
                            17989 ; 109  |    unsigned int B7  :1;
                            17990 ; 110  |    unsigned int B8  :1;
                            17991 ; 111  |    unsigned int B9  :1;
                            17992 ; 112  |    unsigned int B10 :1;
                            17993 ; 113  |    unsigned int B11 :1;
                            17994 ; 114  |    unsigned int B12 :1;
                            17995 ; 115  |    unsigned int B13 :1;
                            17996 ; 116  |    unsigned int B14 :1;
                            17997 ; 117  |    unsigned int B15 :1;
                            17998 ; 118  |    unsigned int B16 :1;
                            17999 ; 119  |    unsigned int B17 :1;
                            18000 ; 120  |    unsigned int B18 :1;
                            18001 ; 121  |    unsigned int B19 :1;
                            18002 ; 122  |    unsigned int B20 :1;
                            18003 ; 123  |    unsigned int B21 :1;
                            18004 ; 124  |    unsigned int B22 :1;
                            18005 ; 125  |    unsigned int B23 :1;
                            18006 ; 126  |};
                            18007 ; 127  |
                            18008 ; 128  |union BitInt {
                            18009 ; 129  |        struct Bitfield B;
                            18010 ; 130  |        int        I;
                            18011 ; 131  |};
                            18012 ; 132  |
                            18013 ; 133  |#define MAX_MSG_LENGTH 10
                            18014 ; 134  |struct CMessage
                            18015 ; 135  |{
                            18016 ; 136  |        unsigned int m_uLength;
                            18017 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18018 ; 138  |};
                            18019 ; 139  |
                            18020 ; 140  |typedef struct {
                            18021 ; 141  |    WORD m_wLength;
                            18022 ; 142  |    WORD m_wMessage;
                            18023 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18024 ; 144  |} Message;
                            18025 ; 145  |
                            18026 ; 146  |struct MessageQueueDescriptor
                            18027 ; 147  |{
                            18028 ; 148  |        int *m_pBase;
                            18029 ; 149  |        int m_iModulo;
                            18030 ; 150  |        int m_iSize;
                            18031 ; 151  |        int *m_pHead;
                            18032 ; 152  |        int *m_pTail;
                            18033 ; 153  |};
                            18034 ; 154  |
                            18035 ; 155  |struct ModuleEntry
                            18036 ; 156  |{
                            18037 ; 157  |    int m_iSignaledEventMask;
                            18038 ; 158  |    int m_iWaitEventMask;
                            18039 ; 159  |    int m_iResourceOfCode;
                            18040 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18041 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18042 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18043 ; 163  |    int m_uTimeOutHigh;
                            18044 ; 164  |    int m_uTimeOutLow;
                            18045 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18046 ; 166  |};
                            18047 ; 167  |
                            18048 ; 168  |union WaitMask{
                            18049 ; 169  |    struct B{
                            18050 ; 170  |        unsigned int m_bNone     :1;
                            18051 ; 171  |        unsigned int m_bMessage  :1;
                            18052 ; 172  |        unsigned int m_bTimer    :1;
                            18053 ; 173  |        unsigned int m_bButton   :1;
                            18054 ; 174  |    } B;
                            18055 ; 175  |    int I;
                            18056 ; 176  |} ;
                            18057 ; 177  |
                            18058 ; 178  |
                            18059 ; 179  |struct Button {
                            18060 ; 180  |        WORD wButtonEvent;
                            18061 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18062 ; 182  |};
                            18063 ; 183  |
                            18064 ; 184  |struct Message {
                            18065 ; 185  |        WORD wMsgLength;
                            18066 ; 186  |        WORD wMsgCommand;
                            18067 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18068 ; 188  |};
                            18069 ; 189  |
                            18070 ; 190  |union EventTypes {
                            18071 ; 191  |        struct CMessage msg;
                            18072 ; 192  |        struct Button Button ;
                            18073 ; 193  |        struct Message Message;
                            18074 ; 194  |};
                            18075 ; 195  |
                            18076 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18077 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18078 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18079 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18080 ; 200  |
                            18081 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18082 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18083 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18084 ; 204  |
                            18085 ; 205  |#if DEBUG
                            18086 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18087 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18088 ; 208  |#else 
                            18089 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18090 ; 210  |#define DebugBuildAssert(x)    
                            18091 ; 211  |#endif
                            18092 ; 212  |
                            18093 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18094 ; 214  |//  #pragma asm
                            18095 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18096 ; 216  |//  #pragma endasm
                            18097 ; 217  |
                            18098 ; 218  |
                            18099 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18100 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18101 ; 221  |#elif defined(COLOR_65K)
                            18102 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18103 ; 223  |#else
                            18104 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18105 ; 225  |#endif
                            18106 ; 226  |    
                            18107 ; 227  |#endif // #ifndef _TYPES_H
                            18108 
                            18110 
                            18111 ; 5    |
                            18112 ; 6    |typedef struct {
                            18113 ; 7    |    WORD    m_wTrack;                       
                            18114 ; 8    |    WORD    m_wDeviceID;
                            18115 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            18116 ; 10   |    _packed BYTE *m_pFilename;
                            18117 ; 11   |} SONGFILEINFO;
                            18118 ; 12   |
                            18119 ; 13   |#define PLAYLIST_SUCCESS                                0
                            18120 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            18121 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            18122 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            18123 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            18124 ; 18   |#define PLAYLIST_REBUILD                5
                            18125 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            18126 ; 20   |
                            18127 ; 21   |
                            18128 ; 22   |#ifdef  USE_PLAYLIST1
                            18129 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            18130 ; 24   |#endif
                            18131 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            18132 
                            18134 
                            18135 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            18136 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            18137 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            18138 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            18139 ; 30   |#ifdef USE_PLAYLIST1
                            18140 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            18141 ; 32   |#endif
                            18142 ; 33   |
                            18143 ; 34   |#endif 
                            18144 
                            18146 
                            18147 ; 6    |
                            18148 ; 7    |#define DECODER_STATE_STOP          0
                            18149 ; 8    |#define DECODER_STATE_PLAY          1
                            18150 ; 9    |#define DECODER_STATE_PAUSE         2
                            18151 ; 10   |#define DECODER_STATE_TOGGLE    4
                            18152 ; 11   |
                            18153 ; 12   |#define PLAYERLIB_SUCCESS       0
                            18154 ; 13   |#define PLAYERLIB_BAD_FILE      1
                            18155 ; 14   |#define PLAYERLIB_ERROR         2
                            18156 ; 15   |#define PLAYERLIB_END_OF_LIST   3
                            18157 ; 16   |
                            18158 ; 17   |//These are in the DecoderSR/DecoderCSR
                            18159 ; 18   |#define DECODER_PAUSED          1<<5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18160 ; 19   |#define DECODER_STOPPED         1<<6
                            18161 ; 20   |#define DECODER_SYNCED          1<<10
                            18162 ; 21   |#define DECODER_PLAYING         1<<12
                            18163 ; 22   |#define DECODER_SONG_INFO       1<<15
                            18164 ; 23   |#define DECODER_FILE_IS_OPEN    1<<16
                            18165 ; 24   |#define DECODER_A_SET           1<<18
                            18166 ; 25   |#define DECODER_B_SET           1<<19
                            18167 ; 26   |#define DECODER_BAD_FILE        1<<21
                            18168 ; 27   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            18169 ; 28   |
                            18170 ; 29   |//PrevSong Message Parameters
                            18171 ; 30   |#define PREVSONG_STOP        0             //PrevSong + Stopped
                            18172 ; 31   |#define PREVSONG_PLAY        1<<0          //PrevSong + Play
                            18173 ; 32   |#define PREVSONG_RWND        1<<1          //PrevSong + Rwnd
                            18174 ; 33   |//NextSong Message Parameters
                            18175 ; 34   |#define NEXTSONG_STOP        0             //NextSong + Stopped
                            18176 ; 35   |#define NEXTSONG_PLAY_EOF    1             //NextSong + Play + EOF reached
                            18177 ; 36   |#define NEXTSONG_PLAY_BUTTON 3             //NextSong + Play + BUTTON pressed
                            18178 ; 37   |#define NEXTSONG_FFWD        4             //NextSong + Ffwd
                            18179 ; 38   |#define NEXTSONG_DELETE_MENU 5             //NextSong via delete menu
                            18180 ; 39   |//CurrentSong Message Parameters
                            18181 ; 40   |#define CURRENTSONG_DELETE_MENU 1          //CurrentSong via delete menu
                            18182 ; 41   |
                            18183 ; 42   |#ifdef USE_PLAYLIST3
                            18184 ; 43   |extern DWORD    g_CurrentSongFastkey;
                            18185 ; 44   |#endif  // USE_PLAYLIST3
                            18186 ; 45   |
                            18187 ; 46   |#ifdef USE_PLAYLIST5
                            18188 ; 47   |extern long g_CurrentFastKey;
                            18189 ; 48   |#endif //USE_PLAYLIST5
                            18190 ; 49   |RETCODE _reentrant PlayerLib_SetState (int iState,int bWait,int*);  
                            18191 ; 50   |RETCODE _reentrant PlayerLib_FastForward (int bPlayDuring,int,int*);
                            18192 ; 51   |RETCODE _reentrant PlayerLib_Rewind(int bPlayDuring,int,int*);
                            18193 ; 52   |RETCODE _reentrant PlayerLib_SetSongName(int bStartPlaying, int, SONGFILEINFO*);
                            18194 
                            18201 
                            18202 ; 53   |RETCODE _reentrant PlayerLib_GetCurrentSong(WORD wMode,int ignored1,int*ignored2);
                            18203 ; 54   |RETCODE _reentrant PlayerLib_SkipToNextSong(WORD,WORD,int*);
                            18204 ; 55   |RETCODE _reentrant PlayerLib_SkipToPreviousSong(WORD,WORD,int*);
                            18205 ; 56   |RETCODE _reentrant PlayerLib_EnablePlaylist(int bTrueFalse,int,int*);  
                            18206 ; 57   |RETCODE _reentrant PlayerLib_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            18207 ; 58   |DWORD _reentrant PlayerLib_GetSongPosition(void);
                            18208 ; 59   |RETCODE _reentrant PlayerLib_SetSongPosition(DWORD dwSongPos);
                            18209 ; 60   |////////////////////Bookmarking functions///////////////////////////////
                            18210 ; 61   |RETCODE _reentrant PlayerLib_ResetBookmark(int iCurrentPlayset, int ignored, int* pPtr);
                            18211 ; 62   |RETCODE _reentrant PlayerLib_SetBookmark(int iCurrentPlayset, int iTracknum,int* pPtr);
                            18212 ; 63   |RETCODE _reentrant PlayerLib_GotoTrack(int iTracknum, int ignored, int* ptr);
                            18213 ; 64   |RETCODE _reentrant PlayerLib_GetBookmarkSongInfo(int iCurrentPlayset, int ignored2, int* p
                                  Ptr);
                            18214 ; 65   |#ifdef USE_PLAYLIST3
                            18215 ; 66   |RETCODE _reentrant PlayerLib_GetCurrentSong_ML(WORD wMode,int ignored1,int*ignored2);
                            18216 ; 67   |#endif // #ifdef USE_PLAYLIST3
                            18217 ; 68   |
                            18218 ; 69   |#endif 
                            18219 
                            18221 
                            18222 ; 22   |#ifdef   USE_PLAYLIST1
                            18223 ; 23   |#include "playlist1.h"
                            18224 ; 24   |#else
                            18225 ; 25   |#ifdef   USE_PLAYLIST2
                            18226 ; 26   |#include  "playlist2.h"
                            18227 ; 27   |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18228 ; 28   |#ifdef   USE_PLAYLIST3
                            18229 ; 29   |#include  "playlist3.h"
                            18230 
                            18232 
                            18233 ; 1    |#ifndef _PLAYLIST3_H
                            18234 ; 2    |#define _PLAYLIST3_H
                            18235 ; 3    |#include "playlist.h"
                            18236 
                            18238 
                            18239 ; 1    |#ifndef PLAYLIST_H
                            18240 ; 2    |#define PLAYLIST_H
                            18241 ; 3    |
                            18242 ; 4    |#include "types.h"
                            18243 ; 5    |
                            18244 ; 6    |typedef struct {
                            18245 ; 7    |    WORD    m_wTrack;                       
                            18246 ; 8    |    WORD    m_wDeviceID;
                            18247 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            18248 ; 10   |    _packed BYTE *m_pFilename;
                            18249 ; 11   |} SONGFILEINFO;
                            18250 ; 12   |
                            18251 ; 13   |#define PLAYLIST_SUCCESS                                0
                            18252 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            18253 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            18254 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            18255 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            18256 ; 18   |#define PLAYLIST_REBUILD                5
                            18257 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            18258 ; 20   |
                            18259 ; 21   |
                            18260 ; 22   |#ifdef  USE_PLAYLIST1
                            18261 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            18262 ; 24   |#endif
                            18263 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            18264 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            18265 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            18266 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            18267 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            18268 ; 30   |#ifdef USE_PLAYLIST1
                            18269 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            18270 ; 32   |#endif
                            18271 ; 33   |
                            18272 ; 34   |#endif 
                            18273 
                            18275 
                            18276 ; 4    |#include "playlist3internal.h"
                            18277 
                            18279 
                            18280 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            18281 ; 2    |#define __PLAYLIST3INTERNAL_H
                            18282 ; 3    |
                            18283 ; 4    |#include "project.h"
                            18284 
                            18286 
                            18287 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18288 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            18289 ; 3    |//  Filename: project.inc
                            18290 ; 4    |//  Description: 
                            18291 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            18292 ; 6    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18293 ; 7    |#if (!defined(_PROJECT_INC))
                            18294 ; 8    |#define _PROJECT_INC 1
                            18295 ; 9    |
                            18296 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            18297 ; 11   |#include "hwequ.h"
                            18298 
                            18300 
                            18301 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18302 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            18303 ; 3    |//  File        : hwequ.inc
                            18304 ; 4    |//  Description : STMP Hardware Constants
                            18305 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            18306 ; 6    |
                            18307 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            18308 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            18309 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            18310 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            18311 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            18312 ; 12   |
                            18313 ; 13   |#if (!defined(HWEQU_INC))
                            18314 ; 14   |#define HWEQU_INC 1
                            18315 ; 15   |
                            18316 ; 16   |#include "types.h"
                            18317 ; 17   |#include "regsclkctrl.h"
                            18318 ; 18   |#include "regscore.h"
                            18319 ; 19   |#include "regscodec.h"
                            18320 ; 20   |#include "regsdcdc.h"
                            18321 ; 21   |#include "regsemc.h"
                            18322 ; 22   |#include "regsgpio.h"
                            18323 ; 23   |#include "regsi2c.h"
                            18324 ; 24   |#include "regsi2s.h"
                            18325 ; 25   |#include "regsicoll.h"
                            18326 ; 26   |#include "regslradc.h"
                            18327 ; 27   |#include "regspwm.h"
                            18328 ; 28   |#include "regsrevision.h"
                            18329 ; 29   |#include "regsrtc.h"
                            18330 ; 30   |#include "regsspare.h"
                            18331 ; 31   |#include "regsspi.h"
                            18332 ; 32   |#include "regsswizzle.h"
                            18333 ; 33   |#include "regssdram.h"
                            18334 ; 34   |#include "regstb.h"
                            18335 ; 35   |#include "regstimer.h"
                            18336 ; 36   |#include "regsusb20.h"
                            18337 ; 37   |#include "regsusb20phy.h"
                            18338 ; 38   |
                            18339 ; 39   |
                            18340 ; 40   |#endif // if (!@def(hwequ))
                            18341 ; 41   |
                            18342 
                            18344 
                            18345 ; 12   |#else 
                            18346 ; 13   |//include "regscodec.inc"
                            18347 ; 14   |#endif
                            18348 ; 15   |
                            18349 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            18350 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            18351 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            18352 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18353 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            18354 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            18355 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            18356 ; 23   |
                            18357 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            18358 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            18359 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            18360 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            18361 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            18362 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            18363 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            18364 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            18365 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            18366 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            18367 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            18368 ; 35   |
                            18369 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            18370 ; 37   |// MEDIA DEFINITIONS
                            18371 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18372 ; 39   |
                            18373 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            18374 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            18375 ; 42   |#if defined(NAND1)
                            18376 ; 43   |#define SM_INTERNAL_CHIPS 1
                            18377 ; 44   |#else 
                            18378 ; 45   |#if defined(NAND2)
                            18379 ; 46   |#define SM_INTERNAL_CHIPS 2
                            18380 ; 47   |#else 
                            18381 ; 48   |#if defined(NAND3)
                            18382 ; 49   |#define SM_INTERNAL_CHIPS 3
                            18383 ; 50   |#else 
                            18384 ; 51   |#if defined(NAND4)
                            18385 ; 52   |#define SM_INTERNAL_CHIPS 4
                            18386 ; 53   |#else 
                            18387 ; 54   |#define SM_INTERNAL_CHIPS 1
                            18388 ; 55   |#endif
                            18389 ; 56   |#endif
                            18390 ; 57   |#endif
                            18391 ; 58   |#endif
                            18392 ; 59   |
                            18393 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            18394 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            18395 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            18396 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            18397 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            18398 ; 65   |//*** comment out if active high ****
                            18399 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            18400 ; 67   |
                            18401 ; 68   |#if defined(SMEDIA)
                            18402 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            18403 ; 70   |#define NUM_SM_EXTERNAL 1
                            18404 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18405 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            18406 ; 73   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18407 ; 74   |#if defined(MMC)
                            18408 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            18409 ; 76   |#define NUM_SM_EXTERNAL 0
                            18410 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            18411 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            18412 ; 79   |#else 
                            18413 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            18414 ; 81   |#define NUM_SM_EXTERNAL 0
                            18415 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18416 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            18417 ; 84   |#endif
                            18418 ; 85   |#endif
                            18419 ; 86   |
                            18420 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            18421 ; 88   |// Mass Storage Class definitions
                            18422 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            18423 ; 90   |// Set to 0 if Composite Device build is desired.    
                            18424 ; 91   |#define MULTI_LUN_BUILD 1   
                            18425 ; 92   |
                            18426 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            18427 ; 94   |//  SCSI
                            18428 ; 95   |#if (MULTI_LUN_BUILD==0)
                            18429 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18430 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            18431 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18432 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            18433 ; 100  |  #else
                            18434 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            18435 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18436 ; 103  |  #endif
                            18437 ; 104  |#else
                            18438 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            18439 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18440 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            18441 ; 108  |  #else
                            18442 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            18443 ; 110  |  #endif
                            18444 ; 111  |#endif
                            18445 ; 112  |
                            18446 ; 113  |
                            18447 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            18448 ; 115  |
                            18449 ; 116  |
                            18450 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            18451 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            18452 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            18453 ; 120  |#ifdef MMC
                            18454 ; 121  |#ifdef MTP_BUILD
                            18455 ; 122  |// --------------------
                            18456 ; 123  |// MTP and MMC
                            18457 ; 124  |// --------------------
                            18458 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            18459 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            18460 ; 127  |#else  // ifndef MTP_BUILD
                            18461 ; 128  |#ifdef STMP_BUILD_PLAYER
                            18462 ; 129  |// --------------------
                            18463 ; 130  |// Player and MMC
                            18464 ; 131  |// --------------------
                            18465 ; 132  |#else
                            18466 ; 133  |// --------------------
                            18467 ; 134  |// USBMSC and MMC
                            18468 ; 135  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18469 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            18470 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            18471 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            18472 ; 139  |#endif // ifdef MTP_BUILD
                            18473 ; 140  |#else  // ifndef MMC
                            18474 ; 141  |#ifdef MTP_BUILD
                            18475 ; 142  |// --------------------
                            18476 ; 143  |// MTP and NAND only
                            18477 ; 144  |// --------------------
                            18478 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            18479 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            18480 ; 147  |#else  // ifndef MTP_BUILD
                            18481 ; 148  |#ifdef STMP_BUILD_PLAYER
                            18482 ; 149  |// --------------------
                            18483 ; 150  |// Player and NAND only
                            18484 ; 151  |// --------------------
                            18485 ; 152  |#else
                            18486 ; 153  |// --------------------
                            18487 ; 154  |// USBMSC and NAND only
                            18488 ; 155  |// --------------------
                            18489 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            18490 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            18491 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            18492 ; 159  |#endif // ifdef MTP_BUILD
                            18493 ; 160  |#endif // ifdef MMC 
                            18494 ; 161  |
                            18495 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            18496 ; 163  |#if (defined(MTP_BUILD))
                            18497 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            18498 ; 165  |
                            18499 ; 166  |////!
                            18500 ; 167  |////! This varible holds the watchdog count for the store flush.
                            18501 ; 168  |////!
                            18502 ; 169  |///
                            18503 ; 170  |#include <types.h>
                            18504 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            18505 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            18506 ; 173  |#endif
                            18507 ; 174  |
                            18508 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            18509 ; 176  |// These are needed here for Mass Storage Class
                            18510 ; 177  |// Needs to be cleaned up
                            18511 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            18512 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            18513 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            18514 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            18515 ; 182  |
                            18516 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            18517 ; 184  |
                            18518 ; 185  |#endif
                            18519 ; 186  |
                            18520 ; 187  |
                            18521 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            18522 ; 189  |// SmartMedia/NAND defs
                            18523 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18524 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            18525 ; 192  |
                            18526 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            18527 ; 194  |// Sysloadresources defs
                            18528 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18529 ; 196  |
                            18530 ; 197  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18531 ; 198  |// MMC defs
                            18532 ; 199  |#define MMC_MAX_PARTITIONS 1
                            18533 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            18534 ; 201  |
                            18535 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            18536 ; 203  |// SPI defs
                            18537 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            18538 ; 205  |
                            18539 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            18540 ; 207  |// Global media defs
                            18541 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            18542 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            18543 ; 210  |
                            18544 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            18545 ; 212  |// DO NOT CHANGE THESE!!!
                            18546 ; 213  |#define SM_MAX_PARTITIONS 4
                            18547 ; 214  |#define MAX_HANDLES 2
                            18548 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            18549 ; 216  |
                            18550 ; 217  |
                            18551 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            18552 ; 219  |// Battery LRADC Values 
                            18553 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            18554 ; 221  |// brownout trip point in mV (moved by RS)
                            18555 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            18556 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            18557 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            18558 ; 225  |//     audio recording to media.
                            18559 ; 226  |#define BATT_SAFETY_MARGIN 10
                            18560 ; 227  |
                            18561 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            18562 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            18563 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            18564 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            18565 ; 232  |
                            18566 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            18567 ; 234  |
                            18568 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            18569 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            18570 ; 237  |#if (!defined(CLCD))
                            18571 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            18572 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            18573 ; 240  |#else 
                            18574 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            18575 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            18576 ; 243  |#endif
                            18577 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            18578 ; 245  |
                            18579 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            18580 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            18581 ; 248  |// See mp3 encoder overlay.
                            18582 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            18583 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            18584 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            18585 ; 252  |
                            18586 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            18587 ; 254  |// Voice recording filenames
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18588 ; 255  |// number of digits in filename Vxxx.wav
                            18589 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            18590 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            18591 ; 258  |
                            18592 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            18593 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            18594 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            18595 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            18596 ; 263  |#if defined(DEVICE_3500)
                            18597 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            18598 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            18599 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            18600 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            18601 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18602 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            18603 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            18604 ; 271  |
                            18605 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            18606 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            18607 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            18608 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            18609 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            18610 ; 277  |
                            18611 ; 278  |#else 
                            18612 ; 279  |// STMP3410
                            18613 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            18614 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18615 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            18616 ; 283  |#endif
                            18617 ; 284  |
                            18618 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            18619 ; 286  |// Number of available soft timers
                            18620 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            18621 ; 288  |#if defined(SYNC_LYRICS)
                            18622 ; 289  |#define SOFT_TIMERS 10
                            18623 ; 290  |#else 
                            18624 ; 291  |#if defined(JPEG_DECODER)
                            18625 ; 292  |#define SOFT_TIMERS 10
                            18626 ; 293  |#else 
                            18627 ; 294  |#define SOFT_TIMERS 9
                            18628 ; 295  |#endif
                            18629 ; 296  |#endif
                            18630 ; 297  |
                            18631 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            18632 ; 299  |//  sizes
                            18633 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            18634 ; 301  |#if defined(MMC)
                            18635 ; 302  |#if defined(USE_PLAYLIST5)
                            18636 ; 303  |#define MENU_STACK_SIZE 1500
                            18637 ; 304  |#else 
                            18638 ; 305  |#define MENU_STACK_SIZE 1250
                            18639 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            18640 ; 307  |#else 
                            18641 ; 308  |#if defined(USE_PLAYLIST5)
                            18642 ; 309  |#define MENU_STACK_SIZE 1500
                            18643 ; 310  |#else 
                            18644 ; 311  |#define MENU_STACK_SIZE 1250
                            18645 ; 312  |#endif //if @def('USE_PLAYLIST5')
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18646 ; 313  |#endif //if @def('MMC')
                            18647 ; 314  |
                            18648 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            18649 ; 316  |// 
                            18650 ; 317  |#define STACK_L1_SIZE 750
                            18651 ; 318  |#define STACK_L2_SIZE 100
                            18652 ; 319  |#define STACK_L3_SIZE 160
                            18653 ; 320  |
                            18654 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            18655 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            18656 ; 323  |// is ok with switching code.
                            18657 ; 324  |#if defined(MTP_BUILD)
                            18658 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            18659 ; 326  |#endif
                            18660 ; 327  |
                            18661 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            18662 ; 329  |// maximum number of nested funclets 
                            18663 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            18664 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            18665 ; 332  |
                            18666 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            18667 ; 334  |//    LCD DEFINITIONS
                            18668 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            18669 ; 336  |
                            18670 ; 337  |#define SPACE_CHAR 0x000020          
                            18671 ; 338  |#define ZERO_CHAR 0x000030
                            18672 ; 339  |#define COLON_CHAR 0x00003A
                            18673 ; 340  |#define PERIOD_CHAR 0x00002E
                            18674 ; 341  |
                            18675 ; 342  |#if (defined(S6B33B0A_LCD))
                            18676 ; 343  |#define LCD_X_SIZE 128
                            18677 ; 344  |#define LCD_Y_SIZE 159
                            18678 ; 345  |#endif
                            18679 ; 346  |
                            18680 ; 347  |#if (defined(SED15XX_LCD))
                            18681 ; 348  |#define LCD_X_SIZE 128
                            18682 ; 349  |#define LCD_Y_SIZE 64
                            18683 ; 350  |#endif
                            18684 ; 351  |
                            18685 ; 352  |
                            18686 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            18687 ; 354  |//   Details on Customizing Contrast
                            18688 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            18689 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            18690 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            18691 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            18692 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            18693 ; 360  |//   unless the ezact sequence is remembered.
                            18694 ; 361  |//   To find out what range your player supports: 
                            18695 ; 362  |//   change these equs to full range or comment out (full range is default)
                            18696 ; 363  |//;;;;;;
                            18697 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            18698 ; 365  |// recommended calibration using player -- uncomment 
                            18699 ; 366  |//;;;;;;
                            18700 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            18701 ; 368  |////////////////////////////
                            18702 ; 369  |#if (defined(DEMO_HW))
                            18703 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            18704 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            18705 ; 372  |#define LCD_MIN_CONTRAST 0x1E
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18706 ; 373  |#else 
                            18707 ; 374  |
                            18708 ; 375  |#if (defined(S6B33B0A_LCD))
                            18709 ; 376  |#define LCD_MAX_CONTRAST 210
                            18710 ; 377  |#define LCD_MIN_CONTRAST 160    
                            18711 ; 378  |#endif
                            18712 ; 379  |
                            18713 ; 380  |#if (defined(SED15XX_LCD))
                            18714 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            18715 ; 382  |// Engineering board regs support range [17-37].
                            18716 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            18717 ; 384  |//   One default contrast range [24-42] works for both.
                            18718 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            18719 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            18720 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            18721 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            18722 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            18723 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            18724 ; 391  |
                            18725 ; 392  |#if (defined(NEWSHINGYIH))
                            18726 ; 393  |#define LCD_MAX_CONTRAST 250
                            18727 ; 394  |#define LCD_MIN_CONTRAST 0
                            18728 ; 395  |#else 
                            18729 ; 396  |//-----
                            18730 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            18731 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            18732 ; 399  |#define LCD_MAX_CONTRAST 250
                            18733 ; 400  |#define LCD_MIN_CONTRAST 0
                            18734 ; 401  |
                            18735 ; 402  |//=====
                            18736 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            18737 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            18738 ; 405  |//LCD_MAX_CONTRAST equ 42
                            18739 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            18740 ; 407  |
                            18741 ; 408  |#endif
                            18742 ; 409  |#endif
                            18743 ; 410  |
                            18744 ; 411  |#endif
                            18745 ; 412  |
                            18746 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            18747 ; 414  |// The default value of the lcd contrast in % of range
                            18748 ; 415  |//   the default value is used when no settings.dat is available
                            18749 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            18750 ; 417  |
                            18751 ; 418  |#if (defined(S6B33B0A_LCD))
                            18752 ; 419  |// 60% of range is default value
                            18753 ; 420  |#define DEFAULT_CONTRAST 50 
                            18754 ; 421  |#endif
                            18755 ; 422  |
                            18756 ; 423  |#if (defined(SED15XX_LCD))
                            18757 ; 424  |// % of range is default value (was 60%)
                            18758 ; 425  |#define DEFAULT_CONTRAST 50 
                            18759 ; 426  |#endif
                            18760 ; 427  |
                            18761 ; 428  |
                            18762 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            18763 ; 430  |// make lower when doing calibration
                            18764 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            18765 ; 432  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18766 ; 433  |
                            18767 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            18768 ; 435  |// For FFWD and RWND
                            18769 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            18770 ; 437  |#define SECONDS_TO_SKIP 1
                            18771 ; 438  |#define SECONDS_TO_SKIP1 3
                            18772 ; 439  |#define SECONDS_TO_SKIP2 6
                            18773 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            18774 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            18775 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18776 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            18777 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18778 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            18779 ; 446  |
                            18780 ; 447  |// For audible FFW/RWD
                            18781 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            18782 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            18783 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            18784 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            18785 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18786 ; 453  |#define LEVEL1_BOUNDARY 17 
                            18787 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18788 ; 455  |#define LEVEL2_BOUNDARY 33 
                            18789 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18790 ; 457  |#define LEVEL3_BOUNDARY 50 
                            18791 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            18792 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            18793 ; 460  |// Short Song Time, songs too short to play.
                            18794 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            18795 ; 462  |
                            18796 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18797 ; 464  |// MP3 Sync Values
                            18798 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            18799 ; 466  |// # bytes to look for sync before marking it bad
                            18800 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            18801 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            18802 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            18803 ; 470  |// once we have sync'd, the isr should be called this frequently
                            18804 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            18805 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            18806 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            18807 ; 474  |
                            18808 ; 475  |
                            18809 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            18810 ; 477  |//// Multi-Stage Volume Control Definitions
                            18811 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            18812 ; 479  |//// Use Multi-Stage Volume
                            18813 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            18814 ; 481  |
                            18815 ; 482  |//// Master Volume definitions
                            18816 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            18817 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            18818 ; 485  |
                            18819 ; 486  |//// DAC-Mode definitions
                            18820 ; 487  |//// Adjusts 0dB point
                            18821 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            18822 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            18823 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            18824 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            18825 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18826 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            18827 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            18828 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            18829 ; 496  |
                            18830 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            18831 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            18832 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            18833 ; 500  |
                            18834 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            18835 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            18836 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            18837 ; 504  |
                            18838 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            18839 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            18840 ; 507  |
                            18841 ; 508  |
                            18842 ; 509  |//// Line In definitions (used for Line-In 1)
                            18843 ; 510  |//// 0dB point of the Line In
                            18844 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            18845 ; 512  |//// Minimum volume of Line In
                            18846 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            18847 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            18848 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            18849 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            18850 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            18851 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            18852 ; 519  |
                            18853 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            18854 ; 521  |//// 0dB point of the Line In
                            18855 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            18856 ; 523  |//// Minimum volume of Line In
                            18857 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            18858 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            18859 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            18860 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            18861 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            18862 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            18863 ; 530  |
                            18864 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            18865 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            18866 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            18867 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            18868 ; 535  |
                            18869 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            18870 ; 537  |////
                            18871 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            18872 ; 539  |////
                            18873 ; 540  |///
                            18874 ; 541  |#include <types.h>
                            18875 ; 542  |extern volatile WORD g_wActivityState;
                            18876 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            18877 ; 544  |
                            18878 ; 545  |void _reentrant Init5VSense(void);
                            18879 ; 546  |void _reentrant ServiceDCDC(void);
                            18880 ; 547  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18881 ; 548  |////////////////////////////////////////////////////////////////////////////
                            18882 ; 549  |//// JPEG Thumbnail Mode Setting
                            18883 ; 550  |//// number of column in thumbnail mode
                            18884 ; 551  |#define THUMBNAIL_X 2           
                            18885 ; 552  |//// number of row in  thumbnail mode
                            18886 ; 553  |#define THUMBNAIL_Y 2           
                            18887 ; 554  |//// thumbnail boundary offset x
                            18888 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            18889 ; 556  |//// thumbnail boundary offset y
                            18890 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            18891 ; 558  |
                            18892 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            18893 ; 560  |
                            18894 
                            18896 
                            18897 ; 5    |
                            18898 ; 6    |#include "filesystem.h"
                            18899 
                            18901 
                            18902 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18903 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            18904 ; 3    |//
                            18905 ; 4    |//  File        : FileSystem.h
                            18906 ; 5    |//  Description : Header File for File System
                            18907 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18908 ; 7    |
                            18909 ; 8    |#ifndef _FILESYSTEM_H
                            18910 ; 9    |#define _FILESYSTEM_H
                            18911 ; 10   |
                            18912 ; 11   |#include "types.h"
                            18913 
                            18915 
                            18916 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18917 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            18918 ; 3    |//
                            18919 ; 4    |// Filename: types.h
                            18920 ; 5    |// Description: Standard data types
                            18921 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18922 ; 7    |
                            18923 ; 8    |#ifndef _TYPES_H
                            18924 ; 9    |#define _TYPES_H
                            18925 ; 10   |
                            18926 ; 11   |// TODO:  move this outta here!
                            18927 ; 12   |#if !defined(NOERROR)
                            18928 ; 13   |#define NOERROR 0
                            18929 ; 14   |#define SUCCESS 0
                            18930 ; 15   |#endif 
                            18931 ; 16   |#if !defined(SUCCESS)
                            18932 ; 17   |#define SUCCESS  0
                            18933 ; 18   |#endif
                            18934 ; 19   |#if !defined(ERROR)
                            18935 ; 20   |#define ERROR   -1
                            18936 ; 21   |#endif
                            18937 ; 22   |#if !defined(FALSE)
                            18938 ; 23   |#define FALSE 0
                            18939 ; 24   |#endif
                            18940 ; 25   |#if !defined(TRUE)
                            18941 ; 26   |#define TRUE  1
                            18942 ; 27   |#endif
                            18943 ; 28   |
                            18944 ; 29   |#if !defined(NULL)
                            18945 ; 30   |#define NULL 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18946 ; 31   |#endif
                            18947 ; 32   |
                            18948 ; 33   |#define MAX_INT     0x7FFFFF
                            18949 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18950 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18951 ; 36   |#define MAX_ULONG   (-1) 
                            18952 ; 37   |
                            18953 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18954 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18955 ; 40   |
                            18956 ; 41   |
                            18957 ; 42   |#define BYTE    unsigned char       // btVarName
                            18958 ; 43   |#define CHAR    signed char         // cVarName
                            18959 ; 44   |#define USHORT  unsigned short      // usVarName
                            18960 ; 45   |#define SHORT   unsigned short      // sVarName
                            18961 ; 46   |#define WORD    unsigned int        // wVarName
                            18962 ; 47   |#define INT     signed int          // iVarName
                            18963 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18964 ; 49   |#define LONG    signed long         // lVarName
                            18965 ; 50   |#define BOOL    unsigned int        // bVarName
                            18966 ; 51   |#define FRACT   _fract              // frVarName
                            18967 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18968 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18969 ; 54   |#define FLOAT   float               // fVarName
                            18970 ; 55   |#define DBL     double              // dVarName
                            18971 ; 56   |#define ENUM    enum                // eVarName
                            18972 ; 57   |#define CMX     _complex            // cmxVarName
                            18973 ; 58   |typedef WORD UCS3;                   // 
                            18974 ; 59   |
                            18975 ; 60   |#define UINT16  unsigned short
                            18976 ; 61   |#define UINT8   unsigned char   
                            18977 ; 62   |#define UINT32  unsigned long
                            18978 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18979 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18980 ; 65   |#define WCHAR   UINT16
                            18981 ; 66   |
                            18982 ; 67   |//UINT128 is 16 bytes or 6 words
                            18983 ; 68   |typedef struct UINT128_3500 {   
                            18984 ; 69   |    int val[6];     
                            18985 ; 70   |} UINT128_3500;
                            18986 ; 71   |
                            18987 ; 72   |#define UINT128   UINT128_3500
                            18988 ; 73   |
                            18989 ; 74   |// Little endian word packed byte strings:   
                            18990 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18991 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18992 ; 77   |// Little endian word packed byte strings:   
                            18993 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18994 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18995 ; 80   |
                            18996 ; 81   |// Declare Memory Spaces To Use When Coding
                            18997 ; 82   |// A. Sector Buffers
                            18998 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18999 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19000 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19001 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19002 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19003 ; 88   |// B. Media DDI Memory
                            19004 ; 89   |#define MEDIA_DDI_MEM _Y
                            19005 ; 90   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19006 ; 91   |
                            19007 ; 92   |
                            19008 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19009 ; 94   |// Examples of circular pointers:
                            19010 ; 95   |//    INT CIRC cpiVarName
                            19011 ; 96   |//    DWORD CIRC cpdwVarName
                            19012 ; 97   |
                            19013 ; 98   |#define RETCODE INT                 // rcVarName
                            19014 ; 99   |
                            19015 ; 100  |// generic bitfield structure
                            19016 ; 101  |struct Bitfield {
                            19017 ; 102  |    unsigned int B0  :1;
                            19018 ; 103  |    unsigned int B1  :1;
                            19019 ; 104  |    unsigned int B2  :1;
                            19020 ; 105  |    unsigned int B3  :1;
                            19021 ; 106  |    unsigned int B4  :1;
                            19022 ; 107  |    unsigned int B5  :1;
                            19023 ; 108  |    unsigned int B6  :1;
                            19024 ; 109  |    unsigned int B7  :1;
                            19025 ; 110  |    unsigned int B8  :1;
                            19026 ; 111  |    unsigned int B9  :1;
                            19027 ; 112  |    unsigned int B10 :1;
                            19028 ; 113  |    unsigned int B11 :1;
                            19029 ; 114  |    unsigned int B12 :1;
                            19030 ; 115  |    unsigned int B13 :1;
                            19031 ; 116  |    unsigned int B14 :1;
                            19032 ; 117  |    unsigned int B15 :1;
                            19033 ; 118  |    unsigned int B16 :1;
                            19034 ; 119  |    unsigned int B17 :1;
                            19035 ; 120  |    unsigned int B18 :1;
                            19036 ; 121  |    unsigned int B19 :1;
                            19037 ; 122  |    unsigned int B20 :1;
                            19038 ; 123  |    unsigned int B21 :1;
                            19039 ; 124  |    unsigned int B22 :1;
                            19040 ; 125  |    unsigned int B23 :1;
                            19041 ; 126  |};
                            19042 ; 127  |
                            19043 ; 128  |union BitInt {
                            19044 ; 129  |        struct Bitfield B;
                            19045 ; 130  |        int        I;
                            19046 ; 131  |};
                            19047 ; 132  |
                            19048 ; 133  |#define MAX_MSG_LENGTH 10
                            19049 ; 134  |struct CMessage
                            19050 ; 135  |{
                            19051 ; 136  |        unsigned int m_uLength;
                            19052 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19053 ; 138  |};
                            19054 ; 139  |
                            19055 ; 140  |typedef struct {
                            19056 ; 141  |    WORD m_wLength;
                            19057 ; 142  |    WORD m_wMessage;
                            19058 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19059 ; 144  |} Message;
                            19060 ; 145  |
                            19061 ; 146  |struct MessageQueueDescriptor
                            19062 ; 147  |{
                            19063 ; 148  |        int *m_pBase;
                            19064 ; 149  |        int m_iModulo;
                            19065 ; 150  |        int m_iSize;
                            19066 ; 151  |        int *m_pHead;
                            19067 ; 152  |        int *m_pTail;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19068 ; 153  |};
                            19069 ; 154  |
                            19070 ; 155  |struct ModuleEntry
                            19071 ; 156  |{
                            19072 ; 157  |    int m_iSignaledEventMask;
                            19073 ; 158  |    int m_iWaitEventMask;
                            19074 ; 159  |    int m_iResourceOfCode;
                            19075 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19076 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19077 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19078 ; 163  |    int m_uTimeOutHigh;
                            19079 ; 164  |    int m_uTimeOutLow;
                            19080 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19081 ; 166  |};
                            19082 ; 167  |
                            19083 ; 168  |union WaitMask{
                            19084 ; 169  |    struct B{
                            19085 ; 170  |        unsigned int m_bNone     :1;
                            19086 ; 171  |        unsigned int m_bMessage  :1;
                            19087 ; 172  |        unsigned int m_bTimer    :1;
                            19088 ; 173  |        unsigned int m_bButton   :1;
                            19089 ; 174  |    } B;
                            19090 ; 175  |    int I;
                            19091 ; 176  |} ;
                            19092 ; 177  |
                            19093 ; 178  |
                            19094 ; 179  |struct Button {
                            19095 ; 180  |        WORD wButtonEvent;
                            19096 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19097 ; 182  |};
                            19098 ; 183  |
                            19099 ; 184  |struct Message {
                            19100 ; 185  |        WORD wMsgLength;
                            19101 ; 186  |        WORD wMsgCommand;
                            19102 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19103 ; 188  |};
                            19104 ; 189  |
                            19105 ; 190  |union EventTypes {
                            19106 ; 191  |        struct CMessage msg;
                            19107 ; 192  |        struct Button Button ;
                            19108 ; 193  |        struct Message Message;
                            19109 ; 194  |};
                            19110 ; 195  |
                            19111 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19112 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19113 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19114 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19115 ; 200  |
                            19116 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19117 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19118 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19119 ; 204  |
                            19120 ; 205  |#if DEBUG
                            19121 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19122 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19123 ; 208  |#else 
                            19124 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19125 ; 210  |#define DebugBuildAssert(x)    
                            19126 ; 211  |#endif
                            19127 ; 212  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19128 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19129 ; 214  |//  #pragma asm
                            19130 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19131 ; 216  |//  #pragma endasm
                            19132 ; 217  |
                            19133 ; 218  |
                            19134 ; 219  |#ifdef COLOR_262K
                            19135 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19136 ; 221  |#elif defined(COLOR_65K)
                            19137 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19138 ; 223  |#else
                            19139 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19140 ; 225  |#endif
                            19141 ; 226  |    
                            19142 ; 227  |#endif // #ifndef _TYPES_H
                            19143 
                            19145 
                            19146 ; 12   |
                            19147 ; 13   |
                            19148 ; 14   |// File attributes
                            19149 ; 15   |#ifndef _FS_ATTRIBUTES
                            19150 ; 16   |#define _FS_ATTRIBUTES
                            19151 ; 17   |#define READ        1
                            19152 ; 18   |#define WRITE       2
                            19153 ; 19   |#define WRITE_PLUS  3
                            19154 ; 20   |#define APPEND      4
                            19155 ; 21   |#define TRUNCATE    8
                            19156 ; 22   |#define CREATE      16
                            19157 ; 23   |#endif
                            19158 ; 24   |
                            19159 ; 25   |//#ifndef FAT12
                            19160 ; 26   |//#define FAT12   1
                            19161 ; 27   |//#endif
                            19162 ; 28   |//
                            19163 ; 29   |#ifndef FAT16
                            19164 ; 30   |#define FAT16   2
                            19165 ; 31   |#endif
                            19166 ; 32   |
                            19167 ; 33   |#define MEM_SPACE_P 0x100000
                            19168 ; 34   |#define MEM_SPACE_Y 0x400000
                            19169 ; 35   |#define MEM_SPACE_X 0x800000
                            19170 ; 36   |
                            19171 ; 37   |#define FILE_SYS_MODE_READ  0
                            19172 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            19173 ; 39   | 
                            19174 ; 40   |#define ATTR_READ_ONLY      0x01
                            19175 ; 41   |#define ATTR_HIDDEN         0x02
                            19176 ; 42   |#define ATTR_SYSTEM         0x04
                            19177 ; 43   |#define ATTR_VOLUME_ID      0x08
                            19178 ; 44   |#define ATTR_DIRECTORY      0x10
                            19179 ; 45   |#define ATTR_ARCHIVE        0x20
                            19180 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            19181 ; 47   |
                            19182 ; 48   |#define SEEK_SET           -1
                            19183 ; 49   |#define SEEK_CUR            0
                            19184 ; 50   |#define SEEK_END            1
                            19185 ; 51   |
                            19186 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            19187 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19188 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            19189 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            19190 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            19191 ; 57   |
                            19192 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            19193 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            19194 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            19195 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            19196 ; 62   |
                            19197 ; 63   |#define READ_TYPE_NORMAL            0
                            19198 ; 64   |#define READ_TYPE_FAT               1
                            19199 ; 65   |#define READ_TYPE_RAW               2
                            19200 ; 66   |
                            19201 ; 67   |
                            19202 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            19203 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            19204 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            19205 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            19206 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            19207 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            19208 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            19209 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            19210 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            19211 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            19212 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            19213 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            19214 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            19215 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            19216 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            19217 ; 83   |    #endif
                            19218 ; 84   |#else
                            19219 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            19220 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            19221 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            19222 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            19223 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            19224 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            19225 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            19226 ; 92   |    #endif
                            19227 ; 93   |#endif
                            19228 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            19229 ; 95   |
                            19230 ; 96   |
                            19231 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            19232 ; 98   |#define MAX_FILENAME_LENGTH 256
                            19233 ; 99   |#endif
                            19234 ; 100  |
                            19235 ; 101  |typedef struct {
                            19236 ; 102  |    WORD wNumberOfZones;
                            19237 ; 103  |    WORD wSizeInMegaBytes;
                            19238 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            19239 ; 105  |
                            19240 ; 106  |typedef struct {
                            19241 ; 107  |    WORD wBootIdentification;
                            19242 ; 108  |    WORD wStartHeadNumber;
                            19243 ; 109  |    WORD wStartSectorNumber;
                            19244 ; 110  |    WORD wStartCylinderNumber;
                            19245 ; 111  |    WORD wSystemIdentification;
                            19246 ; 112  |    WORD wEndHeadNumber;
                            19247 ; 113  |    WORD wEndSectorNumber;
                            19248 ; 114  |    WORD wEndCylinderNumber;
                            19249 ; 115  |    WORD wStartLogicalSectorNumberHigh;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19250 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            19251 ; 117  |    WORD wPartitionSizeHigh;
                            19252 ; 118  |    WORD wPartitionSizeLow;
                            19253 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            19254 ; 120  |
                            19255 ; 121  |typedef struct {
                            19256 ; 122  |    WORD wWord0;
                            19257 ; 123  |    WORD wWord1;
                            19258 ; 124  |    WORD wWord2;
                            19259 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            19260 ; 126  |
                            19261 ; 127  |typedef struct {
                            19262 ; 128  |    WORD wWord0;
                            19263 ; 129  |    WORD wWord1;
                            19264 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            19265 ; 131  |
                            19266 ; 132  |typedef struct {
                            19267 ; 133  |    WORD wWord0;
                            19268 ; 134  |    WORD wWord1;
                            19269 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            19270 ; 136  |
                            19271 ; 137  |typedef struct {
                            19272 ; 138  |    WORD wWord0;
                            19273 ; 139  |    WORD wWord1;
                            19274 ; 140  |    WORD wWord2;
                            19275 ; 141  |    WORD wWord3;
                            19276 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            19277 ; 143  |
                            19278 ; 144  |typedef struct {
                            19279 ; 145  |    WORD wWord0;
                            19280 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            19281 
                            19304 
                            19305 ; 147  |
                            19306 ; 148  |typedef struct {
                            19307 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            19308 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            19309 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            19310 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            19311 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            19312 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            19313 
                            19335 
                            19336 ; 155  |   
                            19337 ; 156  |typedef struct {
                            19338 ; 157  |    WORD wPageSizeInBytes;
                            19339 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            19340 ; 159  |    WORD wNumberOfPagesPerBlock;
                            19341 ; 160  |    WORD wNumberOfBlocksPerZone;
                            19342 ; 161  |    WORD wNumberOfZonesInMedia;
                            19343 ; 162  |    WORD wMediaSizeInMBytes;
                            19344 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            19345 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            19346 ; 165  |    WORD wMediaFlagStatus;
                            19347 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            19348 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            19349 ; 168  |    WORD wNumberOfSystemBlocks;
                            19350 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            19351 ; 170  |
                            19352 ; 171  |typedef struct {
                            19353 ; 172  |    WORD wDevice;        
                            19354 ; 173  |    WORD wDirtyBlockFlag;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19355 ; 174  |    WORD wCleanTailFlag; 
                            19356 ; 175  |    WORD wLogDOSPage;    
                            19357 ; 176  |    WORD wSrcLogBlock;   
                            19358 ; 177  |    WORD wSrcPhyBlock;   
                            19359 ; 178  |    WORD wDestPhyBlock;  
                            19360 ; 179  |    WORD wStartSrcPage;  
                            19361 ; 180  |    WORD wStartDestPage; 
                            19362 ; 181  |    WORD wPagesToCopy;   
                            19363 ; 182  |    WORD wReplaceBuff;   
                            19364 ; 183  |    WORD wReplaceRdnt;
                            19365 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            19366 ; 185  |        WORD wFirstCount;
                            19367 ; 186  |        WORD wNextCount;
                            19368 ; 187  |        WORD wLastCount;
                            19369 ; 188  |    #endif
                            19370 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            19371 ; 190  |
                            19372 ; 191  |typedef struct {
                            19373 ; 192  |    WORD wWord0;
                            19374 ; 193  |    WORD wWord1;
                            19375 ; 194  |    WORD wWord2;
                            19376 ; 195  |    WORD wWord3;
                            19377 ; 196  |} DIRECTORY_NAME;
                            19378 ; 197  |
                            19379 ; 198  |typedef struct {
                            19380 ; 199  |    WORD wWord0;
                            19381 ; 200  |    WORD wWord1;
                            19382 ; 201  |} DIRECTORY_EXTENSION;
                            19383 ; 202  |
                            19384 ; 203  |typedef struct {
                            19385 ; 204  |    WORD wWord0;
                            19386 ; 205  |    WORD wWord1;
                            19387 ; 206  |} DIRECTORY_SIZE;
                            19388 
                            19403 
                            19404 ; 207  |
                            19405 ; 208  |typedef struct {
                            19406 ; 209  |    DIRECTORY_NAME Name;
                            19407 ; 210  |    DIRECTORY_EXTENSION Extension;
                            19408 ; 211  |    WORD wAttribute;
                            19409 ; 212  |    WORD wReserved[4];
                            19410 ; 213  |    WORD wCreationTime;
                            19411 ; 214  |    WORD wCreationData;
                            19412 ; 215  |    WORD wFirstCluster;
                            19413 ; 216  |    DIRECTORY_SIZE Size;
                            19414 ; 217  |    WORD wCurrentCluster;
                            19415 ; 218  |    WORD wPointer;
                            19416 ; 219  |    WORD wRecord;
                            19417 ; 220  |    WORD wRd;
                            19418 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            19419 ; 222  |
                            19420 ; 223  |// TODO:  clean this up.  There are two versions.
                            19421 ; 224  |struct FCB
                            19422 ; 225  |{
                            19423 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            19424 ; 227  |    int     m_wReserved;                //3
                            19425 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            19426 ; 229  |    int     m_wAttributes;              //6
                            19427 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            19428 ; 231  |    int     m_wTimeofCreation;          //b
                            19429 ; 232  |    int     m_wDateofCreation;          //c
                            19430 ; 233  |    int     m_wFirstCluster;            //d
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19431 ; 234  |    int     m_wFileSizeHigh;            //e
                            19432 ; 235  |    int     m_wFileSizeLow;             //f
                            19433 ; 236  |};
                            19434 
                            19450 
                            19451 ; 237  |
                            19452 ; 238  |
                            19453 ; 239  |typedef struct {
                            19454 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            19455 ; 241  |    WORD wFirstClusterParentDirectory;
                            19456 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            19457 ; 243  |    WORD wCurrentRelativeSector;
                            19458 ; 244  |    WORD wNumberOfSectors;
                            19459 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            19460 ; 246  |    WORD wBufferedRecord;
                            19461 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            19462 ; 248  |    WORD * pwPointerToBuffer;
                            19463 ; 249  |    WORD * pwPointerToPath;
                            19464 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            19465 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            19466 ; 252  |
                            19467 ; 253  |typedef struct {
                            19468 ; 254  |    WORD wWord0;
                            19469 ; 255  |    WORD wWord1;
                            19470 ; 256  |    WORD wWord2;
                            19471 ; 257  |    WORD wWord3;
                            19472 ; 258  |} FILE_NAME;
                            19473 ; 259  |
                            19474 ; 260  |typedef struct {
                            19475 ; 261  |    WORD wWord0;
                            19476 ; 262  |    WORD wWord1;
                            19477 ; 263  |} FILE_EXTENSION;
                            19478 ; 264  |
                            19479 ; 265  |typedef struct {
                            19480 ; 266  |    WORD wWord0;
                            19481 ; 267  |    WORD wWord1;
                            19482 ; 268  |} FILE_SIZE;
                            19483 ; 269  |
                            19484 ; 270  |typedef union {
                            19485 ; 271  |    struct {
                            19486 ; 272  |        int Read        :1;
                            19487 ; 273  |        int Write       :1;
                            19488 ; 274  |        int Append      :1;
                            19489 ; 275  |        int Truncate    :1;
                            19490 ; 276  |        int Create      :1;
                            19491 ; 277  |        int Rsrv        :3;
                            19492 ; 278  |        int Mode        :8;
                            19493 ; 279  |        int Device      :8;
                            19494 ; 280  |    } B;
                            19495 ; 281  |    int I;
                            19496 ; 282  |} FILE_FLAGS;
                            19497 ; 283  |
                            19498 ; 284  |typedef struct {
                            19499 ; 285  |    WORD wWord0;
                            19500 ; 286  |    WORD wWord1;
                            19501 ; 287  |} FILE_BYTE_CURRENT;
                            19502 
                            19542 
                            19543 ; 288  |
                            19544 ; 289  |typedef struct {
                            19545 ; 290  |    FILE_NAME Name;
                            19546 ; 291  |    FILE_EXTENSION Extension;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19547 ; 292  |    WORD wAttributes;
                            19548 ; 293  |    WORD wReserved[4];
                            19549 ; 294  |    WORD wCreationTime;
                            19550 ; 295  |    WORD wCreationData;
                            19551 ; 296  |    WORD wFirstCluster;
                            19552 ; 297  |    FILE_SIZE Size;
                            19553 ; 298  |    WORD wCurrentCluster;
                            19554 ; 299  |    WORD wPointer;
                            19555 ; 300  |    WORD wRecord;
                            19556 ; 301  |    WORD wRd;
                            19557 ; 302  |    FILE_FLAGS Flags;
                            19558 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            19559 ; 304  |    WORD wFcbFlagEndOfCx;
                            19560 ; 305  |} FILE_CONTROL_BLOCK;    
                            19561 ; 306  |
                            19562 ; 307  |typedef struct {
                            19563 ; 308  |    WORD wWord0;
                            19564 ; 309  |    WORD wWord1;
                            19565 ; 310  |    WORD wWord2;
                            19566 ; 311  |    WORD wWord3;
                            19567 ; 312  |} VOLUME_LABEL;
                            19568 ; 313  |
                            19569 ; 314  |typedef struct {
                            19570 ; 315  |    WORD wFATPhysicalBlock1;
                            19571 ; 316  |    WORD wFATPhysicalBlock2;
                            19572 ; 317  |    WORD wFATPhysicalBlock3;
                            19573 ; 318  |    WORD wFATPhysicalBlock4;
                            19574 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            19575 
                            19582 
                            19583 ; 320  |
                            19584 ; 321  |typedef struct {
                            19585 ; 322  |    WORD wFATSectorInCache;
                            19586 ; 323  |    WORD wLastClusterFree;
                            19587 ; 324  |    WORD wNumberOfUsedClusters;
                            19588 ; 325  |    WORD wNumberOfFreeClusters;
                            19589 ; 326  |    WORD wNumberOfBadClusters;
                            19590 ; 327  |    WORD wNumberOfReservedClusters;
                            19591 ; 328  |    WORD wControl;
                            19592 ; 329  |    WORD * pwSectorCache;
                            19593 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            19594 ; 331  |} FAT_TABLE;
                            19595 
                            19602 
                            19603 ; 332  |
                            19604 ; 333  |typedef struct {
                            19605 ; 334  |    WORD wStateMediaTable;
                            19606 ; 335  |    WORD wTypeFs;
                            19607 ; 336  |    WORD wBytesPerSector;
                            19608 ; 337  |    WORD wSectorsPerCluster;
                            19609 ; 338  |    WORD wNumberOfReservedSectors;
                            19610 ; 339  |    WORD wMaximumNumberOfFATs;
                            19611 ; 340  |    WORD wMaxRootDirectoryEntries;
                            19612 ; 341  |    WORD wTotalSectors;
                            19613 ; 342  |    WORD wNumberOfFATSectors;
                            19614 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            19615 ; 344  |    WORD wNumberOfHeads;
                            19616 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            19617 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            19618 ; 347  |    WORD wTotalSectors32MSB;
                            19619 ; 348  |    WORD wTotalSectors32LSB;
                            19620 ; 349  |    WORD wDriverNumber;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19621 ; 350  |    WORD wExtendedBootSignature;
                            19622 ; 351  |    WORD wVolumeIDMSB;
                            19623 ; 352  |    WORD wVolumeIDLSB;
                            19624 ; 353  |    VOLUME_LABEL VolumeLabel;
                            19625 ; 354  |    WORD * pwWriteBuffer;
                            19626 ; 355  |    WORD wPrimaryFATRelativeSector;
                            19627 ; 356  |    WORD wSecondaryFATRelativeSector;
                            19628 ; 357  |    WORD wRootDirectoryRelativeSector;
                            19629 ; 358  |    WORD wFirstSectorNumberDataZone;
                            19630 ; 359  |    WORD wMaxNumberOfFATEntries;
                            19631 ; 360  |    WORD wRootDirectorySizeInSectors;
                            19632 ; 361  |    WORD wDataAreaSizeInSectors;
                            19633 ; 362  |} MEDIA_TABLE;
                            19634 
                            19693 
                            19694 ; 363  |
                            19695 ; 364  |typedef struct {
                            19696 ; 365  |    MEDIA_TABLE * pMediaTable;
                            19697 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            19698 ; 367  |    FAT_TABLE * pFATTable;
                            19699 ; 368  |} DEVICE_CONTROL_TABLE;
                            19700 ; 369  |    
                            19701 ; 370  |typedef struct {
                            19702 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            19703 ; 372  |                                        //  to 2-bytes for compatibility with
                            19704 ; 373  |                                        //  older host drivers.
                            19705 ; 374  |    DWORD dwTotalNumberOfSectors;
                            19706 ; 375  |    DWORD dwTotalNumberOfBytes;
                            19707 ; 376  |    WORD wSectorSizeInBytes;
                            19708 ; 377  |} MEDIA_SIZE;
                            19709 ; 378  |
                            19710 ; 379  |typedef struct {
                            19711 ; 380  |    BOOL    bInstalled;
                            19712 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            19713 ; 382  |    DWORD   dwSize;
                            19714 ; 383  |} DATA_DRIVE_PBS_LOC;
                            19715 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            19716 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            19717 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            19718 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            19719 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            19720 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            19721 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            19722 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            19723 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            19724 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            19725 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            19726 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            19727 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            19728 ; 397  |extern  INT FSFreeClusters(INT Device);
                            19729 ; 398  |extern  INT BytesPerCluster(INT Device);
                            19730 ; 399  |
                            19731 ; 400  |
                            19732 ; 401  |
                            19733 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            19734 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            19735 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            19736 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19737 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            19738 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            19739 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            19740 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            19741 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            19742 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            19743 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            19744 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            19745 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            19746 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            19747 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            19748 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            19749 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            19750 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19751 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19752 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19753 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            19754 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            19755 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            19756 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            19757 ; 426  |
                            19758 ; 427  |#endif
                            19759 
                            19761 
                            19762 ; 7    |#include "metadata.h"
                            19763 
                            19765 
                            19766 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19767 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            19768 ; 3    |//
                            19769 ; 4    |// Filename: metadata.h
                            19770 ; 5    |// Description:
                            19771 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19772 ; 7    |
                            19773 ; 8    |#ifndef _METADATA_H
                            19774 ; 9    |#define _METADATA_H
                            19775 ; 10   |
                            19776 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            19777 ; 12   |// MetaData definitions
                            19778 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            19779 ; 14   |
                            19780 ; 15   |//#define MMC_CMD59       0x40|59
                            19781 ; 16   |
                            19782 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            19783 ; 18   |// Meta Data structure definitions
                            19784 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            19785 ; 20   |
                            19786 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            19787 ; 22   |// MetaData definitions
                            19788 ; 23   |
                            19789 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            19790 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            19791 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            19792 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            19793 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            19794 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            19795 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            19796 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19797 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            19798 ; 33   |
                            19799 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            19800 ; 35   |
                            19801 ; 36   |// VBR
                            19802 ; 37   |#define VBR_NOT_DETERMINED 0
                            19803 ; 38   |#define VBR_TRUE 1
                            19804 ; 39   |
                            19805 ; 40   |#ifndef TITLE_SIZE
                            19806 ; 41   |//#define TITLE_SIZE 30
                            19807 ; 42   |#ifndef USE_PLAYLIST3
                            19808 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            19809 ; 44   |#else
                            19810 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            19811 ; 46   |#endif
                            19812 ; 47   |#endif
                            19813 ; 48   |
                            19814 ; 49   |#ifndef ARTIST_SIZE
                            19815 ; 50   |#ifndef USE_PLAYLIST3
                            19816 ; 51   |//#define ARTIST_SIZE 30
                            19817 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            19818 ; 53   |#else
                            19819 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            19820 ; 55   |#endif
                            19821 ; 56   |#endif
                            19822 ; 57   |
                            19823 ; 58   |#ifndef ALBUM_SIZE
                            19824 ; 59   |#ifndef USE_PLAYLIST3
                            19825 ; 60   |//#define ALBUM_SIZE 30
                            19826 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            19827 ; 62   |#else
                            19828 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            19829 ; 64   |#endif
                            19830 ; 65   |#endif
                            19831 ; 66   |
                            19832 ; 67   |#ifdef USE_PLAYLIST3
                            19833 ; 68   |#ifndef GENRE_SIZE
                            19834 ; 69   |#define GENRE_SIZE 20
                            19835 ; 70   |#endif
                            19836 ; 71   |
                            19837 ; 72   |#ifndef YEAR_SIZE
                            19838 ; 73   |#define YEAR_SIZE 8
                            19839 ; 74   |#endif
                            19840 ; 75   |
                            19841 ; 76   |#ifndef TRACKNUM_SIZE
                            19842 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            19843 ; 78   |#endif
                            19844 ; 79   |
                            19845 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            19846 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            19847 ; 82   |#endif
                            19848 ; 83   |
                            19849 ; 84   |#define XING_TOC_SIZE   100
                            19850 ; 85   |#if MTP_BUILD
                            19851 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            19852 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            19853 ; 88   |#define VBR_TOC_SIZE    2
                            19854 ; 89   |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19855 ; 90   |#define VBR_TOC_SIZE    200
                            19856 ; 91   |#endif
                            19857 ; 92   |
                            19858 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            19859 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            19860 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            19861 ; 96   |#ifdef USE_PLAYLIST3
                            19862 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            19863 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            19864 ; 99   |extern WORD g_wSongTrackNum;
                            19865 ; 100  |#endif
                            19866 ; 101  |
                            19867 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            19868 ; 103  |
                            19869 ; 104  |typedef struct {
                            19870 ; 105  |    WORD        iTitleBufferLength;
                            19871 ; 106  |        UCS3       *wTitle;        // Title of Song
                            19872 ; 107  |    WORD        iArtistBufferLength;
                            19873 ; 108  |    UCS3       *wArtist;
                            19874 ; 109  |    WORD        iAlbumBufferLength;
                            19875 ; 110  |    UCS3       *wAlbum;
                            19876 ; 111  |#ifdef USE_PLAYLIST3
                            19877 ; 112  |    WORD        iGenreBufferLength;
                            19878 ; 113  |    UCS3       *wGenre;
                            19879 ; 114  |    WORD        iYearBufferLength;
                            19880 ; 115  |    UCS3       *wYear;
                            19881 ; 116  |    WORD        wTrackNum;
                            19882 ; 117  |#endif
                            19883 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            19884 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            19885 ; 120  |        WORD       wNumChannels;
                            19886 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            19887 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            19888 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            19889 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            19890 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            19891 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            19892 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            19893 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            19894 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            19895 ; 130  |} FILE_META_DATA;
                            19896 ; 131  |
                            19897 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            19898 ; 133  |#define UNKNOWN_TYPE   0
                            19899 ; 134  |#define MP3_TYPE       1
                            19900 ; 135  |#define WMA_TYPE       2
                            19901 ; 136  |#define AAC_TYPE       4
                            19902 ; 137  |#define IMA_ADPCM_TYPE 8
                            19903 ; 138  |#define MS_ADPCM_TYPE  16
                            19904 ; 139  |#define PCM_WAV_TYPE   32
                            19905 ; 140  |#define ASF_TYPE       64
                            19906 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            19907 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            19908 ; 143  |
                            19909 ; 144  |#define SMV_ADPCM_TYPE 512
                            19910 ; 145  |
                            19911 ; 146  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19912 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            19913 ; 148  |// Sample rates
                            19914 ; 149  |#ifdef WOW
                            19915 ; 150  |#define SR_48KHZ        48000
                            19916 ; 151  |#define SR_44KHZ        44100
                            19917 ; 152  |#define SR_32KHZ        32000
                            19918 ; 153  |#define SR_24KHZ        24000
                            19919 ; 154  |#define SR_22KHZ        22050
                            19920 ; 155  |#define SR_16KHZ        16000
                            19921 ; 156  |#define SR_12KHZ        12000
                            19922 ; 157  |#define SR_11KHZ        11025
                            19923 ; 158  |#define SR_8KHZ          8000
                            19924 ; 159  |#endif
                            19925 ; 160  |
                            19926 ; 161  |
                            19927 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            19928 ; 163  |// MetaData prototypes
                            19929 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            19930 ; 165  |
                            19931 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            19932 
                            19960 
                            19961 ; 167  |#ifdef USE_PLAYLIST3
                            19962 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            19963 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            19964 ; 170  |#endif
                            19965 ; 171  |
                            19966 ; 172  |#endif // #ifndef _METADATA_H
                            19967 
                            19969 
                            19970 ; 8    |
                            19971 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            19972 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            19973 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            19974 ; 12   |
                            19975 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            19976 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            19977 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            19978 ; 16   |
                            19979 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            19980 ; 18   |
                            19981 ; 19   |#define  _MAX_DIR_DEPTH 8
                            19982 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            19983 ; 21   |
                            19984 ; 22   |struct Bookmark{
                            19985 ; 23   |        INT       m_iTracknum;
                            19986 ; 24   |        DWORD m_dwTrackPosBytes;
                            19987 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            19988 ; 26   |
                            19989 ; 27   |
                            19990 ; 28   |typedef struct{
                            19991 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            19992 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            19993 ; 31   |    unsigned int    m_iDevice:1;
                            19994 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            19995 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19996 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            19997 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            19998 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            19999 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            20000 ; 38   |        unsigned int    m_iDirSector1:21;
                            20001 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            20002 ; 40   |        unsigned int    m_iDirOffset:12;
                            20003 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            20004 ; 42   |
                            20005 ; 43   |        unsigned int    m_iDirSector2:11;
                            20006 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            20007 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            20008 ; 46   |#ifdef DEBUG_SFN
                            20009 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            20010 ; 48   |#endif
                            20011 ; 49   |}DirEntry;
                            20012 ; 50   |
                            20013 ; 51   |typedef struct{
                            20014 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            20015 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            20016 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            20017 ; 55   |        unsigned int    m_iDirSector1:21;
                            20018 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20019 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            20020 ; 58   |        unsigned int    m_iDirOffset:12;
                            20021 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20022 ; 60   |        unsigned int    m_iDevice:1;
                            20023 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            20024 ; 62   |        unsigned int    m_iDirSector2:11;
                            20025 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20026 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            20027 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            20028 ; 66   |#ifdef DEBUG_SFN
                            20029 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            20030 ; 68   |#endif
                            20031 ; 69   |}FileEntry;
                            20032 
                            20077 
                            20078 ; 70   |
                            20079 ; 71   |typedef struct{
                            20080 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            20081 ; 73   |        unsigned int    iReason;
                            20082 ; 74   |        unsigned int iDevice;
                            20083 ; 75   |        unsigned int iPlayset;
                            20084 ; 76   |        unsigned int iDepth;
                            20085 ; 77   |        unsigned int iTrackOrder;
                            20086 ; 78   |        unsigned int iTrackNum;
                            20087 ; 79   |        FileEntry* pFileEntry;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20088 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            20089 ; 81   |        unsigned int    iTotalLinks;
                            20090 ; 82   |}TraverseTreeParams;
                            20091 ; 83   |
                            20092 ; 84   |typedef struct{
                            20093 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            20094 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            20095 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            20096 ; 88   |        unsigned int iTrackNum;
                            20097 ; 89   |        unsigned int iTrackOrder;
                            20098 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            20099 ; 91   |        unsigned int iTotalLinks;
                            20100 ; 92   |}EntryAccessInfo;
                            20101 ; 93   |
                            20102 ; 94   |typedef struct{
                            20103 ; 95   |        void* pEntry;
                            20104 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            20105 ; 97   |}SFNStorage;
                            20106 ; 98   |
                            20107 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            20108 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            20109 ; 101  |extern FileEntry g_FileEntryPool[];
                            20110 
                            20125 
                            20126 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            20127 ; 103  |extern int g_iPlaylistRepeat;
                            20128 ; 104  |extern int g_bPlaylistShuffle;
                            20129 
                            20137 
                            20138 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            20139 ; 106  |extern int g_iTotalTracks;
                            20140 ; 107  |
                            20141 ; 108  |extern int g_iPlaySet;
                            20142 ; 109  |
                            20143 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            20144 ; 111  |extern int g_iTotalDir;
                            20145 ; 112  |extern int g_iTotalFiles;
                            20146 ; 113  |
                            20147 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            20148 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            20149 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            20150 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            20151 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            20152 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            20153 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            20154 ; 121  |
                            20155 ; 122  |#endif
                            20156 
                            20158 
                            20159 ; 5    |#include "musiclib_ghdr.h"
                            20160 
                            20162 
                            20163 ; 1    |#ifndef MUSICLIB_GHDR_H
                            20164 ; 2    |#define MUSICLIB_GHDR_H
                            20165 ; 3    |
                            20166 ; 4    |#ifdef __cplusplus
                            20167 ; 5    |extern "C" {
                            20168 ; 6    |#endif
                            20169 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20170 ; 8    |/*========================================================================================
                                  ==========
                            20171 ; 9    |
                            20172 ; 10   |                                        General Description
                            20173 ; 11   |
                            20174 ; 12   |==========================================================================================
                                  ==========
                            20175 ; 13   |
                            20176 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            20177 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            20178 ; 16   |
                            20179 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            20180 ; 18   |
                            20181 ; 19   |PRODUCT NAMES: All
                            20182 ; 20   |
                            20183 ; 21   |GENERAL DESCRIPTION:
                            20184 ; 22   |
                            20185 ; 23   |    General description of this grouping of functions.
                            20186 ; 24   |
                            20187 ; 25   |Portability: All
                            20188 ; 26   |
                            20189 ; 27   |
                            20190 ; 28   |Revision History:
                            20191 ; 29   |
                            20192 ; 30   |                         Modification        Tracking
                            20193 ; 31   |Author                       Date             Number           Description of Changes
                            20194 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            20195 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            20196 ; 34   |
                            20197 ; 35   |
                            20198 ; 36   |==========================================================================================
                                  ==========
                            20199 ; 37   |                                            DESCRIPTION
                            20200 ; 38   |==========================================================================================
                                  ==========
                            20201 ; 39   |
                            20202 ; 40   |GLOBAL FUNCTIONS:
                            20203 ; 41   |    MF_global_func_name()
                            20204 ; 42   |
                            20205 ; 43   |TRACEABILITY MATRIX:
                            20206 ; 44   |    None
                            20207 ; 45   |
                            20208 ; 46   |==========================================================================================
                                  ========*/
                            20209 ; 47   |
                            20210 ; 48   |/*========================================================================================
                                  ==========
                            20211 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            20212 ; 50   |==========================================================================================
                                  ========*/
                            20213 ; 51   |#ifdef WIN32
                            20214 ; 52   |#define _PC_SIMULATION_
                            20215 ; 53   |#else
                            20216 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            20217 ; 55   |#endif  // WIN32
                            20218 ; 56   |
                            20219 ; 57   |#if 1
                            20220 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            20221 ; 59   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20222 ; 60   |
                            20223 ; 61   |#if 1
                            20224 ; 62   |#define _AUDIBLE_       /* install audible list */
                            20225 ; 63   |#endif
                            20226 ; 64   |
                            20227 ; 65   |#if 1
                            20228 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            20229 ; 67   |#endif
                            20230 ; 68   |
                            20231 ; 69   |#ifdef PL3_FB
                            20232 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            20233 ; 71   |#endif
                            20234 ; 72   |
                            20235 ; 73   |#if 1
                            20236 ; 74   |#define _SUPPORT_2000_SONGS_
                            20237 ; 75   |#endif
                            20238 ; 76   |
                            20239 ; 77   |/*========================================================================================
                                  ==========
                            20240 ; 78   |                                           INCLUDE FILES
                            20241 ; 79   |==========================================================================================
                                  ========*/
                            20242 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            20243 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            20244 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            20245 ; 83   |#define OEM_SEEK_END    SEEK_END
                            20246 ; 84   |#else
                            20247 ; 85   |#define _X
                            20248 ; 86   |#define _Y
                            20249 ; 87   |#define _packed
                            20250 ; 88   |
                            20251 ; 89   |#define _asmfunc
                            20252 ; 90   |#define _reentrant
                            20253 ; 91   |
                            20254 ; 92   |#define OEM_SEEK_CUR    1
                            20255 ; 93   |#define OEM_SEEK_SET    0
                            20256 ; 94   |#define OEM_SEEK_END    2
                            20257 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            20258 ; 96   |
                            20259 ; 97   |#include "types.h"
                            20260 
                            20262 
                            20263 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            20264 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            20265 ; 3    |//
                            20266 ; 4    |// Filename: types.h
                            20267 ; 5    |// Description: Standard data types
                            20268 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            20269 ; 7    |
                            20270 ; 8    |#ifndef _TYPES_H
                            20271 ; 9    |#define _TYPES_H
                            20272 ; 10   |
                            20273 ; 11   |// TODO:  move this outta here!
                            20274 ; 12   |#if !defined(NOERROR)
                            20275 ; 13   |#define NOERROR 0
                            20276 ; 14   |#define SUCCESS 0
                            20277 ; 15   |#endif 
                            20278 ; 16   |#if !defined(SUCCESS)
                            20279 ; 17   |#define SUCCESS  0
                            20280 ; 18   |#endif
                            20281 ; 19   |#if !defined(ERROR)
                            20282 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20283 ; 21   |#endif
                            20284 ; 22   |#if !defined(FALSE)
                            20285 ; 23   |#define FALSE 0
                            20286 ; 24   |#endif
                            20287 ; 25   |#if !defined(TRUE)
                            20288 ; 26   |#define TRUE  1
                            20289 ; 27   |#endif
                            20290 ; 28   |
                            20291 ; 29   |#if !defined(NULL)
                            20292 ; 30   |#define NULL 0
                            20293 ; 31   |#endif
                            20294 ; 32   |
                            20295 ; 33   |#define MAX_INT     0x7FFFFF
                            20296 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            20297 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            20298 ; 36   |#define MAX_ULONG   (-1) 
                            20299 ; 37   |
                            20300 ; 38   |#define WORD_SIZE   24              // word size in bits
                            20301 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            20302 ; 40   |
                            20303 ; 41   |
                            20304 ; 42   |#define BYTE    unsigned char       // btVarName
                            20305 ; 43   |#define CHAR    signed char         // cVarName
                            20306 ; 44   |#define USHORT  unsigned short      // usVarName
                            20307 ; 45   |#define SHORT   unsigned short      // sVarName
                            20308 ; 46   |#define WORD    unsigned int        // wVarName
                            20309 ; 47   |#define INT     signed int          // iVarName
                            20310 ; 48   |#define DWORD   unsigned long       // dwVarName
                            20311 ; 49   |#define LONG    signed long         // lVarName
                            20312 ; 50   |#define BOOL    unsigned int        // bVarName
                            20313 ; 51   |#define FRACT   _fract              // frVarName
                            20314 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            20315 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            20316 ; 54   |#define FLOAT   float               // fVarName
                            20317 ; 55   |#define DBL     double              // dVarName
                            20318 ; 56   |#define ENUM    enum                // eVarName
                            20319 ; 57   |#define CMX     _complex            // cmxVarName
                            20320 ; 58   |typedef WORD UCS3;                   // 
                            20321 ; 59   |
                            20322 ; 60   |#define UINT16  unsigned short
                            20323 ; 61   |#define UINT8   unsigned char   
                            20324 ; 62   |#define UINT32  unsigned long
                            20325 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            20326 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            20327 ; 65   |#define WCHAR   UINT16
                            20328 ; 66   |
                            20329 ; 67   |//UINT128 is 16 bytes or 6 words
                            20330 ; 68   |typedef struct UINT128_3500 {   
                            20331 ; 69   |    int val[6];     
                            20332 ; 70   |} UINT128_3500;
                            20333 ; 71   |
                            20334 ; 72   |#define UINT128   UINT128_3500
                            20335 ; 73   |
                            20336 ; 74   |// Little endian word packed byte strings:   
                            20337 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            20338 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            20339 ; 77   |// Little endian word packed byte strings:   
                            20340 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            20341 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            20342 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20343 ; 81   |// Declare Memory Spaces To Use When Coding
                            20344 ; 82   |// A. Sector Buffers
                            20345 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            20346 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            20347 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            20348 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            20349 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            20350 ; 88   |// B. Media DDI Memory
                            20351 ; 89   |#define MEDIA_DDI_MEM _Y
                            20352 ; 90   |
                            20353 ; 91   |
                            20354 ; 92   |
                            20355 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            20356 ; 94   |// Examples of circular pointers:
                            20357 ; 95   |//    INT CIRC cpiVarName
                            20358 ; 96   |//    DWORD CIRC cpdwVarName
                            20359 ; 97   |
                            20360 ; 98   |#define RETCODE INT                 // rcVarName
                            20361 ; 99   |
                            20362 ; 100  |// generic bitfield structure
                            20363 ; 101  |struct Bitfield {
                            20364 ; 102  |    unsigned int B0  :1;
                            20365 ; 103  |    unsigned int B1  :1;
                            20366 ; 104  |    unsigned int B2  :1;
                            20367 ; 105  |    unsigned int B3  :1;
                            20368 ; 106  |    unsigned int B4  :1;
                            20369 ; 107  |    unsigned int B5  :1;
                            20370 ; 108  |    unsigned int B6  :1;
                            20371 ; 109  |    unsigned int B7  :1;
                            20372 ; 110  |    unsigned int B8  :1;
                            20373 ; 111  |    unsigned int B9  :1;
                            20374 ; 112  |    unsigned int B10 :1;
                            20375 ; 113  |    unsigned int B11 :1;
                            20376 ; 114  |    unsigned int B12 :1;
                            20377 ; 115  |    unsigned int B13 :1;
                            20378 ; 116  |    unsigned int B14 :1;
                            20379 ; 117  |    unsigned int B15 :1;
                            20380 ; 118  |    unsigned int B16 :1;
                            20381 ; 119  |    unsigned int B17 :1;
                            20382 ; 120  |    unsigned int B18 :1;
                            20383 ; 121  |    unsigned int B19 :1;
                            20384 ; 122  |    unsigned int B20 :1;
                            20385 ; 123  |    unsigned int B21 :1;
                            20386 ; 124  |    unsigned int B22 :1;
                            20387 ; 125  |    unsigned int B23 :1;
                            20388 ; 126  |};
                            20389 ; 127  |
                            20390 ; 128  |union BitInt {
                            20391 ; 129  |        struct Bitfield B;
                            20392 ; 130  |        int        I;
                            20393 ; 131  |};
                            20394 ; 132  |
                            20395 ; 133  |#define MAX_MSG_LENGTH 10
                            20396 ; 134  |struct CMessage
                            20397 ; 135  |{
                            20398 ; 136  |        unsigned int m_uLength;
                            20399 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            20400 ; 138  |};
                            20401 ; 139  |
                            20402 ; 140  |typedef struct {
                            20403 ; 141  |    WORD m_wLength;
                            20404 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20405 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            20406 ; 144  |} Message;
                            20407 ; 145  |
                            20408 ; 146  |struct MessageQueueDescriptor
                            20409 ; 147  |{
                            20410 ; 148  |        int *m_pBase;
                            20411 ; 149  |        int m_iModulo;
                            20412 ; 150  |        int m_iSize;
                            20413 ; 151  |        int *m_pHead;
                            20414 ; 152  |        int *m_pTail;
                            20415 ; 153  |};
                            20416 ; 154  |
                            20417 ; 155  |struct ModuleEntry
                            20418 ; 156  |{
                            20419 ; 157  |    int m_iSignaledEventMask;
                            20420 ; 158  |    int m_iWaitEventMask;
                            20421 ; 159  |    int m_iResourceOfCode;
                            20422 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            20423 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            20424 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            20425 ; 163  |    int m_uTimeOutHigh;
                            20426 ; 164  |    int m_uTimeOutLow;
                            20427 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            20428 ; 166  |};
                            20429 ; 167  |
                            20430 ; 168  |union WaitMask{
                            20431 ; 169  |    struct B{
                            20432 ; 170  |        unsigned int m_bNone     :1;
                            20433 ; 171  |        unsigned int m_bMessage  :1;
                            20434 ; 172  |        unsigned int m_bTimer    :1;
                            20435 ; 173  |        unsigned int m_bButton   :1;
                            20436 ; 174  |    } B;
                            20437 ; 175  |    int I;
                            20438 ; 176  |} ;
                            20439 ; 177  |
                            20440 ; 178  |
                            20441 ; 179  |struct Button {
                            20442 ; 180  |        WORD wButtonEvent;
                            20443 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            20444 ; 182  |};
                            20445 ; 183  |
                            20446 ; 184  |struct Message {
                            20447 ; 185  |        WORD wMsgLength;
                            20448 ; 186  |        WORD wMsgCommand;
                            20449 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            20450 ; 188  |};
                            20451 ; 189  |
                            20452 ; 190  |union EventTypes {
                            20453 ; 191  |        struct CMessage msg;
                            20454 ; 192  |        struct Button Button ;
                            20455 ; 193  |        struct Message Message;
                            20456 ; 194  |};
                            20457 ; 195  |
                            20458 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            20459 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            20460 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            20461 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            20462 ; 200  |
                            20463 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            20464 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            20465 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20466 ; 204  |
                            20467 ; 205  |#if DEBUG
                            20468 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            20469 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            20470 ; 208  |#else 
                            20471 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            20472 ; 210  |#define DebugBuildAssert(x)    
                            20473 ; 211  |#endif
                            20474 ; 212  |
                            20475 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            20476 ; 214  |//  #pragma asm
                            20477 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            20478 ; 216  |//  #pragma endasm
                            20479 ; 217  |
                            20480 ; 218  |
                            20481 ; 219  |#ifdef COLOR_262K
                            20482 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            20483 ; 221  |#elif defined(COLOR_65K)
                            20484 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            20485 ; 223  |#else
                            20486 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            20487 ; 225  |#endif
                            20488 ; 226  |    
                            20489 ; 227  |#endif // #ifndef _TYPES_H
                            20490 
                            20492 
                            20493 ; 98   |#include "exec.h"
                            20494 
                            20496 
                            20497 ; 1    |#ifndef EXEC_H
                            20498 ; 2    |#define EXEC_H
                            20499 ; 3    |
                            20500 ; 4    |
                            20501 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            20502 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            20503 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            20504 ; 8    |
                            20505 ; 9    |
                            20506 ; 10   |#endif
                            20507 
                            20509 
                            20510 ; 99   |#include "messages.h"
                            20511 
                            20513 
                            20514 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            20515 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            20516 ; 3    |// Message defs
                            20517 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            20518 ; 5    |
                            20519 ; 6    |#if (!defined(MSGEQU_INC))
                            20520 ; 7    |#define MSGEQU_INC 1
                            20521 ; 8    |
                            20522 ; 9    |
                            20523 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            20524 ; 11   |
                            20525 ; 12   |
                            20526 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            20527 ; 14   |#define MSG_TYPE_ENCODER 0x010000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20528 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            20529 ; 16   |#define MSG_TYPE_LCD 0x030000
                            20530 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            20531 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            20532 ; 19   |#define MSG_TYPE_MENU 0x060000
                            20533 ; 20   |#define MSG_TYPE_LED 0x070000
                            20534 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            20535 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            20536 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            20537 ; 24   |// Equalizer and other effects
                            20538 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            20539 ; 26   |#if (defined(USE_PLAYLIST3))
                            20540 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            20541 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            20542 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            20543 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            20544 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            20545 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            20546 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            20547 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            20548 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            20549 ; 36   |#if defined(USE_PLAYLIST5)
                            20550 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            20551 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            20552 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            20553 ; 40   |
                            20554 ; 41   |// Message Structure Offsets
                            20555 ; 42   |#define MSG_Length 0
                            20556 ; 43   |#define MSG_ID 1
                            20557 ; 44   |#define MSG_Argument1 2
                            20558 ; 45   |#define MSG_Argument2 3
                            20559 ; 46   |#define MSG_Argument3 4
                            20560 ; 47   |#define MSG_Argument4 5
                            20561 ; 48   |#define MSG_Argument5 6
                            20562 ; 49   |#define MSG_Argument6 7
                            20563 ; 50   |
                            20564 ; 51   |
                            20565 ; 52   |
                            20566 ; 53   |// LCD Message IDs
                            20567 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            20568 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            20569 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            20570 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            20571 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            20572 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            20573 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            20574 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            20575 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            20576 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            20577 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            20578 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            20579 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            20580 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            20581 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            20582 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            20583 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            20584 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            20585 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            20586 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            20587 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            20588 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            20589 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20590 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            20591 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            20592 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            20593 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            20594 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            20595 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            20596 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            20597 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            20598 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            20599 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            20600 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            20601 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            20602 ; 89   |//Param1 = left
                            20603 ; 90   |//Param2 = top
                            20604 ; 91   |//Param3 = right
                            20605 ; 92   |//Param4 = bottom
                            20606 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            20607 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            20608 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            20609 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            20610 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            20611 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            20612 ; 99   |
                            20613 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            20614 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            20615 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            20616 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            20617 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            20618 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            20619 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            20620 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            20621 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            20622 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            20623 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            20624 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            20625 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            20626 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            20627 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            20628 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            20629 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            20630 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            20631 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            20632 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            20633 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            20634 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            20635 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            20636 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            20637 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            20638 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            20639 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            20640 ; 127  |
                            20641 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            20642 ; 129  |
                            20643 ; 130  |#if defined(CLCD_16BIT)
                            20644 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            20645 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            20646 ; 133  |
                            20647 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            20648 ; 135  |#else 
                            20649 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            20650 ; 137  |#endif
                            20651 ; 138  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20652 ; 139  |// If you change the LCD message ID's then you must
                            20653 ; 140  |// also change the jump table in lcdapi.asm
                            20654 ; 141  |
                            20655 ; 142  |// Character LCD Message IDs
                            20656 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            20657 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            20658 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            20659 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            20660 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            20661 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            20662 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            20663 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            20664 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            20665 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            20666 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            20667 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            20668 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            20669 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            20670 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            20671 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            20672 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            20673 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            20674 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            20675 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            20676 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            20677 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            20678 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            20679 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            20680 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            20681 ; 168  |// also change the jump table in lcdapi.asm
                            20682 ; 169  |
                            20683 ; 170  |// Decoder Message IDs
                            20684 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            20685 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            20686 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            20687 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            20688 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            20689 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            20690 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            20691 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            20692 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            20693 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            20694 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            20695 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            20696 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            20697 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            20698 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            20699 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            20700 ; 187  |// If you change the Decoder message ID's, then you must
                            20701 ; 188  |// also change the jump table in decoder_overlay.asm
                            20702 ; 189  |// and in dec_adpcm_overlay.asm.
                            20703 ; 190  |
                            20704 ; 191  |// Encoder Message IDs
                            20705 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            20706 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            20707 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            20708 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            20709 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            20710 ; 197  |// If you change the Encoder message ID's, then you must
                            20711 ; 198  |// also change the jump table in all encoder overlay modules.
                            20712 ; 199  |
                            20713 ; 200  |// Parser Message IDs
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20714 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            20715 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            20716 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            20717 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            20718 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            20719 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            20720 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            20721 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            20722 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            20723 ; 210  |// If you change the Parser message ID's, then you must
                            20724 ; 211  |// also change the jump table in parser.asm
                            20725 ; 212  |
                            20726 ; 213  |// Button Message IDs
                            20727 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            20728 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            20729 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            20730 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            20731 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            20732 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            20733 ; 220  |
                            20734 ; 221  |// Mixer Message IDs
                            20735 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            20736 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            20737 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            20738 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            20739 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            20740 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            20741 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            20742 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            20743 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            20744 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            20745 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            20746 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            20747 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            20748 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            20749 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            20750 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            20751 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            20752 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            20753 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            20754 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            20755 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            20756 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            20757 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            20758 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            20759 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            20760 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            20761 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            20762 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            20763 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            20764 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            20765 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            20766 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            20767 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            20768 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            20769 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            20770 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            20771 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            20772 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            20773 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            20774 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            20775 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20776 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            20777 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            20778 ; 265  |// If you change the mixer message ID's then you must
                            20779 ; 266  |// also change the jump table in mixer.asm
                            20780 ; 267  |#define MIXER_ON 0
                            20781 ; 268  |#define MIXER_OFF 1
                            20782 ; 269  |
                            20783 ; 270  |
                            20784 ; 271  |// System Message IDs
                            20785 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            20786 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            20787 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            20788 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            20789 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            20790 ; 277  |// If you change the system message ID's then you must
                            20791 ; 278  |// also change the jump table in systemapi.asm
                            20792 ; 279  |
                            20793 ; 280  |// Menu IDs
                            20794 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            20795 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            20796 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            20797 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            20798 ; 285  |//sub parameters for this message:
                            20799 ; 286  |#define RECORDER_START 0
                            20800 ; 287  |#define RECORDER_PAUSE 0x2000
                            20801 ; 288  |#define RECORDER_RESUME 0x4000
                            20802 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            20803 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            20804 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            20805 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            20806 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            20807 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            20808 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            20809 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            20810 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            20811 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            20812 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            20813 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            20814 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            20815 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            20816 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            20817 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            20818 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            20819 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            20820 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            20821 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            20822 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            20823 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            20824 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            20825 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            20826 ; 313  |
                            20827 ; 314  |// Note that other versions of this file have different msg equates.
                            20828 ; 315  |// If you change the system message ID's then you must
                            20829 ; 316  |// also change the jump table in all menu *.asm
                            20830 ; 317  |
                            20831 ; 318  |// LED Message IDs
                            20832 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            20833 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            20834 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            20835 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            20836 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            20837 ; 324  |// If you change the LeD message ID's then you must
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20838 ; 325  |// also change the jump table in ledapi.asm
                            20839 ; 326  |
                            20840 ; 327  |#if (!defined(REMOVE_FM))
                            20841 ; 328  |// FM Tuner Message IDs
                            20842 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            20843 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            20844 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            20845 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            20846 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            20847 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            20848 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            20849 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            20850 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            20851 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            20852 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            20853 ; 340  |//one parameter--the sensitivity in uV
                            20854 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            20855 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            20856 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            20857 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            20858 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            20859 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            20860 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            20861 ; 348  |#endif
                            20862 ; 349  |
                            20863 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            20864 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            20865 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            20866 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            20867 ; 354  |
                            20868 ; 355  |
                            20869 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            20870 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            20871 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            20872 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            20873 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            20874 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            20875 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            20876 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            20877 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            20878 ; 365  |
                            20879 ; 366  |#if (defined(USE_PLAYLIST3))
                            20880 ; 367  |// Music Library
                            20881 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            20882 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            20883 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            20884 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            20885 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            20886 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            20887 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            20888 ; 375  |
                            20889 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            20890 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            20891 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            20892 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            20893 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            20894 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            20895 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            20896 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            20897 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            20898 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            20899 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20900 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            20901 ; 388  |
                            20902 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20903 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20904 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20905 ; 392  |
                            20906 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20907 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20908 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20909 ; 396  |
                            20910 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20911 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20912 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20913 ; 400  |
                            20914 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            20915 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            20916 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            20917 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            20918 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            20919 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            20920 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            20921 ; 408  |
                            20922 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20923 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20924 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20925 ; 412  |
                            20926 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            20927 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            20928 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            20929 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            20930 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            20931 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            20932 ; 419  |
                            20933 ; 420  |#if defined(USE_PLAYLIST5)
                            20934 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            20935 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            20936 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            20937 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            20938 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            20939 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            20940 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            20941 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            20942 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            20943 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            20944 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            20945 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            20946 ; 433  |
                            20947 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            20948 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            20949 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            20950 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            20951 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            20952 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            20953 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            20954 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            20955 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            20956 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            20957 ; 444  |// Events
                            20958 ; 445  |// No event
                            20959 ; 446  |#define EVENT_NONE 0x000001   
                            20960 ; 447  |// A message has been posted
                            20961 ; 448  |#define EVENT_MESSAGE 0x000002   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20962 ; 449  |// Run if wait time elapsed
                            20963 ; 450  |#define EVENT_TIMER 0x000004   
                            20964 ; 451  |// Run if a button event occured
                            20965 ; 452  |#define EVENT_BUTTON 0x000008   
                            20966 ; 453  |// Run if a background event occured
                            20967 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            20968 ; 455  |// The executive should immediately repeat this module
                            20969 ; 456  |#define EVENT_REPEAT 0x000020   
                            20970 ; 457  |// Run the module's init routine
                            20971 ; 458  |#define EVENT_INIT 0x800000   
                            20972 ; 459  |
                            20973 ; 460  |#define EVENT_NONE_BITPOS 0
                            20974 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            20975 ; 462  |#define EVENT_TIMER_BITPOS 2
                            20976 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            20977 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            20978 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            20979 ; 466  |#define EVENT_INIT_BITPOS 23
                            20980 ; 467  |
                            20981 ; 468  |// Parser Message Buffers
                            20982 ; 469  |#define ParserPlayBit 0
                            20983 ; 470  |#define ButtonPressBit 1
                            20984 ; 471  |#define ParserRwndBit 1
                            20985 ; 472  |#define ParserFfwdBit 2
                            20986 ; 473  |
                            20987 ; 474  |//NextSong Message Parameters
                            20988 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            20989 ; 476  |#define NEXT_SONG 2             
                            20990 ; 477  |// ButtonPressBit1 cleared
                            20991 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            20992 ; 479  |// ButtonPressBit1 set
                            20993 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            20994 ; 481  |// NextSong + Ffwd
                            20995 ; 482  |#define NEXT_SONG_FFWD 4          
                            20996 ; 483  |
                            20997 ; 484  |//PrevSong Message Parameters
                            20998 ; 485  |// PrevSong + Stopped
                            20999 ; 486  |#define PREV_SONG 0          
                            21000 ; 487  |// PrevSong + Play
                            21001 ; 488  |#define PREV_SONG_PLAY 1          
                            21002 ; 489  |// PrevSong + Rwnd
                            21003 ; 490  |#define PREV_SONG_RWND 2          
                            21004 ; 491  |
                            21005 ; 492  |
                            21006 ; 493  |
                            21007 ; 494  |
                            21008 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            21009 ; 496  |
                            21010 ; 497  |
                            21011 
                            21013 
                            21014 ; 100  |#include "project.h"
                            21015 
                            21017 
                            21018 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21019 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21020 ; 3    |//  Filename: project.inc
                            21021 ; 4    |//  Description: 
                            21022 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21023 ; 6    |
                            21024 ; 7    |#if (!defined(_PROJECT_INC))
                            21025 ; 8    |#define _PROJECT_INC 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21026 ; 9    |
                            21027 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21028 ; 11   |#include "hwequ.h"
                            21029 ; 12   |#else 
                            21030 ; 13   |//include "regscodec.inc"
                            21031 ; 14   |#endif
                            21032 ; 15   |
                            21033 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21034 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            21035 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            21036 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            21037 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            21038 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            21039 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21040 ; 23   |
                            21041 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21042 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21043 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21044 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            21045 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            21046 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21047 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21048 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            21049 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            21050 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            21051 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21052 ; 35   |
                            21053 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21054 ; 37   |// MEDIA DEFINITIONS
                            21055 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21056 ; 39   |
                            21057 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            21058 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21059 ; 42   |#if defined(NAND1)
                            21060 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21061 ; 44   |#else 
                            21062 ; 45   |#if defined(NAND2)
                            21063 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21064 ; 47   |#else 
                            21065 ; 48   |#if defined(NAND3)
                            21066 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21067 ; 50   |#else 
                            21068 ; 51   |#if defined(NAND4)
                            21069 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21070 ; 53   |#else 
                            21071 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21072 ; 55   |#endif
                            21073 ; 56   |#endif
                            21074 ; 57   |#endif
                            21075 ; 58   |#endif
                            21076 ; 59   |
                            21077 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21078 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21079 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            21080 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21081 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            21082 ; 65   |//*** comment out if active high ****
                            21083 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21084 ; 67   |
                            21085 ; 68   |#if defined(SMEDIA)
                            21086 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            21087 ; 70   |#define NUM_SM_EXTERNAL 1
                            21088 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21089 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21090 ; 73   |#else 
                            21091 ; 74   |#if defined(MMC)
                            21092 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21093 ; 76   |#define NUM_SM_EXTERNAL 0
                            21094 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            21095 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21096 ; 79   |#else 
                            21097 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21098 ; 81   |#define NUM_SM_EXTERNAL 0
                            21099 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21100 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21101 ; 84   |#endif
                            21102 ; 85   |#endif
                            21103 ; 86   |
                            21104 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21105 ; 88   |// Mass Storage Class definitions
                            21106 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21107 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21108 ; 91   |#define MULTI_LUN_BUILD 1   
                            21109 ; 92   |
                            21110 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21111 ; 94   |//  SCSI
                            21112 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21113 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21114 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            21115 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21116 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21117 ; 100  |  #else
                            21118 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21119 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21120 ; 103  |  #endif
                            21121 ; 104  |#else
                            21122 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21123 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21124 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21125 ; 108  |  #else
                            21126 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21127 ; 110  |  #endif
                            21128 ; 111  |#endif
                            21129 ; 112  |
                            21130 ; 113  |
                            21131 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21132 ; 115  |
                            21133 ; 116  |
                            21134 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21135 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21136 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21137 ; 120  |#ifdef MMC
                            21138 ; 121  |#ifdef MTP_BUILD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21139 ; 122  |// --------------------
                            21140 ; 123  |// MTP and MMC
                            21141 ; 124  |// --------------------
                            21142 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21143 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21144 ; 127  |#else  // ifndef MTP_BUILD
                            21145 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21146 ; 129  |// --------------------
                            21147 ; 130  |// Player and MMC
                            21148 ; 131  |// --------------------
                            21149 ; 132  |#else
                            21150 ; 133  |// --------------------
                            21151 ; 134  |// USBMSC and MMC
                            21152 ; 135  |// --------------------
                            21153 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21154 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21155 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21156 ; 139  |#endif // ifdef MTP_BUILD
                            21157 ; 140  |#else  // ifndef MMC
                            21158 ; 141  |#ifdef MTP_BUILD
                            21159 ; 142  |// --------------------
                            21160 ; 143  |// MTP and NAND only
                            21161 ; 144  |// --------------------
                            21162 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21163 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21164 ; 147  |#else  // ifndef MTP_BUILD
                            21165 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21166 ; 149  |// --------------------
                            21167 ; 150  |// Player and NAND only
                            21168 ; 151  |// --------------------
                            21169 ; 152  |#else
                            21170 ; 153  |// --------------------
                            21171 ; 154  |// USBMSC and NAND only
                            21172 ; 155  |// --------------------
                            21173 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21174 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21175 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21176 ; 159  |#endif // ifdef MTP_BUILD
                            21177 ; 160  |#endif // ifdef MMC 
                            21178 ; 161  |
                            21179 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            21180 ; 163  |#if (defined(MTP_BUILD))
                            21181 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21182 ; 165  |
                            21183 ; 166  |////!
                            21184 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21185 ; 168  |////!
                            21186 ; 169  |///
                            21187 ; 170  |#include <types.h>
                            21188 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21189 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21190 ; 173  |#endif
                            21191 ; 174  |
                            21192 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21193 ; 176  |// These are needed here for Mass Storage Class
                            21194 ; 177  |// Needs to be cleaned up
                            21195 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21196 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21197 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21198 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21199 ; 182  |
                            21200 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21201 ; 184  |
                            21202 ; 185  |#endif
                            21203 ; 186  |
                            21204 ; 187  |
                            21205 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21206 ; 189  |// SmartMedia/NAND defs
                            21207 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21208 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21209 ; 192  |
                            21210 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21211 ; 194  |// Sysloadresources defs
                            21212 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21213 ; 196  |
                            21214 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21215 ; 198  |// MMC defs
                            21216 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21217 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21218 ; 201  |
                            21219 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21220 ; 203  |// SPI defs
                            21221 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21222 ; 205  |
                            21223 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21224 ; 207  |// Global media defs
                            21225 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21226 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            21227 ; 210  |
                            21228 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21229 ; 212  |// DO NOT CHANGE THESE!!!
                            21230 ; 213  |#define SM_MAX_PARTITIONS 4
                            21231 ; 214  |#define MAX_HANDLES 2
                            21232 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21233 ; 216  |
                            21234 ; 217  |
                            21235 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21236 ; 219  |// Battery LRADC Values 
                            21237 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21238 ; 221  |// brownout trip point in mV (moved by RS)
                            21239 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21240 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21241 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            21242 ; 225  |//     audio recording to media.
                            21243 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21244 ; 227  |
                            21245 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            21246 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            21247 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21248 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21249 ; 232  |
                            21250 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            21251 ; 234  |
                            21252 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21253 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            21254 ; 237  |#if (!defined(CLCD))
                            21255 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21256 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21257 ; 240  |#else 
                            21258 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21259 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21260 ; 243  |#endif
                            21261 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21262 ; 245  |
                            21263 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21264 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            21265 ; 248  |// See mp3 encoder overlay.
                            21266 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21267 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21268 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21269 ; 252  |
                            21270 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21271 ; 254  |// Voice recording filenames
                            21272 ; 255  |// number of digits in filename Vxxx.wav
                            21273 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21274 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21275 ; 258  |
                            21276 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21277 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21278 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21279 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21280 ; 263  |#if defined(DEVICE_3500)
                            21281 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21282 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21283 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            21284 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            21285 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21286 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21287 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21288 ; 271  |
                            21289 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            21290 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21291 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            21292 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            21293 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21294 ; 277  |
                            21295 ; 278  |#else 
                            21296 ; 279  |// STMP3410
                            21297 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21298 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21299 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21300 ; 283  |#endif
                            21301 ; 284  |
                            21302 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21303 ; 286  |// Number of available soft timers
                            21304 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21305 ; 288  |#if defined(SYNC_LYRICS)
                            21306 ; 289  |#define SOFT_TIMERS 10
                            21307 ; 290  |#else 
                            21308 ; 291  |#if defined(JPEG_DECODER)
                            21309 ; 292  |#define SOFT_TIMERS 10
                            21310 ; 293  |#else 
                            21311 ; 294  |#define SOFT_TIMERS 9
                            21312 ; 295  |#endif
                            21313 ; 296  |#endif
                            21314 ; 297  |
                            21315 ; 298  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21316 ; 299  |//  sizes
                            21317 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21318 ; 301  |#if defined(MMC)
                            21319 ; 302  |#if defined(USE_PLAYLIST5)
                            21320 ; 303  |#define MENU_STACK_SIZE 1500
                            21321 ; 304  |#else 
                            21322 ; 305  |#define MENU_STACK_SIZE 1250
                            21323 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21324 ; 307  |#else 
                            21325 ; 308  |#if defined(USE_PLAYLIST5)
                            21326 ; 309  |#define MENU_STACK_SIZE 1500
                            21327 ; 310  |#else 
                            21328 ; 311  |#define MENU_STACK_SIZE 1250
                            21329 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21330 ; 313  |#endif //if @def('MMC')
                            21331 ; 314  |
                            21332 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            21333 ; 316  |// 
                            21334 ; 317  |#define STACK_L1_SIZE 750
                            21335 ; 318  |#define STACK_L2_SIZE 100
                            21336 ; 319  |#define STACK_L3_SIZE 160
                            21337 ; 320  |
                            21338 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21339 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21340 ; 323  |// is ok with switching code.
                            21341 ; 324  |#if defined(MTP_BUILD)
                            21342 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21343 ; 326  |#endif
                            21344 ; 327  |
                            21345 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21346 ; 329  |// maximum number of nested funclets 
                            21347 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21348 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21349 ; 332  |
                            21350 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21351 ; 334  |//    LCD DEFINITIONS
                            21352 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21353 ; 336  |
                            21354 ; 337  |#define SPACE_CHAR 0x000020          
                            21355 ; 338  |#define ZERO_CHAR 0x000030
                            21356 ; 339  |#define COLON_CHAR 0x00003A
                            21357 ; 340  |#define PERIOD_CHAR 0x00002E
                            21358 ; 341  |
                            21359 ; 342  |#if (defined(S6B33B0A_LCD))
                            21360 ; 343  |#define LCD_X_SIZE 128
                            21361 ; 344  |#define LCD_Y_SIZE 159
                            21362 ; 345  |#endif
                            21363 ; 346  |
                            21364 ; 347  |#if (defined(SED15XX_LCD))
                            21365 ; 348  |#define LCD_X_SIZE 128
                            21366 ; 349  |#define LCD_Y_SIZE 64
                            21367 ; 350  |#endif
                            21368 ; 351  |
                            21369 ; 352  |
                            21370 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21371 ; 354  |//   Details on Customizing Contrast
                            21372 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21373 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21374 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21375 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21376 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21377 ; 360  |//   unless the ezact sequence is remembered.
                            21378 ; 361  |//   To find out what range your player supports: 
                            21379 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21380 ; 363  |//;;;;;;
                            21381 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21382 ; 365  |// recommended calibration using player -- uncomment 
                            21383 ; 366  |//;;;;;;
                            21384 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21385 ; 368  |////////////////////////////
                            21386 ; 369  |#if (defined(DEMO_HW))
                            21387 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            21388 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21389 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21390 ; 373  |#else 
                            21391 ; 374  |
                            21392 ; 375  |#if (defined(S6B33B0A_LCD))
                            21393 ; 376  |#define LCD_MAX_CONTRAST 210
                            21394 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21395 ; 378  |#endif
                            21396 ; 379  |
                            21397 ; 380  |#if (defined(SED15XX_LCD))
                            21398 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21399 ; 382  |// Engineering board regs support range [17-37].
                            21400 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21401 ; 384  |//   One default contrast range [24-42] works for both.
                            21402 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21403 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21404 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21405 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21406 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21407 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21408 ; 391  |
                            21409 ; 392  |#if (defined(NEWSHINGYIH))
                            21410 ; 393  |#define LCD_MAX_CONTRAST 250
                            21411 ; 394  |#define LCD_MIN_CONTRAST 0
                            21412 ; 395  |#else 
                            21413 ; 396  |//-----
                            21414 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21415 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            21416 ; 399  |#define LCD_MAX_CONTRAST 250
                            21417 ; 400  |#define LCD_MIN_CONTRAST 0
                            21418 ; 401  |
                            21419 ; 402  |//=====
                            21420 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21421 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            21422 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21423 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21424 ; 407  |
                            21425 ; 408  |#endif
                            21426 ; 409  |#endif
                            21427 ; 410  |
                            21428 ; 411  |#endif
                            21429 ; 412  |
                            21430 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21431 ; 414  |// The default value of the lcd contrast in % of range
                            21432 ; 415  |//   the default value is used when no settings.dat is available
                            21433 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21434 ; 417  |
                            21435 ; 418  |#if (defined(S6B33B0A_LCD))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21436 ; 419  |// 60% of range is default value
                            21437 ; 420  |#define DEFAULT_CONTRAST 50 
                            21438 ; 421  |#endif
                            21439 ; 422  |
                            21440 ; 423  |#if (defined(SED15XX_LCD))
                            21441 ; 424  |// % of range is default value (was 60%)
                            21442 ; 425  |#define DEFAULT_CONTRAST 50 
                            21443 ; 426  |#endif
                            21444 ; 427  |
                            21445 ; 428  |
                            21446 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            21447 ; 430  |// make lower when doing calibration
                            21448 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            21449 ; 432  |
                            21450 ; 433  |
                            21451 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            21452 ; 435  |// For FFWD and RWND
                            21453 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            21454 ; 437  |#define SECONDS_TO_SKIP 1
                            21455 ; 438  |#define SECONDS_TO_SKIP1 3
                            21456 ; 439  |#define SECONDS_TO_SKIP2 6
                            21457 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            21458 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            21459 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21460 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            21461 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21462 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            21463 ; 446  |
                            21464 ; 447  |// For audible FFW/RWD
                            21465 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            21466 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            21467 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            21468 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            21469 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21470 ; 453  |#define LEVEL1_BOUNDARY 17 
                            21471 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21472 ; 455  |#define LEVEL2_BOUNDARY 33 
                            21473 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21474 ; 457  |#define LEVEL3_BOUNDARY 50 
                            21475 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            21476 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            21477 ; 460  |// Short Song Time, songs too short to play.
                            21478 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            21479 ; 462  |
                            21480 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            21481 ; 464  |// MP3 Sync Values
                            21482 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            21483 ; 466  |// # bytes to look for sync before marking it bad
                            21484 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            21485 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            21486 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            21487 ; 470  |// once we have sync'd, the isr should be called this frequently
                            21488 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            21489 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            21490 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            21491 ; 474  |
                            21492 ; 475  |
                            21493 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            21494 ; 477  |//// Multi-Stage Volume Control Definitions
                            21495 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            21496 ; 479  |//// Use Multi-Stage Volume
                            21497 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21498 ; 481  |
                            21499 ; 482  |//// Master Volume definitions
                            21500 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            21501 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            21502 ; 485  |
                            21503 ; 486  |//// DAC-Mode definitions
                            21504 ; 487  |//// Adjusts 0dB point
                            21505 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            21506 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            21507 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            21508 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            21509 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            21510 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            21511 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            21512 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            21513 ; 496  |
                            21514 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            21515 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            21516 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            21517 ; 500  |
                            21518 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            21519 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            21520 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            21521 ; 504  |
                            21522 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            21523 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            21524 ; 507  |
                            21525 ; 508  |
                            21526 ; 509  |//// Line In definitions (used for Line-In 1)
                            21527 ; 510  |//// 0dB point of the Line In
                            21528 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            21529 ; 512  |//// Minimum volume of Line In
                            21530 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            21531 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            21532 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            21533 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            21534 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            21535 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            21536 ; 519  |
                            21537 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            21538 ; 521  |//// 0dB point of the Line In
                            21539 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            21540 ; 523  |//// Minimum volume of Line In
                            21541 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            21542 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            21543 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            21544 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            21545 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            21546 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            21547 ; 530  |
                            21548 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            21549 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            21550 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21551 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            21552 ; 535  |
                            21553 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            21554 ; 537  |////
                            21555 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            21556 ; 539  |////
                            21557 ; 540  |///
                            21558 ; 541  |#include <types.h>
                            21559 ; 542  |extern volatile WORD g_wActivityState;
                            21560 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            21561 ; 544  |
                            21562 ; 545  |void _reentrant Init5VSense(void);
                            21563 ; 546  |void _reentrant ServiceDCDC(void);
                            21564 ; 547  |
                            21565 ; 548  |////////////////////////////////////////////////////////////////////////////
                            21566 ; 549  |//// JPEG Thumbnail Mode Setting
                            21567 ; 550  |//// number of column in thumbnail mode
                            21568 ; 551  |#define THUMBNAIL_X 2           
                            21569 ; 552  |//// number of row in  thumbnail mode
                            21570 ; 553  |#define THUMBNAIL_Y 2           
                            21571 ; 554  |//// thumbnail boundary offset x
                            21572 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            21573 ; 556  |//// thumbnail boundary offset y
                            21574 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            21575 ; 558  |
                            21576 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            21577 ; 560  |
                            21578 
                            21580 
                            21581 ; 101  |
                            21582 ; 102  |/*========================================================================================
                                  ==========
                            21583 ; 103  |                                             CONSTANTS
                            21584 ; 104  |==========================================================================================
                                  ========*/
                            21585 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            21586 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            21587 ; 107  |Artistname                              1:0
                            21588 ; 108  |Albumname                               3:2
                            21589 ; 109  |Genrename                               5:4
                            21590 ; 110  |Songname                                7:6
                            21591 ; 111  |----------------------------------------------------------
                            21592 ; 112  |    Value (2 bits)                      Meanings
                            21593 ; 113  |    0                                   RAW and All ASCII
                            21594 ; 114  |    1                                   Uni-code
                            21595 ; 115  |    2                                   Mixed, non-unicode
                            21596 ; 116  |
                            21597 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            21598 ; 118  |*/
                            21599 ; 119  |#define BITMASK_ARTIST  (0x03)
                            21600 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            21601 ; 121  |#define BITMASK_GENRE   (0x30)
                            21602 ; 122  |#define BITMASK_SONG    (0xC0)
                            21603 ; 123  |
                            21604 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            21605 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            21606 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            21607 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            21608 ; 128  |
                            21609 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            21610 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            21611 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21612 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            21613 ; 133  |
                            21614 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            21615 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            21616 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            21617 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            21618 ; 138  |
                            21619 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            21620 ; 140  |
                            21621 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            21622 ; 142  |
                            21623 ; 143  |#define INDEX_EOF       0xFFF
                            21624 ; 144  |#ifdef _FOLDER_BROWSE_
                            21625 ; 145  |#define INDEX_ROOT  0xffe
                            21626 ; 146  |#define UNKNOWN_RECORD  0xfff
                            21627 ; 147  |#endif  // _FOLDER_BROWSE_
                            21628 ; 148  |
                            21629 ; 149  |/* Constant for item_type */
                            21630 ; 150  |#define         ITEM_ARTIST                     0
                            21631 ; 151  |#define         ITEM_ALBUM                      1
                            21632 ; 152  |#define         ITEM_GENRE                      2
                            21633 ; 153  |#define         ITEM_TRACK                      3
                            21634 ; 154  |#define         ITEM_YEAR                       4
                            21635 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            21636 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            21637 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            21638 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            21639 ; 159  |#ifdef _NEWMUSIC_
                            21640 ; 160  |#define         ITEM_1DAY                       10
                            21641 ; 161  |#define         ITEM_1WEEK                      11
                            21642 ; 162  |#define         ITEM_1MONTH                     12
                            21643 ; 163  |#endif
                            21644 ; 164  |#ifdef _AUDIBLE_
                            21645 ; 165  |#define         ITEM_AUDIBLE            13
                            21646 ; 166  |#endif
                            21647 ; 167  |#define         ITEM_ON_THE_GO          14
                            21648 ; 168  |
                            21649 ; 169  |#define         ITEM_VOICE                      15
                            21650 ; 170  |#define         ITEM_FMREC                      16
                            21651 ; 171  |#define         ITEM_PHOTO                      17
                            21652 ; 172  |#ifdef _FOLDER_BROWSE_
                            21653 ; 173  |#define         ITEM_INTERNAL           18
                            21654 ; 174  |#define         ITEM_EXTERNAL       19
                            21655 ; 175  |#endif  // _FOLDER_BROWSE_
                            21656 ; 176  |#define     ITEM_UNKNOWN        0xff
                            21657 ; 177  |
                            21658 ; 178  |/*
                            21659 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            21660 ; 180  |option input.
                            21661 ; 181  |*/
                            21662 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            21663 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            21664 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            21665 ; 185  |#ifdef _FOLDER_BROWSE_
                            21666 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            21667 ; 187  |#endif  // _FOLDER_BROWSE_
                            21668 ; 188  |
                            21669 ; 189  |/* Constant for key action */
                            21670 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21671 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            21672 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            21673 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            21674 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            21675 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            21676 ; 196  |
                            21677 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            21678 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            21679 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            21680 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            21681 ; 201  |
                            21682 ; 202  |#define         NO_SD                                   0
                            21683 ; 203  |#define         HAS_SD                                  1
                            21684 ; 204  |
                            21685 ; 205  |#define         PLAY_NORMAL                             0
                            21686 ; 206  |#define         PLAY_SHUFFLE                    1
                            21687 ; 207  |
                            21688 ; 208  |#define     PLAY_REPEAT_OFF         0
                            21689 ; 209  |#define     PLAY_REPEAT_ON          1
                            21690 ; 210  |
                            21691 ; 211  |#define     PLAY_SELECT_FLASH       0
                            21692 ; 212  |#define     PLAY_SELECT_SD          1
                            21693 ; 213  |
                            21694 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            21695 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            21696 ; 216  |
                            21697 ; 217  |#define         ON_THE_GO_EXIST                 0
                            21698 ; 218  |#define         ON_THE_GO_FULL                  1
                            21699 ; 219  |#define         ON_THE_GO_FREE                  2
                            21700 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            21701 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            21702 ; 222  |
                            21703 ; 223  |#define         REC_VOICE_TYPE                  0
                            21704 ; 224  |#define         REC_FMREC_TYPE                  1
                            21705 ; 225  |#define         REC_PHOTO_TYPE                  2
                            21706 ; 226  |#define         VOICE_FILE_ADD                  0
                            21707 ; 227  |#define         VOICE_FILE_DEL                  1
                            21708 ; 228  |
                            21709 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            21710 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            21711 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            21712 ; 232  |flash or external SD card */
                            21713 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            21714 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            21715 ; 235  |#else
                            21716 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            21717 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            21718 ; 238  |
                            21719 ; 239  |/* number of byte in one DSP word */
                            21720 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            21721 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            21722 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            21723 ; 243  |are 10 level directory structure */
                            21724 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21725 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21726 ; 246  |
                            21727 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            21728 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21729 ; 249  |/* number of songs in each new music list */
                            21730 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            21731 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            21732 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            21733 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            21734 ; 254  |/* number of songs in the on-the-fly list */
                            21735 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            21736 ; 256  |/* number of files audible list */
                            21737 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            21738 ; 258  |
                            21739 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            21740 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21741 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21742 ; 262  |
                            21743 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21744 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21745 ; 265  |#ifdef _FOLDER_BROWSE_
                            21746 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            21747 ; 267  |#else
                            21748 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            21749 ; 269  |#endif  // _FOLDER_BROWSE_
                            21750 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21751 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21752 ; 272  |
                            21753 ; 273  |#ifndef _MAX_DIR_DEPTH
                            21754 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            21755 ; 275  |#endif  // _MAX_DIR_DEPTH
                            21756 ; 276  |
                            21757 ; 277  |/*========================================================================================
                                  ==========*/
                            21758 ; 278  |
                            21759 ; 279  |
                            21760 ; 280  |/*========================================================================================
                                  ==========
                            21761 ; 281  |                                               MACROS
                            21762 ; 282  |==========================================================================================
                                  ========*/
                            21763 ; 283  |
                            21764 ; 284  |/*========================================================================================
                                  ==========
                            21765 ; 285  |                                               ENUMS
                            21766 ; 286  |==========================================================================================
                                  ========*/
                            21767 ; 287  |#define NUM_OF_MEDIA                            (2)
                            21768 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            21769 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            21770 ; 290  |/*========================================================================================
                                  ==========
                            21771 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            21772 ; 292  |==========================================================================================
                                  ========*/
                            21773 ; 293  |
                            21774 ; 294  |typedef char    int8;
                            21775 ; 295  |typedef short   int16;
                            21776 ; 296  |typedef int     int24;
                            21777 ; 297  |typedef long    int32;
                            21778 ; 298  |
                            21779 ; 299  |typedef int     intx;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21780 ; 300  |
                            21781 ; 301  |typedef unsigned char   uint8;
                            21782 ; 302  |typedef unsigned short  uint16;
                            21783 ; 303  |typedef unsigned int    uint24;
                            21784 ; 304  |typedef unsigned long   uint32;
                            21785 
                            21789 
                            21790 ; 305  |
                            21791 ; 306  |/*
                            21792 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            21793 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            21794 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            21795 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            21796 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            21797 ; 312  |*/
                            21798 ; 313  |/*
                            21799 ; 314  |path_name[] _must_have_data_:
                            21800 ; 315  |path_name[] = (Max. 120 Characters);
                            21801 ; 316  |year range:
                            21802 ; 317  |year = 0x000000-0xFFFFFF;
                            21803 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            21804 ; 319  |Unknown track number:
                            21805 ; 320  |track_number = 0x7FFFFF;
                            21806 ; 321  |unicode refer to above #define BITMASK_*
                            21807 ; 322  |*/
                            21808 ; 323  |/*
                            21809 ; 324  |Interface of UI and Music Library
                            21810 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            21811 ; 326  |
                            21812 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            21813 ; 328  |
                            21814 ; 329  |3) UI to Music Library variable passing length definition:
                            21815 ; 330  |        All ASCII Characters:
                            21816 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            21817 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            21818 ; 333  |        Unicode Characters:
                            21819 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            21820 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            21821 ; 336  |
                            21822 ; 337  |4) UI input data to Music Library in two formats.
                            21823 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            21824 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            21825 ; 340  |
                            21826 ; 341  |5) UI calling function:
                            21827 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            21828 ; 343  |        int16 option definition:
                            21829 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            21830 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            21831 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            21832 ; 347  |
                            21833 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            21834 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            21835 ; 350  |
                            21836 ; 351  |6) Modification Date:
                            21837 ; 352  |        uint24 g_file_time:
                            21838 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            21839 ; 354  |*/
                            21840 ; 355  |
                            21841 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            21842 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21843 ; 358  |typedef struct _ram_song_info {
                            21844 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21845 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21846 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21847 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21848 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21849 ; 364  |    uint32 g_songFastKey;
                            21850 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21851 ; 366  |        uint24 year;
                            21852 ; 367  |        uint24 track_number;
                            21853 ; 368  |        uint8 unicode;
                            21854 ; 369  |} RAM_SONG_INFO_T;
                            21855 ; 370  |
                            21856 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            21857 ; 372  |typedef struct _flash_group_name {
                            21858 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21859 ; 374  |        uint8 unicode;
                            21860 ; 375  |} FLASH_GROUP_NAME_T;
                            21861 ; 376  |
                            21862 ; 377  |// struct to store directories information passed from UI
                            21863 ; 378  |#ifdef _FOLDER_BROWSE_
                            21864 ; 379  |typedef struct _ml_DirInfo {
                            21865 ; 380  |        uint24  u8Unicode : 8;
                            21866 ; 381  |        uint24  u12DirDepth : 12;
                            21867 ; 382  |        uint24  u4Added : 4;            
                            21868 ; 383  |        INT     iDirRecord;
                            21869 ; 384  |        DWORD   dwFastKey;
                            21870 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21871 ; 386  |} ML_DIRINFO_T;
                            21872 ; 387  |#endif  // _FOLDER_BROWSE_
                            21873 ; 388  |
                            21874 ; 389  |/*========================================================================================
                                  ==========
                            21875 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21876 ; 391  |==========================================================================================
                                  ========*/
                            21877 ; 392  |extern uint24   IsPlayOnTheGo;
                            21878 
                            21884 
                            21885 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21886 ; 394  |extern uint24   merge_id_list_flash[];
                            21887 ; 395  |extern uint24   merge_id_list_sd[];
                            21888 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21889 ; 397  |#ifdef _FOLDER_BROWSE_
                            21890 
                            21903 
                            21904 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21905 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21906 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21907 ; 401  |#endif  // _FOLDER_BROWSE_
                            21908 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21909 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            21910 ; 404  |
                            21911 ; 405  |/*========================================================================================
                                  ==========
                            21912 ; 406  |                                        FUNCTION PROTOTYPES
                            21913 ; 407  |==========================================================================================
                                  ========*/
                            21914 ; 408  |
                            21915 ; 409  |///////////////////////////////////////////////////////////////////////
                            21916 ; 410  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21917 ; 411  |//!
                            21918 ; 412  |//! \fntype Function
                            21919 ; 413  |//!
                            21920 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21921 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21922 ; 416  |//!
                            21923 ; 417  |//! \param[in]  none
                            21924 ; 418  |//!
                            21925 ; 419  |//! \return
                            21926 ; 420  |//!
                            21927 ; 421  |///////////////////////////////////////////////////////////////////////
                            21928 ; 422  |void ML_InitLibraryParameter(void);
                            21929 ; 423  |
                            21930 ; 424  |///////////////////////////////////////////////////////////////////////
                            21931 ; 425  |//! \brief
                            21932 ; 426  |//!
                            21933 ; 427  |//! \fntype Function
                            21934 ; 428  |//!
                            21935 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21936 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21937 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            21938 ; 432  |//! the song information is recorded in music library.
                            21939 ; 433  |//!
                            21940 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21941 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21942 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            21943 ; 437  |//!
                            21944 ; 438  |//! \return
                            21945 ; 439  |//!
                            21946 ; 440  |///////////////////////////////////////////////////////////////////////
                            21947 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21948 
                            21962 
                            21963 ; 442  |
                            21964 ; 443  |///////////////////////////////////////////////////////////////////////
                            21965 ; 444  |//! \brief
                            21966 ; 445  |//!
                            21967 ; 446  |//! \fntype Function
                            21968 ; 447  |//!
                            21969 ; 448  |//! \param[in]
                            21970 ; 449  |//!
                            21971 ; 450  |//! \return
                            21972 ; 451  |//!
                            21973 ; 452  |///////////////////////////////////////////////////////////////////////
                            21974 ; 453  |#ifdef _FOLDER_BROWSE_
                            21975 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            21976 ; 455  |#endif  // _FOLDER_BROWSE_
                            21977 ; 456  |
                            21978 ; 457  |///////////////////////////////////////////////////////////////////////
                            21979 ; 458  |//! \brief
                            21980 ; 459  |//!
                            21981 ; 460  |//! \fntype Function
                            21982 ; 461  |//!
                            21983 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21984 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21985 ; 464  |//! music library for that particular media.
                            21986 ; 465  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21987 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21988 ; 467  |//!
                            21989 ; 468  |//! \return
                            21990 ; 469  |//!
                            21991 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21992 ; 471  |//!         function.
                            21993 ; 472  |///////////////////////////////////////////////////////////////////////
                            21994 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            21995 ; 474  |
                            21996 ; 475  |///////////////////////////////////////////////////////////////////////
                            21997 ; 476  |//! \brief
                            21998 ; 477  |//!
                            21999 ; 478  |//! \fntype Function
                            22000 ; 479  |//!
                            22001 ; 480  |//! \param[in]
                            22002 ; 481  |//!
                            22003 ; 482  |//! \return
                            22004 ; 483  |//!
                            22005 ; 484  |///////////////////////////////////////////////////////////////////////
                            22006 ; 485  |#ifdef _NEWMUSIC_
                            22007 ; 486  |void ML_UpdateNewMusic(void);
                            22008 ; 487  |#endif
                            22009 ; 488  |
                            22010 ; 489  |///////////////////////////////////////////////////////////////////////
                            22011 ; 490  |//! \brief
                            22012 ; 491  |//!
                            22013 ; 492  |//! \fntype Function
                            22014 ; 493  |//!
                            22015 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            22016 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            22017 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            22018 ; 497  |//!
                            22019 ; 498  |//! \param[in]  none
                            22020 ; 499  |//!
                            22021 ; 500  |//! \return
                            22022 ; 501  |//!
                            22023 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            22024 ; 503  |//!         must be called before calling any other music library functions.
                            22025 ; 504  |///////////////////////////////////////////////////////////////////////
                            22026 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            22027 ; 506  |
                            22028 ; 507  |///////////////////////////////////////////////////////////////////////
                            22029 ; 508  |//! \brief
                            22030 ; 509  |//!
                            22031 ; 510  |//! \fntype Function
                            22032 ; 511  |//!
                            22033 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            22034 ; 513  |//! library operation.
                            22035 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            22036 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            22037 ; 516  |//! music.sec file do not exist.
                            22038 ; 517  |//!
                            22039 ; 518  |//! \param[in]  none
                            22040 ; 519  |//!
                            22041 ; 520  |//! \return
                            22042 ; 521  |//!
                            22043 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            22044 ; 523  |//!         must be called before calling any other music library functions.
                            22045 ; 524  |///////////////////////////////////////////////////////////////////////
                            22046 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22047 ; 526  |
                            22048 ; 527  |///////////////////////////////////////////////////////////////////////
                            22049 ; 528  |//! \brief
                            22050 ; 529  |//!
                            22051 ; 530  |//! \fntype Function
                            22052 ; 531  |//!
                            22053 ; 532  |//! Preload the list, prepare for renew.
                            22054 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            22055 ; 534  |//! structure in RAM.
                            22056 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            22057 ; 536  |//! in RAM.
                            22058 ; 537  |//!
                            22059 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            22060 ; 539  |//!
                            22061 ; 540  |//! \return
                            22062 ; 541  |//!
                            22063 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            22064 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            22065 ; 544  |///////////////////////////////////////////////////////////////////////
                            22066 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            22067 ; 546  |
                            22068 ; 547  |///////////////////////////////////////////////////////////////////////
                            22069 ; 548  |//! \brief
                            22070 ; 549  |//!
                            22071 ; 550  |//! \fntype Function
                            22072 ; 551  |//!
                            22073 ; 552  |//! Save the list to flash memory.
                            22074 ; 553  |//!
                            22075 ; 554  |//! \param[in]
                            22076 ; 555  |//!
                            22077 ; 556  |//! \return
                            22078 ; 557  |//!
                            22079 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            22080 ; 559  |//!         changed by the user.
                            22081 ; 560  |///////////////////////////////////////////////////////////////////////
                            22082 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            22083 ; 562  |
                            22084 ; 563  |///////////////////////////////////////////////////////////////////////
                            22085 ; 564  |//! \brief
                            22086 ; 565  |//!
                            22087 ; 566  |//! \fntype Function
                            22088 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            22089 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            22090 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            22091 ; 570  |//! Otherwise the song is deleted.
                            22092 ; 571  |//!
                            22093 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22094 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            22095 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            22096 ; 575  |//!
                            22097 ; 576  |//! \return
                            22098 ; 577  |//!
                            22099 ; 578  |///////////////////////////////////////////////////////////////////////
                            22100 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            22101 ; 580  |
                            22102 ; 581  |///////////////////////////////////////////////////////////////////////
                            22103 ; 582  |//! \brief
                            22104 ; 583  |//!
                            22105 ; 584  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22106 ; 585  |//!
                            22107 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            22108 ; 587  |//! in the ML_UpdateOnTheGo().
                            22109 ; 588  |//!
                            22110 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            22111 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            22112 ; 591  |//!
                            22113 ; 592  |//! \return
                            22114 ; 593  |//!
                            22115 ; 594  |///////////////////////////////////////////////////////////////////////
                            22116 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            22117 ; 596  |
                            22118 ; 597  |///////////////////////////////////////////////////////////////////////
                            22119 ; 598  |//! \brief
                            22120 ; 599  |//!
                            22121 ; 600  |//! \fntype Function
                            22122 ; 601  |//!
                            22123 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            22124 ; 603  |//!
                            22125 ; 604  |//! \param[in]  none
                            22126 ; 605  |//!
                            22127 ; 606  |//! \return
                            22128 ; 607  |//!
                            22129 ; 608  |///////////////////////////////////////////////////////////////////////
                            22130 ; 609  |void ML_UpdateOnTheGo(void);
                            22131 ; 610  |
                            22132 ; 611  |///////////////////////////////////////////////////////////////////////
                            22133 ; 612  |//! \brief
                            22134 ; 613  |//!
                            22135 ; 614  |//! \fntype Function
                            22136 ; 615  |//!
                            22137 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            22138 ; 617  |//! Call only once before inserting items. Call once for each media.
                            22139 ; 618  |//!
                            22140 ; 619  |//! \param[in]  none
                            22141 ; 620  |//!
                            22142 ; 621  |//! \return
                            22143 ; 622  |//!
                            22144 ; 623  |///////////////////////////////////////////////////////////////////////
                            22145 ; 624  |void ML_InitVoiceParameter(void);
                            22146 ; 625  |
                            22147 ; 626  |///////////////////////////////////////////////////////////////////////
                            22148 ; 627  |//! \brief
                            22149 ; 628  |//!
                            22150 ; 629  |//! \fntype Function
                            22151 ; 630  |//!
                            22152 ; 631  |//! \param[in]
                            22153 ; 632  |//!
                            22154 ; 633  |//! \return
                            22155 ; 634  |//!
                            22156 ; 635  |///////////////////////////////////////////////////////////////////////
                            22157 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            22158 ; 637  |
                            22159 ; 638  |///////////////////////////////////////////////////////////////////////
                            22160 ; 639  |//! \brief
                            22161 ; 640  |//!
                            22162 ; 641  |//! \fntype Function
                            22163 ; 642  |//!
                            22164 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22165 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            22166 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            22167 ; 646  |//!
                            22168 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            22169 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            22170 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            22171 ; 650  |//!
                            22172 ; 651  |//! \return
                            22173 ; 652  |//!
                            22174 ; 653  |///////////////////////////////////////////////////////////////////////
                            22175 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            22176 ; 655  |
                            22177 ; 656  |///////////////////////////////////////////////////////////////////////
                            22178 ; 657  |//! \brief
                            22179 ; 658  |//!
                            22180 ; 659  |//! \fntype Function
                            22181 ; 660  |//!
                            22182 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            22183 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            22184 ; 663  |//! of music library for that particular media.
                            22185 ; 664  |//!
                            22186 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            22187 ; 666  |//!
                            22188 ; 667  |//! \return
                            22189 ; 668  |//!
                            22190 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            22191 ; 670  |//!         function.
                            22192 ; 671  |///////////////////////////////////////////////////////////////////////
                            22193 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            22194 ; 673  |
                            22195 ; 674  |///////////////////////////////////////////////////////////////////////
                            22196 ; 675  |//! \brief
                            22197 ; 676  |//!
                            22198 ; 677  |//! \fntype Function
                            22199 ; 678  |//!
                            22200 ; 679  |//! Called by UI, the merge the music library tables album,
                            22201 ; 680  |//! artist, genre, song and year.
                            22202 ; 681  |//!
                            22203 ; 682  |//! \param[in]  none
                            22204 ; 683  |//!
                            22205 ; 684  |//! \return
                            22206 ; 685  |//!
                            22207 ; 686  |///////////////////////////////////////////////////////////////////////
                            22208 ; 687  |void ML_MergeLibraryTables(void);
                            22209 ; 688  |
                            22210 ; 689  |///////////////////////////////////////////////////////////////////////
                            22211 ; 690  |//! \brief
                            22212 ; 691  |//!
                            22213 ; 692  |//! \fntype Function
                            22214 ; 693  |//!
                            22215 ; 694  |//! Called by UI, the merge the music library tables album,
                            22216 ; 695  |//! artist, genre, song and year.
                            22217 ; 696  |//!
                            22218 ; 697  |//! \param[in]  none
                            22219 ; 698  |//!
                            22220 ; 699  |//! \return
                            22221 ; 700  |//!
                            22222 ; 701  |///////////////////////////////////////////////////////////////////////
                            22223 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22224 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            22225 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            22226 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            22227 ; 706  |
                            22228 ; 707  |///////////////////////////////////////////////////////////////////////
                            22229 ; 708  |//! \brief
                            22230 ; 709  |//!
                            22231 ; 710  |//! \fntype Function
                            22232 ; 711  |//!
                            22233 ; 712  |//! \param[in]
                            22234 ; 713  |//!
                            22235 ; 714  |//! \return
                            22236 ; 715  |//!
                            22237 ; 716  |///////////////////////////////////////////////////////////////////////
                            22238 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            22239 ; 718  |
                            22240 ; 719  |/*========================================================================================
                                  ========*/
                            22241 ; 720  |
                            22242 ; 721  |// Siukoon 2005-02-28
                            22243 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            22244 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            22245 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            22246 ; 725  |#else
                            22247 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            22248 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            22249 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            22250 ; 729  |#define WORD_PER_SECTOR             (171)
                            22251 ; 730  |#define BYTE_PER_SECTOR             (512)
                            22252 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            22253 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            22254 ; 733  |
                            22255 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            22256 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            22257 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            22258 ; 737  |
                            22259 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            22260 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            22261 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            22262 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            22263 ; 742  |
                            22264 ; 743  |/////////////////////
                            22265 ; 744  |
                            22266 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            22267 ; 746  |
                            22268 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            22269 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            22270 ; 749  |#else
                            22271 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            22272 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            22273 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            22274 ; 753  |
                            22275 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            22276 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            22277 ; 756  |
                            22278 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            22279 ; 758  |#ifdef _SUPPORT_2000_SONGS_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22280 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            22281 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            22282 ; 761  |#else
                            22283 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            22284 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            22285 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            22286 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            22287 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            22288 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            22289 ; 768  |
                            22290 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            22291 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            22292 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            22293 ; 772  |#else
                            22294 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            22295 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            22296 ; 775  |
                            22297 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            22298 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            22299 ; 778  |
                            22300 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            22301 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            22302 ; 781  |
                            22303 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            22304 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            22305 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            22306 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            22307 ; 786  |#else
                            22308 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            22309 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            22310 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            22311 ; 790  |
                            22312 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            22313 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            22314 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            22315 ; 794  |#else
                            22316 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            22317 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            22318 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            22319 ; 798  |
                            22320 ; 799  |#ifdef __cplusplus
                            22321 ; 800  |}
                            22322 ; 801  |#endif
                            22323 ; 802  |
                            22324 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            22325 
                            22327 
                            22328 ; 6    |#include "fsapi.h"
                            22329 
                            22331 
                            22332 ; 1    |#ifndef _FSAPI_H_
                            22333 ; 2    |#define _FSAPI_H_
                            22334 ; 3    |#include "filespec.h"
                            22335 
                            22337 
                            22338 ; 1    |#ifndef _FILESPEC_H_
                            22339 ; 2    |#define _FILESPEC_H_
                            22340 ; 3    |#include  "fstypes.h"
                            22341 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22343 
                            22344 ; 1    |#ifndef _FS_TYPE_H_
                            22345 ; 2    |#define _FS_TYPE_H_
                            22346 ; 3    |
                            22347 ; 4    |#include   "types.h"
                            22348 
                            22350 
                            22351 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22352 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            22353 ; 3    |//
                            22354 ; 4    |// Filename: types.h
                            22355 ; 5    |// Description: Standard data types
                            22356 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22357 ; 7    |
                            22358 ; 8    |#ifndef _TYPES_H
                            22359 ; 9    |#define _TYPES_H
                            22360 ; 10   |
                            22361 ; 11   |// TODO:  move this outta here!
                            22362 ; 12   |#if !defined(NOERROR)
                            22363 ; 13   |#define NOERROR 0
                            22364 ; 14   |#define SUCCESS 0
                            22365 ; 15   |#endif 
                            22366 ; 16   |#if !defined(SUCCESS)
                            22367 ; 17   |#define SUCCESS  0
                            22368 ; 18   |#endif
                            22369 ; 19   |#if !defined(ERROR)
                            22370 ; 20   |#define ERROR   -1
                            22371 ; 21   |#endif
                            22372 ; 22   |#if !defined(FALSE)
                            22373 ; 23   |#define FALSE 0
                            22374 ; 24   |#endif
                            22375 ; 25   |#if !defined(TRUE)
                            22376 ; 26   |#define TRUE  1
                            22377 ; 27   |#endif
                            22378 ; 28   |
                            22379 ; 29   |#if !defined(NULL)
                            22380 ; 30   |#define NULL 0
                            22381 ; 31   |#endif
                            22382 ; 32   |
                            22383 ; 33   |#define MAX_INT     0x7FFFFF
                            22384 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            22385 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            22386 ; 36   |#define MAX_ULONG   (-1) 
                            22387 ; 37   |
                            22388 ; 38   |#define WORD_SIZE   24              // word size in bits
                            22389 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            22390 ; 40   |
                            22391 ; 41   |
                            22392 ; 42   |#define BYTE    unsigned char       // btVarName
                            22393 ; 43   |#define CHAR    signed char         // cVarName
                            22394 ; 44   |#define USHORT  unsigned short      // usVarName
                            22395 ; 45   |#define SHORT   unsigned short      // sVarName
                            22396 ; 46   |#define WORD    unsigned int        // wVarName
                            22397 ; 47   |#define INT     signed int          // iVarName
                            22398 ; 48   |#define DWORD   unsigned long       // dwVarName
                            22399 ; 49   |#define LONG    signed long         // lVarName
                            22400 ; 50   |#define BOOL    unsigned int        // bVarName
                            22401 ; 51   |#define FRACT   _fract              // frVarName
                            22402 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            22403 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            22404 ; 54   |#define FLOAT   float               // fVarName
                            22405 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22406 ; 56   |#define ENUM    enum                // eVarName
                            22407 ; 57   |#define CMX     _complex            // cmxVarName
                            22408 ; 58   |typedef WORD UCS3;                   // 
                            22409 ; 59   |
                            22410 ; 60   |#define UINT16  unsigned short
                            22411 ; 61   |#define UINT8   unsigned char   
                            22412 ; 62   |#define UINT32  unsigned long
                            22413 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22414 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            22415 ; 65   |#define WCHAR   UINT16
                            22416 ; 66   |
                            22417 ; 67   |//UINT128 is 16 bytes or 6 words
                            22418 ; 68   |typedef struct UINT128_3500 {   
                            22419 ; 69   |    int val[6];     
                            22420 ; 70   |} UINT128_3500;
                            22421 ; 71   |
                            22422 ; 72   |#define UINT128   UINT128_3500
                            22423 ; 73   |
                            22424 ; 74   |// Little endian word packed byte strings:   
                            22425 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22426 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22427 ; 77   |// Little endian word packed byte strings:   
                            22428 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22429 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22430 ; 80   |
                            22431 ; 81   |// Declare Memory Spaces To Use When Coding
                            22432 ; 82   |// A. Sector Buffers
                            22433 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22434 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22435 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22436 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22437 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22438 ; 88   |// B. Media DDI Memory
                            22439 ; 89   |#define MEDIA_DDI_MEM _Y
                            22440 ; 90   |
                            22441 ; 91   |
                            22442 ; 92   |
                            22443 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22444 ; 94   |// Examples of circular pointers:
                            22445 ; 95   |//    INT CIRC cpiVarName
                            22446 ; 96   |//    DWORD CIRC cpdwVarName
                            22447 ; 97   |
                            22448 ; 98   |#define RETCODE INT                 // rcVarName
                            22449 ; 99   |
                            22450 ; 100  |// generic bitfield structure
                            22451 ; 101  |struct Bitfield {
                            22452 ; 102  |    unsigned int B0  :1;
                            22453 ; 103  |    unsigned int B1  :1;
                            22454 ; 104  |    unsigned int B2  :1;
                            22455 ; 105  |    unsigned int B3  :1;
                            22456 ; 106  |    unsigned int B4  :1;
                            22457 ; 107  |    unsigned int B5  :1;
                            22458 ; 108  |    unsigned int B6  :1;
                            22459 ; 109  |    unsigned int B7  :1;
                            22460 ; 110  |    unsigned int B8  :1;
                            22461 ; 111  |    unsigned int B9  :1;
                            22462 ; 112  |    unsigned int B10 :1;
                            22463 ; 113  |    unsigned int B11 :1;
                            22464 ; 114  |    unsigned int B12 :1;
                            22465 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22466 ; 116  |    unsigned int B14 :1;
                            22467 ; 117  |    unsigned int B15 :1;
                            22468 ; 118  |    unsigned int B16 :1;
                            22469 ; 119  |    unsigned int B17 :1;
                            22470 ; 120  |    unsigned int B18 :1;
                            22471 ; 121  |    unsigned int B19 :1;
                            22472 ; 122  |    unsigned int B20 :1;
                            22473 ; 123  |    unsigned int B21 :1;
                            22474 ; 124  |    unsigned int B22 :1;
                            22475 ; 125  |    unsigned int B23 :1;
                            22476 ; 126  |};
                            22477 ; 127  |
                            22478 ; 128  |union BitInt {
                            22479 ; 129  |        struct Bitfield B;
                            22480 ; 130  |        int        I;
                            22481 ; 131  |};
                            22482 ; 132  |
                            22483 ; 133  |#define MAX_MSG_LENGTH 10
                            22484 ; 134  |struct CMessage
                            22485 ; 135  |{
                            22486 ; 136  |        unsigned int m_uLength;
                            22487 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22488 ; 138  |};
                            22489 ; 139  |
                            22490 ; 140  |typedef struct {
                            22491 ; 141  |    WORD m_wLength;
                            22492 ; 142  |    WORD m_wMessage;
                            22493 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22494 ; 144  |} Message;
                            22495 ; 145  |
                            22496 ; 146  |struct MessageQueueDescriptor
                            22497 ; 147  |{
                            22498 ; 148  |        int *m_pBase;
                            22499 ; 149  |        int m_iModulo;
                            22500 ; 150  |        int m_iSize;
                            22501 ; 151  |        int *m_pHead;
                            22502 ; 152  |        int *m_pTail;
                            22503 ; 153  |};
                            22504 ; 154  |
                            22505 ; 155  |struct ModuleEntry
                            22506 ; 156  |{
                            22507 ; 157  |    int m_iSignaledEventMask;
                            22508 ; 158  |    int m_iWaitEventMask;
                            22509 ; 159  |    int m_iResourceOfCode;
                            22510 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22511 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22512 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22513 ; 163  |    int m_uTimeOutHigh;
                            22514 ; 164  |    int m_uTimeOutLow;
                            22515 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22516 ; 166  |};
                            22517 ; 167  |
                            22518 ; 168  |union WaitMask{
                            22519 ; 169  |    struct B{
                            22520 ; 170  |        unsigned int m_bNone     :1;
                            22521 ; 171  |        unsigned int m_bMessage  :1;
                            22522 ; 172  |        unsigned int m_bTimer    :1;
                            22523 ; 173  |        unsigned int m_bButton   :1;
                            22524 ; 174  |    } B;
                            22525 ; 175  |    int I;
                            22526 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22527 ; 177  |
                            22528 ; 178  |
                            22529 ; 179  |struct Button {
                            22530 ; 180  |        WORD wButtonEvent;
                            22531 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22532 ; 182  |};
                            22533 ; 183  |
                            22534 ; 184  |struct Message {
                            22535 ; 185  |        WORD wMsgLength;
                            22536 ; 186  |        WORD wMsgCommand;
                            22537 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22538 ; 188  |};
                            22539 ; 189  |
                            22540 ; 190  |union EventTypes {
                            22541 ; 191  |        struct CMessage msg;
                            22542 ; 192  |        struct Button Button ;
                            22543 ; 193  |        struct Message Message;
                            22544 ; 194  |};
                            22545 ; 195  |
                            22546 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22547 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22548 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22549 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22550 ; 200  |
                            22551 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22552 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22553 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22554 ; 204  |
                            22555 ; 205  |#if DEBUG
                            22556 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22557 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22558 ; 208  |#else 
                            22559 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22560 ; 210  |#define DebugBuildAssert(x)    
                            22561 ; 211  |#endif
                            22562 ; 212  |
                            22563 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22564 ; 214  |//  #pragma asm
                            22565 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22566 ; 216  |//  #pragma endasm
                            22567 ; 217  |
                            22568 ; 218  |
                            22569 ; 219  |#ifdef COLOR_262K
                            22570 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22571 ; 221  |#elif defined(COLOR_65K)
                            22572 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22573 ; 223  |#else
                            22574 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22575 ; 225  |#endif
                            22576 ; 226  |    
                            22577 ; 227  |#endif // #ifndef _TYPES_H
                            22578 
                            22580 
                            22581 ; 5    |
                            22582 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            22583 ; 7    |typedef struct
                            22584 ; 8    |{
                            22585 ; 9    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22586 ; 10   |INT     _Y BytesPerSector;
                            22587 ; 11   |INT     _Y SectorsPerCluster;
                            22588 ; 12   |INT     _Y RsvdSectors;
                            22589 ; 13   |INT     _Y NoOfFATs;
                            22590 ; 14   |INT     _Y MaxRootDirEntries;
                            22591 ; 15   |LONG    _Y TotalSectors;
                            22592 ; 16   |LONG    _Y FATSize;
                            22593 ; 17   |LONG    _Y RootdirCluster;
                            22594 ; 18   |//INT   _Y FSInfoSector;
                            22595 ; 19   |//INT   _Y BkBootSector;
                            22596 ; 20   |LONG    _Y NextFreeCluster;
                            22597 ; 21   |LONG    _Y TotalFreeClusters;
                            22598 ; 22   |INT     _Y RootDirSectors;
                            22599 ; 23   |INT     _Y FIRSTDataSector;
                            22600 ; 24   |INT    _Y FATType;
                            22601 ; 25   |LONG   _Y TotalNoofclusters;
                            22602 ; 26   |INT    _Y ClusterMask;
                            22603 ; 27   |INT    _Y ClusterShift;
                            22604 ; 28   |INT    _Y SectorShift;
                            22605 ; 29   |INT    _Y SectorMask;
                            22606 ; 30   |INT    _Y DevicePresent;
                            22607 ; 31   |LONG   _Y FirRootdirsec;
                            22608 ; 32   |INT             _Y FSInfoSector;
                            22609 ; 33   |}FSMEDIA_TABLE;
                            22610 ; 34   |
                            22611 ; 35   |
                            22612 ; 36   |#define         MAXDEVICES              2
                            22613 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            22614 ; 38   |
                            22615 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            22616 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            22617 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            22618 ; 42   |#define         BOOTSECTOR              0
                            22619 ; 43   |#define     FSINFOSECTOR        1
                            22620 ; 44   |
                            22621 ; 45   |#define     READ_MODE           1
                            22622 ; 46   |#define     WRITE_MODE          2
                            22623 ; 47   |#define     APPEND_MODE         4
                            22624 ; 48   |#define     SEQ_WRITE_MODE      8
                            22625 ; 49   |#define     DIRECTORY_MODE         16
                            22626 ; 50   |#define     CREATE_MODE        32
                            22627 ; 51   |
                            22628 ; 52   |#define     RPLUS               5
                            22629 ; 53   |#define     WPLUS                   6
                            22630 ; 54   |#define     APLUS               7
                            22631 ; 55   |
                            22632 ; 56   |
                            22633 ; 57   |
                            22634 ; 58   |#define     X_MEMORY            0
                            22635 ; 59   |#define     Y_MEMORY            2
                            22636 ; 60   |#define     P_MEMORY            4
                            22637 ; 61   |
                            22638 ; 62   |#define     FAT12               0 
                            22639 ; 63   |#define     FAT16               1   
                            22640 ; 64   |#define     FAT32               2 
                            22641 ; 65   |
                            22642 ; 66   |
                            22643 ; 67   |#define FAT12EOF            0x0FFF
                            22644 ; 68   |#define FAT16EOF            0xFFFF
                            22645 ; 69   |#define FAT32EOF            0x0FFFFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22646 ; 70   |
                            22647 ; 71   |
                            22648 ; 72   |
                            22649 ; 73   |#define FAT12FREECX         0x000
                            22650 ; 74   |#define FAT16FREECX         0x0000
                            22651 ; 75   |#define FAT32FREECX         0x00000000
                            22652 ; 76   |
                            22653 ; 77   |
                            22654 ; 78   |#define  DBCS               1
                            22655 ; 79   |#define  UNICODE            2
                            22656 ; 80   |
                            22657 ; 81   |
                            22658 ; 82   |#define     CREATION_DATE       1
                            22659 ; 83   |#define     CREATION_TIME       2
                            22660 ; 84   |#define     MODIFICATION_DATE   3
                            22661 ; 85   |#define     MODIFICATION_TIME   4
                            22662 ; 86   |
                            22663 ; 87   |
                            22664 ; 88   |#define     READ_ONLY      0X01
                            22665 ; 89   |#define     HIDDEN         0X02
                            22666 ; 90   |#define     SYSTEM         0X04
                            22667 ; 91   |#define     VOLUME_ID      0X08
                            22668 ; 92   |#define     DIRECTORY      0X10
                            22669 ; 93   |#define     ARCHIVE        0X20
                            22670 ; 94   |
                            22671 ; 95   |#define READCOUNTER         105
                            22672 ; 96   |#define WRITECOUNTER        100
                            22673 ; 97   |#define FLUSHCOUNTER        200
                            22674 ; 98   |
                            22675 ; 99   |
                            22676 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            22677 ; 101  |
                            22678 ; 102  |#define  CWD_HANDLE           0
                            22679 ; 103  |#define  DIRECTORY_HANDLE     1
                            22680 ; 104  |#define  FIRST_VALID_HANDLE   2
                            22681 ; 105  |#define  END_OF_DIR_PATH      3
                            22682 ; 106  |
                            22683 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            22684 ; 108  |#define         NORMALTYPE              0
                            22685 ; 109  |#define         FATTYPE                 1
                            22686 ; 110  |#define     RAWTYPE         2
                            22687 ; 111  |
                            22688 ; 112  |#define  SHORTNAMERES_CH      6
                            22689 ; 113  |#define  LONGNAMERES_CH       9
                            22690 ; 114  |#define  MAXFILENAME_CH       260
                            22691 ; 115  |
                            22692 ; 116  |#define VOLUME_TYPE          0
                            22693 ; 117  |#define DIR_TYPE             1
                            22694 ; 118  |#define FILE_TYPE            2
                            22695 ; 119  |                                           
                            22696 ; 120  |#define WRITE_TYPE_RANDOM               0
                            22697 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            22698 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            22699 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            22700 ; 124  |                  
                            22701 ; 125  |
                            22702 ; 126  |#define     HANDLEENTRYSIZE         19
                            22703 ; 127  |
                            22704 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            22705 ; 129  |
                            22706 ; 130  |#define     CACHEDESCRSIZE          8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22707 ; 131  |#define     CACHEBUFSIZE            705
                            22708 ; 132  |
                            22709 ; 133  |#define     UCS2s                     0
                            22710 ; 134  |#define     UCS3s                     1
                            22711 ; 135  |
                            22712 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            22713 ; 137  |
                            22714 ; 138  |#endif // _FS_TYPE_H_
                            22715 ; 139  |
                            22716 
                            22718 
                            22719 ; 4    |#define MAX_FILESNAME   13
                            22720 ; 5    |
                            22721 ; 6    |typedef struct {
                            22722 ; 7    |    INT     gCurrentRecord;
                            22723 ; 8    |    INT     DirAttribute;
                            22724 ; 9    |    _packed char    FileName[9];
                            22725 ; 10   |    _packed char    FileExtension[4];
                            22726 ; 11   |}FILESPEC;
                            22727 ; 12   |
                            22728 ; 13   |typedef struct {
                            22729 ; 14   |    INT attrib;
                            22730 ; 15   |        LONG FileSize;
                            22731 ; 16   |    int  device;
                            22732 ; 17   |    INT startrecord;
                            22733 ; 18   |    _packed char name[MAX_FILESNAME];
                            22734 ; 19   |        LONG Key;
                            22735 ; 20   |}Finddata;
                            22736 ; 21   |#endif
                            22737 ; 22   |
                            22738 
                            22740 
                            22741 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            22742 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            22743 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            22744 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            22745 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            22746 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            22747 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            22748 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            22749 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            22750 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            22751 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            22752 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            22753 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            22754 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            22755 ; 18   |
                            22756 ; 19   |        //      SGTL-HK 27-05-2005
                            22757 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            22758 ; 21   |
                            22759 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            22760 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            22761 ; 24   |
                            22762 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            22763 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            22764 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22765 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            22766 ; 29   |extern INT  FlushCache(void);
                            22767 ; 30   |extern _reentrant INT FsShutDown(void);
                            22768 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            22769 ; 32   |
                            22770 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            22771 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            22772 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            22773 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            22774 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            22775 ; 38   |extern INT FlushCache(void);
                            22776 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            22777 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            22778 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            22779 ; 42   |extern INT FSFATType (INT DeviceNum);
                            22780 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            22781 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            22782 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            22783 ; 46   |
                            22784 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            22785 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            22786 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            22787 
                            22797 
                            22798 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            22799 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            22800 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            22801 ; 53   |
                            22802 ; 54   |
                            22803 ; 55   |
                            22804 ; 56   |
                            22805 ; 57   |typedef struct
                            22806 ; 58   |{
                            22807 ; 59   |
                            22808 ; 60   |INT             Day;
                            22809 ; 61   |INT             Month;
                            22810 ; 62   |INT             Year;
                            22811 ; 63   |}DIR_DATE;
                            22812 ; 64   |
                            22813 ; 65   |
                            22814 ; 66   |typedef struct
                            22815 ; 67   |{
                            22816 ; 68   |
                            22817 ; 69   |INT             Second;
                            22818 ; 70   |INT             Minute;
                            22819 ; 71   |INT             Hour;
                            22820 ; 72   |}DIR_TIME;
                            22821 ; 73   |
                            22822 ; 74   |
                            22823 ; 75   |typedef struct
                            22824 ; 76   |{
                            22825 ; 77   |LONG CurrentOffset;     
                            22826 ; 78   |LONG CurrentCluster;
                            22827 ; 79   |}HANDLECONTEXT;
                            22828 ; 80   |
                            22829 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            22830 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            22831 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22842 
                            22843 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            22844 ; 84   |#endif
                            22845 
                            22847 
                            22848 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            22849 ; 8    |//  Equates
                            22850 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            22851 ; 10   |//Traversal return types
                            22852 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            22853 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            22854 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            22855 ; 14   |
                            22856 ; 15   |#define PLAYSET_MUSIC 0
                            22857 ; 16   |#define PLAYSET_VOICE 1
                            22858 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            22859 ; 18   |#define PLAYSET_FAVORITES 3
                            22860 ; 19   |
                            22861 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            22862 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            22863 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            22864 ; 23   |
                            22865 ; 24   |#define SELECT_TRACKS   0
                            22866 ; 25   |#define ORDER_TRACKS    1
                            22867 ; 26   |#define BUILD_FILE_LINKS        2
                            22868 ; 27   |#define RESTORE_BOOKMARK 3
                            22869 ; 28   |        //      SGTL-HK 28-10-2004
                            22870 ; 29   |#define BUILD_DIR_LINKS         4
                            22871 ; 30   |
                            22872 ; 31   |
                            22873 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            22874 ; 33   |
                            22875 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            22876 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            22877 ; 36   |
                            22878 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            22879 ; 38   |
                            22880 ; 39   |#define TYPE_DIR 0
                            22881 ; 40   |#define TYPE_FILE 1
                            22882 ; 41   |
                            22883 ; 42   |#define IS_TRASH        0
                            22884 ; 43   |#define IS_VOICE_DIR 1
                            22885 ; 44   |#define IS_VALID_AUDIO 2
                            22886 ; 45   |#define IS_VOICE_FILE  3
                            22887 ; 46   |
                            22888 ; 47   |//List containing audio file extensions
                            22889 ; 48   |#define WMA_FILE_EXT     0x414D57
                            22890 ; 49   |#define MP3_FILE_EXT     0x33504d
                            22891 ; 50   |#define WAV_FILE_EXT     0x564157
                            22892 ; 51   |#define MP4_FILE_EXT     0x34504d
                            22893 ; 52   |#define M4A_FILE_EXT     0x41344d
                            22894 ; 53   |#define ASF_FILE_EXT     0x465341
                            22895 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            22896 ; 55   |#define JPG_FILE_EXT     0x47504a
                            22897 ; 56   |#define BMP_FILE_EXT     0x504d42
                            22898 ; 57   |#define SMV_FILE_EXT     0x564d53
                            22899 ; 58   |
                            22900 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            22901 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            22902 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            22903 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22904 ; 63   |
                            22905 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            22906 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            22907 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            22908 ; 67   |
                            22909 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            22910 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            22911 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            22912 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            22913 ; 72   |
                            22914 ; 73   |#define NAME_SFN        0
                            22915 ; 74   |#define NAME_LFN        1
                            22916 ; 75   |//Error code for unsupported file Names or Extensions
                            22917 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            22918 ; 77   |
                            22919 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            22920 ; 79   |
                            22921 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            22922 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            22923 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            22924 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            22925 ; 84   |
                            22926 ; 85   |extern int g_iPlaylistRepeat;
                            22927 ; 86   |extern int g_bPlaylistShuffle;
                            22928 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            22929 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            22930 ; 89   |extern BOOL g_Rebuild;
                            22931 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            22932 ; 91   |extern INT  g_file_time;
                            22933 ; 92   |extern INT  g_unicode;
                            22934 ; 93   |extern DWORD    g_dwFastKey;
                            22935 ; 94   |extern INT  g_iRecordNum;
                            22936 ; 95   |extern DWORD    g_FileKey;
                            22937 ; 96   |extern DIR_DATE g_dirdate;
                            22938 ; 97   |extern DIR_TIME g_dirtime;
                            22939 ; 98   |extern INT  *pHighestNumber;
                            22940 ; 99   |extern INT  g_iHighestVoiceNumber;
                            22941 ; 100  |extern INT  g_iHighestFMNumber;
                            22942 ; 101  |extern INT  g_iHighestLineNumber;
                            22943 ; 102  |
                            22944 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            22945 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            22946 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            22947 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            22948 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            22949 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            22950 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            22951 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            22952 ; 111  |
                            22953 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            22954 ; 113  |/////playlist3 helper functions
                            22955 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            22956 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            22957 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            22958 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            22959 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            22960 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            22961 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            22962 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22963 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            22964 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            22965 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            22966 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            22967 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            22968 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            22969 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            22970 ; 129  |
                            22971 ; 130  |DWORD GetDclkCount(void);
                            22972 ; 131  |
                            22973 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            22974 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            22975 ; 134  |
                            22976 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            22977 ; 136  |_reentrant void BuildFMFilePath(void);
                            22978 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            22979 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            22980 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            22981 ; 140  |#endif
                            22982 
                            22984 
                            22985 ; 30   |#include  "playerstatemachine.h"
                            22986 
                            22988 
                            22989 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                            22990 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                            22991 ; 3    |
                            22992 ; 4    |#ifdef USE_PLAYLIST3
                            22993 ; 5    |#include "musiclib_ghdr.h"
                            22994 
                            22996 
                            22997 ; 1    |#ifndef MUSICLIB_GHDR_H
                            22998 ; 2    |#define MUSICLIB_GHDR_H
                            22999 ; 3    |
                            23000 ; 4    |#ifdef __cplusplus
                            23001 ; 5    |extern "C" {
                            23002 ; 6    |#endif
                            23003 ; 7    |
                            23004 ; 8    |/*========================================================================================
                                  ==========
                            23005 ; 9    |
                            23006 ; 10   |                                        General Description
                            23007 ; 11   |
                            23008 ; 12   |==========================================================================================
                                  ==========
                            23009 ; 13   |
                            23010 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            23011 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            23012 ; 16   |
                            23013 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            23014 ; 18   |
                            23015 ; 19   |PRODUCT NAMES: All
                            23016 ; 20   |
                            23017 ; 21   |GENERAL DESCRIPTION:
                            23018 ; 22   |
                            23019 ; 23   |    General description of this grouping of functions.
                            23020 ; 24   |
                            23021 ; 25   |Portability: All
                            23022 ; 26   |
                            23023 ; 27   |
                            23024 ; 28   |Revision History:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23025 ; 29   |
                            23026 ; 30   |                         Modification        Tracking
                            23027 ; 31   |Author                       Date             Number           Description of Changes
                            23028 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            23029 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            23030 ; 34   |
                            23031 ; 35   |
                            23032 ; 36   |==========================================================================================
                                  ==========
                            23033 ; 37   |                                            DESCRIPTION
                            23034 ; 38   |==========================================================================================
                                  ==========
                            23035 ; 39   |
                            23036 ; 40   |GLOBAL FUNCTIONS:
                            23037 ; 41   |    MF_global_func_name()
                            23038 ; 42   |
                            23039 ; 43   |TRACEABILITY MATRIX:
                            23040 ; 44   |    None
                            23041 ; 45   |
                            23042 ; 46   |==========================================================================================
                                  ========*/
                            23043 ; 47   |
                            23044 ; 48   |/*========================================================================================
                                  ==========
                            23045 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            23046 ; 50   |==========================================================================================
                                  ========*/
                            23047 ; 51   |#ifdef WIN32
                            23048 ; 52   |#define _PC_SIMULATION_
                            23049 ; 53   |#else
                            23050 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            23051 ; 55   |#endif  // WIN32
                            23052 ; 56   |
                            23053 ; 57   |#if 1
                            23054 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            23055 ; 59   |#endif
                            23056 ; 60   |
                            23057 ; 61   |#if 1
                            23058 ; 62   |#define _AUDIBLE_       /* install audible list */
                            23059 ; 63   |#endif
                            23060 ; 64   |
                            23061 ; 65   |#if 1
                            23062 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            23063 ; 67   |#endif
                            23064 ; 68   |
                            23065 ; 69   |#ifdef PL3_FB
                            23066 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            23067 ; 71   |#endif
                            23068 ; 72   |
                            23069 ; 73   |#if 1
                            23070 ; 74   |#define _SUPPORT_2000_SONGS_
                            23071 ; 75   |#endif
                            23072 ; 76   |
                            23073 ; 77   |/*========================================================================================
                                  ==========
                            23074 ; 78   |                                           INCLUDE FILES
                            23075 ; 79   |==========================================================================================
                                  ========*/
                            23076 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23077 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            23078 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            23079 ; 83   |#define OEM_SEEK_END    SEEK_END
                            23080 ; 84   |#else
                            23081 ; 85   |#define _X
                            23082 ; 86   |#define _Y
                            23083 ; 87   |#define _packed
                            23084 ; 88   |
                            23085 ; 89   |#define _asmfunc
                            23086 ; 90   |#define _reentrant
                            23087 ; 91   |
                            23088 ; 92   |#define OEM_SEEK_CUR    1
                            23089 ; 93   |#define OEM_SEEK_SET    0
                            23090 ; 94   |#define OEM_SEEK_END    2
                            23091 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            23092 ; 96   |
                            23093 ; 97   |#include "types.h"
                            23094 ; 98   |#include "exec.h"
                            23095 ; 99   |#include "messages.h"
                            23096 ; 100  |#include "project.h"
                            23097 ; 101  |
                            23098 ; 102  |/*========================================================================================
                                  ==========
                            23099 ; 103  |                                             CONSTANTS
                            23100 ; 104  |==========================================================================================
                                  ========*/
                            23101 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            23102 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            23103 ; 107  |Artistname                              1:0
                            23104 ; 108  |Albumname                               3:2
                            23105 ; 109  |Genrename                               5:4
                            23106 ; 110  |Songname                                7:6
                            23107 ; 111  |----------------------------------------------------------
                            23108 ; 112  |    Value (2 bits)                      Meanings
                            23109 ; 113  |    0                                   RAW and All ASCII
                            23110 ; 114  |    1                                   Uni-code
                            23111 ; 115  |    2                                   Mixed, non-unicode
                            23112 ; 116  |
                            23113 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            23114 ; 118  |*/
                            23115 ; 119  |#define BITMASK_ARTIST  (0x03)
                            23116 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            23117 ; 121  |#define BITMASK_GENRE   (0x30)
                            23118 ; 122  |#define BITMASK_SONG    (0xC0)
                            23119 ; 123  |
                            23120 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            23121 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            23122 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            23123 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            23124 ; 128  |
                            23125 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            23126 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            23127 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            23128 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            23129 ; 133  |
                            23130 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            23131 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            23132 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            23133 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            23134 ; 138  |
                            23135 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            23136 ; 140  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23137 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            23138 ; 142  |
                            23139 ; 143  |#define INDEX_EOF       0xFFF
                            23140 ; 144  |#ifdef _FOLDER_BROWSE_
                            23141 ; 145  |#define INDEX_ROOT  0xffe
                            23142 ; 146  |#define UNKNOWN_RECORD  0xfff
                            23143 ; 147  |#endif  // _FOLDER_BROWSE_
                            23144 ; 148  |
                            23145 ; 149  |/* Constant for item_type */
                            23146 ; 150  |#define         ITEM_ARTIST                     0
                            23147 ; 151  |#define         ITEM_ALBUM                      1
                            23148 ; 152  |#define         ITEM_GENRE                      2
                            23149 ; 153  |#define         ITEM_TRACK                      3
                            23150 ; 154  |#define         ITEM_YEAR                       4
                            23151 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            23152 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            23153 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            23154 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            23155 ; 159  |#ifdef _NEWMUSIC_
                            23156 ; 160  |#define         ITEM_1DAY                       10
                            23157 ; 161  |#define         ITEM_1WEEK                      11
                            23158 ; 162  |#define         ITEM_1MONTH                     12
                            23159 ; 163  |#endif
                            23160 ; 164  |#ifdef _AUDIBLE_
                            23161 ; 165  |#define         ITEM_AUDIBLE            13
                            23162 ; 166  |#endif
                            23163 ; 167  |#define         ITEM_ON_THE_GO          14
                            23164 ; 168  |
                            23165 ; 169  |#define         ITEM_VOICE                      15
                            23166 ; 170  |#define         ITEM_FMREC                      16
                            23167 ; 171  |#define         ITEM_PHOTO                      17
                            23168 ; 172  |#ifdef _FOLDER_BROWSE_
                            23169 ; 173  |#define         ITEM_INTERNAL           18
                            23170 ; 174  |#define         ITEM_EXTERNAL       19
                            23171 ; 175  |#endif  // _FOLDER_BROWSE_
                            23172 ; 176  |#define     ITEM_UNKNOWN        0xff
                            23173 ; 177  |
                            23174 ; 178  |/*
                            23175 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            23176 ; 180  |option input.
                            23177 ; 181  |*/
                            23178 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            23179 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            23180 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            23181 ; 185  |#ifdef _FOLDER_BROWSE_
                            23182 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            23183 ; 187  |#endif  // _FOLDER_BROWSE_
                            23184 ; 188  |
                            23185 ; 189  |/* Constant for key action */
                            23186 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            23187 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            23188 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            23189 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            23190 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            23191 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            23192 ; 196  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23193 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            23194 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            23195 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            23196 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            23197 ; 201  |
                            23198 ; 202  |#define         NO_SD                                   0
                            23199 ; 203  |#define         HAS_SD                                  1
                            23200 ; 204  |
                            23201 ; 205  |#define         PLAY_NORMAL                             0
                            23202 ; 206  |#define         PLAY_SHUFFLE                    1
                            23203 ; 207  |
                            23204 ; 208  |#define     PLAY_REPEAT_OFF         0
                            23205 ; 209  |#define     PLAY_REPEAT_ON          1
                            23206 ; 210  |
                            23207 ; 211  |#define     PLAY_SELECT_FLASH       0
                            23208 ; 212  |#define     PLAY_SELECT_SD          1
                            23209 ; 213  |
                            23210 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            23211 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            23212 ; 216  |
                            23213 ; 217  |#define         ON_THE_GO_EXIST                 0
                            23214 ; 218  |#define         ON_THE_GO_FULL                  1
                            23215 ; 219  |#define         ON_THE_GO_FREE                  2
                            23216 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            23217 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            23218 ; 222  |
                            23219 ; 223  |#define         REC_VOICE_TYPE                  0
                            23220 ; 224  |#define         REC_FMREC_TYPE                  1
                            23221 ; 225  |#define         REC_PHOTO_TYPE                  2
                            23222 ; 226  |#define         VOICE_FILE_ADD                  0
                            23223 ; 227  |#define         VOICE_FILE_DEL                  1
                            23224 ; 228  |
                            23225 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            23226 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            23227 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            23228 ; 232  |flash or external SD card */
                            23229 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            23230 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            23231 ; 235  |#else
                            23232 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            23233 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            23234 ; 238  |
                            23235 ; 239  |/* number of byte in one DSP word */
                            23236 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            23237 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            23238 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            23239 ; 243  |are 10 level directory structure */
                            23240 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            23241 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            23242 ; 246  |
                            23243 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            23244 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            23245 ; 249  |/* number of songs in each new music list */
                            23246 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            23247 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            23248 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            23249 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            23250 ; 254  |/* number of songs in the on-the-fly list */
                            23251 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            23252 ; 256  |/* number of files audible list */
                            23253 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            23254 ; 258  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23255 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            23256 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            23257 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            23258 ; 262  |
                            23259 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            23260 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            23261 ; 265  |#ifdef _FOLDER_BROWSE_
                            23262 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            23263 ; 267  |#else
                            23264 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            23265 ; 269  |#endif  // _FOLDER_BROWSE_
                            23266 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            23267 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            23268 ; 272  |
                            23269 ; 273  |#ifndef _MAX_DIR_DEPTH
                            23270 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            23271 ; 275  |#endif  // _MAX_DIR_DEPTH
                            23272 ; 276  |
                            23273 ; 277  |/*========================================================================================
                                  ==========*/
                            23274 ; 278  |
                            23275 ; 279  |
                            23276 ; 280  |/*========================================================================================
                                  ==========
                            23277 ; 281  |                                               MACROS
                            23278 ; 282  |==========================================================================================
                                  ========*/
                            23279 ; 283  |
                            23280 ; 284  |/*========================================================================================
                                  ==========
                            23281 ; 285  |                                               ENUMS
                            23282 ; 286  |==========================================================================================
                                  ========*/
                            23283 ; 287  |#define NUM_OF_MEDIA                            (2)
                            23284 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            23285 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            23286 ; 290  |/*========================================================================================
                                  ==========
                            23287 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            23288 ; 292  |==========================================================================================
                                  ========*/
                            23289 ; 293  |
                            23290 ; 294  |typedef char    int8;
                            23291 ; 295  |typedef short   int16;
                            23292 ; 296  |typedef int     int24;
                            23293 ; 297  |typedef long    int32;
                            23294 ; 298  |
                            23295 ; 299  |typedef int     intx;
                            23296 ; 300  |
                            23297 ; 301  |typedef unsigned char   uint8;
                            23298 ; 302  |typedef unsigned short  uint16;
                            23299 ; 303  |typedef unsigned int    uint24;
                            23300 ; 304  |typedef unsigned long   uint32;
                            23301 ; 305  |
                            23302 ; 306  |/*
                            23303 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            23304 ; 308  |artist_name[] = Unknown; unicode = 0x01;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23305 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            23306 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            23307 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            23308 ; 312  |*/
                            23309 ; 313  |/*
                            23310 ; 314  |path_name[] _must_have_data_:
                            23311 ; 315  |path_name[] = (Max. 120 Characters);
                            23312 ; 316  |year range:
                            23313 ; 317  |year = 0x000000-0xFFFFFF;
                            23314 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            23315 ; 319  |Unknown track number:
                            23316 ; 320  |track_number = 0x7FFFFF;
                            23317 ; 321  |unicode refer to above #define BITMASK_*
                            23318 ; 322  |*/
                            23319 ; 323  |/*
                            23320 ; 324  |Interface of UI and Music Library
                            23321 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            23322 ; 326  |
                            23323 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            23324 ; 328  |
                            23325 ; 329  |3) UI to Music Library variable passing length definition:
                            23326 ; 330  |        All ASCII Characters:
                            23327 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            23328 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            23329 ; 333  |        Unicode Characters:
                            23330 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            23331 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            23332 ; 336  |
                            23333 ; 337  |4) UI input data to Music Library in two formats.
                            23334 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            23335 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            23336 ; 340  |
                            23337 ; 341  |5) UI calling function:
                            23338 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            23339 ; 343  |        int16 option definition:
                            23340 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            23341 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            23342 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            23343 ; 347  |
                            23344 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            23345 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            23346 ; 350  |
                            23347 ; 351  |6) Modification Date:
                            23348 ; 352  |        uint24 g_file_time:
                            23349 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            23350 ; 354  |*/
                            23351 ; 355  |
                            23352 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            23353 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            23354 ; 358  |typedef struct _ram_song_info {
                            23355 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23356 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23357 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23358 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23359 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23360 ; 364  |    uint32 g_songFastKey;
                            23361 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23362 ; 366  |        uint24 year;
                            23363 ; 367  |        uint24 track_number;
                            23364 ; 368  |        uint8 unicode;
                            23365 ; 369  |} RAM_SONG_INFO_T;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23366 ; 370  |
                            23367 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            23368 ; 372  |typedef struct _flash_group_name {
                            23369 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23370 ; 374  |        uint8 unicode;
                            23371 ; 375  |} FLASH_GROUP_NAME_T;
                            23372 ; 376  |
                            23373 ; 377  |// struct to store directories information passed from UI
                            23374 ; 378  |#ifdef _FOLDER_BROWSE_
                            23375 ; 379  |typedef struct _ml_DirInfo {
                            23376 ; 380  |        uint24  u8Unicode : 8;
                            23377 ; 381  |        uint24  u12DirDepth : 12;
                            23378 ; 382  |        uint24  u4Added : 4;            
                            23379 ; 383  |        INT     iDirRecord;
                            23380 ; 384  |        DWORD   dwFastKey;
                            23381 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23382 ; 386  |} ML_DIRINFO_T;
                            23383 ; 387  |#endif  // _FOLDER_BROWSE_
                            23384 ; 388  |
                            23385 ; 389  |/*========================================================================================
                                  ==========
                            23386 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            23387 ; 391  |==========================================================================================
                                  ========*/
                            23388 ; 392  |extern uint24   IsPlayOnTheGo;
                            23389 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            23390 ; 394  |extern uint24   merge_id_list_flash[];
                            23391 ; 395  |extern uint24   merge_id_list_sd[];
                            23392 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            23393 ; 397  |#ifdef _FOLDER_BROWSE_
                            23394 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            23395 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23396 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            23397 ; 401  |#endif  // _FOLDER_BROWSE_
                            23398 ; 402  |extern INT _X    *sec_temp_buf_X;
                            23399 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            23400 ; 404  |
                            23401 ; 405  |/*========================================================================================
                                  ==========
                            23402 ; 406  |                                        FUNCTION PROTOTYPES
                            23403 ; 407  |==========================================================================================
                                  ========*/
                            23404 ; 408  |
                            23405 ; 409  |///////////////////////////////////////////////////////////////////////
                            23406 ; 410  |//! \brief
                            23407 ; 411  |//!
                            23408 ; 412  |//! \fntype Function
                            23409 ; 413  |//!
                            23410 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            23411 ; 415  |//! Call only once before inserting items. Call once for each media.
                            23412 ; 416  |//!
                            23413 ; 417  |//! \param[in]  none
                            23414 ; 418  |//!
                            23415 ; 419  |//! \return
                            23416 ; 420  |//!
                            23417 ; 421  |///////////////////////////////////////////////////////////////////////
                            23418 ; 422  |void ML_InitLibraryParameter(void);
                            23419 ; 423  |
                            23420 ; 424  |///////////////////////////////////////////////////////////////////////
                            23421 ; 425  |//! \brief
                            23422 ; 426  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23423 ; 427  |//! \fntype Function
                            23424 ; 428  |//!
                            23425 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            23426 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            23427 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            23428 ; 432  |//! the song information is recorded in music library.
                            23429 ; 433  |//!
                            23430 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23431 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            23432 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            23433 ; 437  |//!
                            23434 ; 438  |//! \return
                            23435 ; 439  |//!
                            23436 ; 440  |///////////////////////////////////////////////////////////////////////
                            23437 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            23438 ; 442  |
                            23439 ; 443  |///////////////////////////////////////////////////////////////////////
                            23440 ; 444  |//! \brief
                            23441 ; 445  |//!
                            23442 ; 446  |//! \fntype Function
                            23443 ; 447  |//!
                            23444 ; 448  |//! \param[in]
                            23445 ; 449  |//!
                            23446 ; 450  |//! \return
                            23447 ; 451  |//!
                            23448 ; 452  |///////////////////////////////////////////////////////////////////////
                            23449 ; 453  |#ifdef _FOLDER_BROWSE_
                            23450 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            23451 ; 455  |#endif  // _FOLDER_BROWSE_
                            23452 ; 456  |
                            23453 ; 457  |///////////////////////////////////////////////////////////////////////
                            23454 ; 458  |//! \brief
                            23455 ; 459  |//!
                            23456 ; 460  |//! \fntype Function
                            23457 ; 461  |//!
                            23458 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            23459 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            23460 ; 464  |//! music library for that particular media.
                            23461 ; 465  |//!
                            23462 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23463 ; 467  |//!
                            23464 ; 468  |//! \return
                            23465 ; 469  |//!
                            23466 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            23467 ; 471  |//!         function.
                            23468 ; 472  |///////////////////////////////////////////////////////////////////////
                            23469 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            23470 ; 474  |
                            23471 ; 475  |///////////////////////////////////////////////////////////////////////
                            23472 ; 476  |//! \brief
                            23473 ; 477  |//!
                            23474 ; 478  |//! \fntype Function
                            23475 ; 479  |//!
                            23476 ; 480  |//! \param[in]
                            23477 ; 481  |//!
                            23478 ; 482  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23479 ; 483  |//!
                            23480 ; 484  |///////////////////////////////////////////////////////////////////////
                            23481 ; 485  |#ifdef _NEWMUSIC_
                            23482 ; 486  |void ML_UpdateNewMusic(void);
                            23483 ; 487  |#endif
                            23484 ; 488  |
                            23485 ; 489  |///////////////////////////////////////////////////////////////////////
                            23486 ; 490  |//! \brief
                            23487 ; 491  |//!
                            23488 ; 492  |//! \fntype Function
                            23489 ; 493  |//!
                            23490 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            23491 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            23492 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            23493 ; 497  |//!
                            23494 ; 498  |//! \param[in]  none
                            23495 ; 499  |//!
                            23496 ; 500  |//! \return
                            23497 ; 501  |//!
                            23498 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23499 ; 503  |//!         must be called before calling any other music library functions.
                            23500 ; 504  |///////////////////////////////////////////////////////////////////////
                            23501 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            23502 ; 506  |
                            23503 ; 507  |///////////////////////////////////////////////////////////////////////
                            23504 ; 508  |//! \brief
                            23505 ; 509  |//!
                            23506 ; 510  |//! \fntype Function
                            23507 ; 511  |//!
                            23508 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            23509 ; 513  |//! library operation.
                            23510 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            23511 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            23512 ; 516  |//! music.sec file do not exist.
                            23513 ; 517  |//!
                            23514 ; 518  |//! \param[in]  none
                            23515 ; 519  |//!
                            23516 ; 520  |//! \return
                            23517 ; 521  |//!
                            23518 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23519 ; 523  |//!         must be called before calling any other music library functions.
                            23520 ; 524  |///////////////////////////////////////////////////////////////////////
                            23521 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            23522 ; 526  |
                            23523 ; 527  |///////////////////////////////////////////////////////////////////////
                            23524 ; 528  |//! \brief
                            23525 ; 529  |//!
                            23526 ; 530  |//! \fntype Function
                            23527 ; 531  |//!
                            23528 ; 532  |//! Preload the list, prepare for renew.
                            23529 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            23530 ; 534  |//! structure in RAM.
                            23531 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            23532 ; 536  |//! in RAM.
                            23533 ; 537  |//!
                            23534 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            23535 ; 539  |//!
                            23536 ; 540  |//! \return
                            23537 ; 541  |//!
                            23538 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            23539 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23540 ; 544  |///////////////////////////////////////////////////////////////////////
                            23541 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            23542 ; 546  |
                            23543 ; 547  |///////////////////////////////////////////////////////////////////////
                            23544 ; 548  |//! \brief
                            23545 ; 549  |//!
                            23546 ; 550  |//! \fntype Function
                            23547 ; 551  |//!
                            23548 ; 552  |//! Save the list to flash memory.
                            23549 ; 553  |//!
                            23550 ; 554  |//! \param[in]
                            23551 ; 555  |//!
                            23552 ; 556  |//! \return
                            23553 ; 557  |//!
                            23554 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            23555 ; 559  |//!         changed by the user.
                            23556 ; 560  |///////////////////////////////////////////////////////////////////////
                            23557 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            23558 ; 562  |
                            23559 ; 563  |///////////////////////////////////////////////////////////////////////
                            23560 ; 564  |//! \brief
                            23561 ; 565  |//!
                            23562 ; 566  |//! \fntype Function
                            23563 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            23564 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            23565 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            23566 ; 570  |//! Otherwise the song is deleted.
                            23567 ; 571  |//!
                            23568 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23569 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            23570 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            23571 ; 575  |//!
                            23572 ; 576  |//! \return
                            23573 ; 577  |//!
                            23574 ; 578  |///////////////////////////////////////////////////////////////////////
                            23575 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            23576 ; 580  |
                            23577 ; 581  |///////////////////////////////////////////////////////////////////////
                            23578 ; 582  |//! \brief
                            23579 ; 583  |//!
                            23580 ; 584  |//! \fntype Function
                            23581 ; 585  |//!
                            23582 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            23583 ; 587  |//! in the ML_UpdateOnTheGo().
                            23584 ; 588  |//!
                            23585 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23586 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            23587 ; 591  |//!
                            23588 ; 592  |//! \return
                            23589 ; 593  |//!
                            23590 ; 594  |///////////////////////////////////////////////////////////////////////
                            23591 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            23592 ; 596  |
                            23593 ; 597  |///////////////////////////////////////////////////////////////////////
                            23594 ; 598  |//! \brief
                            23595 ; 599  |//!
                            23596 ; 600  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23597 ; 601  |//!
                            23598 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            23599 ; 603  |//!
                            23600 ; 604  |//! \param[in]  none
                            23601 ; 605  |//!
                            23602 ; 606  |//! \return
                            23603 ; 607  |//!
                            23604 ; 608  |///////////////////////////////////////////////////////////////////////
                            23605 ; 609  |void ML_UpdateOnTheGo(void);
                            23606 ; 610  |
                            23607 ; 611  |///////////////////////////////////////////////////////////////////////
                            23608 ; 612  |//! \brief
                            23609 ; 613  |//!
                            23610 ; 614  |//! \fntype Function
                            23611 ; 615  |//!
                            23612 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            23613 ; 617  |//! Call only once before inserting items. Call once for each media.
                            23614 ; 618  |//!
                            23615 ; 619  |//! \param[in]  none
                            23616 ; 620  |//!
                            23617 ; 621  |//! \return
                            23618 ; 622  |//!
                            23619 ; 623  |///////////////////////////////////////////////////////////////////////
                            23620 ; 624  |void ML_InitVoiceParameter(void);
                            23621 ; 625  |
                            23622 ; 626  |///////////////////////////////////////////////////////////////////////
                            23623 ; 627  |//! \brief
                            23624 ; 628  |//!
                            23625 ; 629  |//! \fntype Function
                            23626 ; 630  |//!
                            23627 ; 631  |//! \param[in]
                            23628 ; 632  |//!
                            23629 ; 633  |//! \return
                            23630 ; 634  |//!
                            23631 ; 635  |///////////////////////////////////////////////////////////////////////
                            23632 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            23633 ; 637  |
                            23634 ; 638  |///////////////////////////////////////////////////////////////////////
                            23635 ; 639  |//! \brief
                            23636 ; 640  |//!
                            23637 ; 641  |//! \fntype Function
                            23638 ; 642  |//!
                            23639 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            23640 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            23641 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            23642 ; 646  |//!
                            23643 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23644 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            23645 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            23646 ; 650  |//!
                            23647 ; 651  |//! \return
                            23648 ; 652  |//!
                            23649 ; 653  |///////////////////////////////////////////////////////////////////////
                            23650 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            23651 ; 655  |
                            23652 ; 656  |///////////////////////////////////////////////////////////////////////
                            23653 ; 657  |//! \brief
                            23654 ; 658  |//!
                            23655 ; 659  |//! \fntype Function
                            23656 ; 660  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23657 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            23658 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            23659 ; 663  |//! of music library for that particular media.
                            23660 ; 664  |//!
                            23661 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23662 ; 666  |//!
                            23663 ; 667  |//! \return
                            23664 ; 668  |//!
                            23665 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            23666 ; 670  |//!         function.
                            23667 ; 671  |///////////////////////////////////////////////////////////////////////
                            23668 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            23669 ; 673  |
                            23670 ; 674  |///////////////////////////////////////////////////////////////////////
                            23671 ; 675  |//! \brief
                            23672 ; 676  |//!
                            23673 ; 677  |//! \fntype Function
                            23674 ; 678  |//!
                            23675 ; 679  |//! Called by UI, the merge the music library tables album,
                            23676 ; 680  |//! artist, genre, song and year.
                            23677 ; 681  |//!
                            23678 ; 682  |//! \param[in]  none
                            23679 ; 683  |//!
                            23680 ; 684  |//! \return
                            23681 ; 685  |//!
                            23682 ; 686  |///////////////////////////////////////////////////////////////////////
                            23683 ; 687  |void ML_MergeLibraryTables(void);
                            23684 ; 688  |
                            23685 ; 689  |///////////////////////////////////////////////////////////////////////
                            23686 ; 690  |//! \brief
                            23687 ; 691  |//!
                            23688 ; 692  |//! \fntype Function
                            23689 ; 693  |//!
                            23690 ; 694  |//! Called by UI, the merge the music library tables album,
                            23691 ; 695  |//! artist, genre, song and year.
                            23692 ; 696  |//!
                            23693 ; 697  |//! \param[in]  none
                            23694 ; 698  |//!
                            23695 ; 699  |//! \return
                            23696 ; 700  |//!
                            23697 ; 701  |///////////////////////////////////////////////////////////////////////
                            23698 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23699 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23700 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            23701 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            23702 ; 706  |
                            23703 ; 707  |///////////////////////////////////////////////////////////////////////
                            23704 ; 708  |//! \brief
                            23705 ; 709  |//!
                            23706 ; 710  |//! \fntype Function
                            23707 ; 711  |//!
                            23708 ; 712  |//! \param[in]
                            23709 ; 713  |//!
                            23710 ; 714  |//! \return
                            23711 ; 715  |//!
                            23712 ; 716  |///////////////////////////////////////////////////////////////////////
                            23713 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            23714 ; 718  |
                            23715 ; 719  |/*========================================================================================
                                  ========*/
                            23716 ; 720  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23717 ; 721  |// Siukoon 2005-02-28
                            23718 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            23719 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            23720 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23721 ; 725  |#else
                            23722 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23723 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            23724 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            23725 ; 729  |#define WORD_PER_SECTOR             (171)
                            23726 ; 730  |#define BYTE_PER_SECTOR             (512)
                            23727 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            23728 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            23729 ; 733  |
                            23730 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            23731 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            23732 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            23733 ; 737  |
                            23734 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            23735 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            23736 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            23737 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            23738 ; 742  |
                            23739 ; 743  |/////////////////////
                            23740 ; 744  |
                            23741 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            23742 ; 746  |
                            23743 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            23744 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            23745 ; 749  |#else
                            23746 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            23747 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            23748 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            23749 ; 753  |
                            23750 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            23751 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            23752 ; 756  |
                            23753 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            23754 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            23755 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            23756 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            23757 ; 761  |#else
                            23758 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            23759 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            23760 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            23761 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            23762 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            23763 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            23764 ; 768  |
                            23765 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            23766 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            23767 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            23768 ; 772  |#else
                            23769 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            23770 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            23771 ; 775  |
                            23772 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23773 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            23774 ; 778  |
                            23775 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            23776 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            23777 ; 781  |
                            23778 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            23779 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            23780 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            23781 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            23782 ; 786  |#else
                            23783 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            23784 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            23785 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            23786 ; 790  |
                            23787 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            23788 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            23789 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            23790 ; 794  |#else
                            23791 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            23792 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            23793 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            23794 ; 798  |
                            23795 ; 799  |#ifdef __cplusplus
                            23796 ; 800  |}
                            23797 ; 801  |#endif
                            23798 ; 802  |
                            23799 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            23800 
                            23802 
                            23803 ; 6    |#endif  // USE_PLAYLIST3
                            23804 ; 7    |
                            23805 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            23806 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            23807 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            23808 ; 11   |#endif
                            23809 ; 12   |
                            23810 ; 13   |//These are in the DecoderSR/DecoderCSR
                            23811 ; 14   |#define DECODER_VBRFlag         1<<1
                            23812 ; 15   |#define DECODER_PAUSED          1<<5
                            23813 ; 16   |#define DECODER_STOPPED         1<<6
                            23814 ; 17   |#define DECODER_SYNCED          1<<10
                            23815 ; 18   |#define DECODER_PLAYING         1<<12
                            23816 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            23817 ; 20   |#define DECODER_SONG_INFO       1<<15
                            23818 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            23819 ; 22   |#define DECODER_A_SET           1<<18
                            23820 ; 23   |#define DECODER_B_SET           1<<19
                            23821 ; 24   |#define DECODER_BAD_FILE        1<<21
                            23822 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            23823 ; 26   |
                            23824 ; 27   |#define SEEK_NONE 0
                            23825 ; 28   |#define SEEK_FFWD 1
                            23826 ; 29   |#define SEEK_RWND -1
                            23827 ; 30   |
                            23828 ; 31   |extern _X int g_iSeeking;
                            23829 ; 32   |extern _X INT g_iPlayerState;
                            23830 ; 33   |
                            23831 ; 34   |#ifdef USE_PLAYLIST3
                            23832 ; 35   |extern BOOL bSystemInit;
                            23833 ; 36   |extern uint24   g_is_SD_inserted;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23834 ; 37   |extern BOOL bResume;
                            23835 ; 38   |#endif  // USE_PLAYLIST3
                            23836 ; 39   |
                            23837 ; 40   |#ifdef USE_PLAYLIST3
                            23838 ; 41   |void _reentrant ML_browsing_app_init(void);
                            23839 ; 42   |#endif  // USE_PLAYLIST3
                            23840 ; 43   |
                            23841 ; 44   |#endif
                            23842 
                            23844 
                            23845 ; 31   |#else
                            23846 ; 32   |#ifdef   USE_PLAYLIST5
                            23847 ; 33   |#include  "playlist5.h"
                            23848 ; 34   |#endif
                            23849 ; 35   |#endif
                            23850 ; 36   |#endif
                            23851 ; 37   |#endif
                            23852 ; 38   |#include "stringlib.h"
                            23853 
                            23855 
                            23856 ; 1    |#ifndef STRINGLIB_H
                            23857 ; 2    |#define STRINGLIB_H
                            23858 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                            23859 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            23860 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                            23861 ; 6    |
                            23862 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            23863 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            23864 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            23865 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            23866 ; 11   |
                            23867 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            23868 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            23869 ; 14   |
                            23870 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            23871 ; 16   |
                            23872 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                            23873 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
                            23874 ; 19   |
                            23875 ; 20   |
                            23876 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                            23877 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            23878 ; 23   |
                            23879 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                            23880 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            23881 ; 26   |
                            23882 ; 27   |
                            23883 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            23884 ; 29   |
                            23885 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            23886 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            23887 ; 32   |
                            23888 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            23889 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            23890 ; 35   |
                            23891 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            23892 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23893 ; 38   |
                            23894 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            23895 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            23896 ; 41   |
                            23897 ; 42   |#endif
                            23898 
                            23900 
                            23901 ; 39   |#include "display.h"
                            23902 
                            23904 
                            23905 ; 1    |#ifndef _DISPLAY_H
                            23906 ; 2    |#define _DISPLAY_H
                            23907 ; 3    |
                            23908 ; 4    |//Display bits
                            23909 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                            23910 ; 6    |
                            23911 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
                            23912 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                            23913 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                            23914 ; 10   |
                            23915 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                            23916 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                            23917 ; 13   |//things that are specific for that menu.
                            23918 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                            23919 ; 15   |
                            23920 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                            23921 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                            23922 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                            23923 ; 19   |
                            23924 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                            23925 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                            23926 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                            23927 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                            23928 ; 24   |
                            23929 ; 25   |//Playback info
                            23930 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                            23931 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                            23932 ; 28   |
                            23933 ; 29   |//Track Info
                            23934 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                            23935 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                            23936 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                            23937 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                            23938 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                            23939 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                            23940 ; 36   |
                            23941 ; 37   |//Device status info
                            23942 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                            23943 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                            23944 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                            23945 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                            23946 ; 42   |
                            23947 ; 43   |#ifdef PLAYER_STRESS
                            23948 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                            23949 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                            23950 ; 46   |#endif
                            23951 ; 47   |
                            23952 ; 48   |
                            23953 ; 49   |union DisplayHints
                            23954 ; 50   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23955 ; 51   |    struct {
                            23956 ; 52   |        int ClearDisplay        :1;//0
                            23957 ; 53   |        int EncoderTrackTime    :1;//1
                            23958 ; 54   |        int EncoderTrackName    :1;//2
                            23959 ; 55   |        int RecordMode          :1;//3
                            23960 ; 56   |        int Misc                :1;//4
                            23961 ; 57   |        int FMTunerFrequency    :1;//5
                            23962 ; 58   |        int FMTunerPreset       :1;//6
                            23963 ; 59   |        int FMTunerStrength     :1;//7
                            23964 ; 60   |        int TotalTrackTime      :1;//8
                            23965 ; 61   |        int PlayState           :1;//9
                            23966 ; 62   |        int ABIcon              :1;//10
                            23967 ; 63   |        int PlayMode            :1;//11
                            23968 ; 64   |        int PlaySet             :1;//12
                            23969 ; 65   |        int EQ                  :1;//13
                            23970 ; 66   |        int Volume              :1;//14
                            23971 ; 67   |        int SongArtistAlbum     :1;//15
                            23972 ; 68   |        int SongTitle           :1;//16
                            23973 ; 69   |        int CurrentTrack        :1;//17
                            23974 ; 70   |        int TrackTime           :1;//18
                            23975 ; 71   |        int Bitrate             :1;//19
                            23976 ; 72   |        int LockIcon            :1;//20
                            23977 ; 73   |        int Disk                :1;//21
                            23978 ; 74   |        int Battery             :1;//22
                            23979 ; 75   |#ifdef PLAYER_STRESS
                            23980 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                            23981 ; 77   |#else
                            23982 ; 78   |        int AlbumArt            :1;//23
                            23983 ; 79   |#endif
                            23984 ; 80   |    } bits;
                            23985 ; 81   |    WORD I;
                            23986 ; 82   |};
                            23987 ; 83   |
                            23988 ; 84   |// setup default display for all menus
                            23989 ; 85   |// can be adjusted in each menus as required.
                            23990 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                            23991 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                            23992 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                            23993 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            23994 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                            23995 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            23996 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            23997 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                            23998 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                            23999 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                            24000 ; 96   |                                )
                            24001 ; 97   |
                            24002 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                            24003 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                            24004 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                            24005 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            24006 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            24007 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                            24008 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                            24009 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                            24010 ; 106  |                                )
                            24011 ; 107  |
                            24012 ; 108  |//-----------------------------------------------
                            24013 ; 109  |#ifdef JPEG_ALBUM_ART
                            24014 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                            24015 ; 111  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24016 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                            24017 ; 113  |#endif
                            24018 ; 114  |
                            24019 ; 115  |#ifdef PLAYER_STRESS
                            24020 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                            24021 ; 117  |#else
                            24022 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                            24023 ; 119  |#endif
                            24024 ; 120  |
                            24025 ; 121  |
                            24026 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                            24027 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                            24028 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            24029 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            24030 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            24031 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                            24032 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                            24033 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            24034 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                            24035 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                            24036 ; 132  |                                )
                            24037 ; 133  |
                            24038 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                            24039 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            24040 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                            24041 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                            24042 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                            24043 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            24044 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                            24045 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                            24046 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                            24047 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            24048 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                            24049 ; 145  |                                )
                            24050 ; 146  |//-----------------------------------------------
                            24051 ; 147  |
                            24052 ; 148  |
                            24053 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                            24054 ; 150  |
                            24055 ; 151  |
                            24056 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                            24057 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                            24058 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                            24059 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            24060 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            24061 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                            24062 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                            24063 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            24064 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                            24065 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                            24066 ; 162  |                                )
                            24067 ; 163  |
                            24068 ; 164  |
                            24069 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                            24070 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                            24071 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                            24072 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                            24073 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            24074 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            24075 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                            24076 ; 172  |                                )
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24077 ; 173  |
                            24078 ; 174  |#ifdef USE_PLAYLIST3
                            24079 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                            24080 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                            24081 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                            24082 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                            24083 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                            24084 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                            24085 ; 181  |                                )
                            24086 ; 182  |#else
                            24087 ; 183  |#ifdef USE_PLAYLIST5
                            24088 ; 184  |#if 0
                            24089 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                            24090 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                            24091 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            24092 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            24093 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            24094 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                            24095 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                            24096 ; 192  |                                )
                            24097 ; 193  |#else
                            24098 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                            24099 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                            24100 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                            24101 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                            24102 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                            24103 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                            24104 ; 200  |                                )
                            24105 ; 201  |#endif
                            24106 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                            24107 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                            24108 ; 204  |
                            24109 ; 205  |
                            24110 ; 206  |
                            24111 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24112 ; 208  |
                            24113 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                            24114 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                            24115 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                            24116 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                            24117 ; 213  |                                        )     // (SDK2.520)
                            24118 ; 214  |
                            24119 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                            24120 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24121 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24122 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24123 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24124 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                            24125 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                            24126 ; 222  |
                            24127 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24128 ; 224  |
                            24129 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                            24130 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                            24131 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                            24132 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                            24133 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                            24134 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24135 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                            24136 ; 232  |                                                                        )
                            24137 ; 233  |
                            24138 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                            24139 ; 235  |// used during track update to force total time update
                            24140 ; 236  |#define AUTOUPDATE              FALSE
                            24141 ; 237  |#define FORCEUPDATE             TRUE
                            24142 ; 238  |
                            24143 ; 239  |
                            24144 ; 240  |// based on font used for title/artist display
                            24145 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                            24146 ; 242  |
                            24147 ; 243  |
                            24148 ; 244  |// LCD dimensions
                            24149 ; 245  |#ifdef LDS514_LCD
                            24150 ; 246  |#define   LCD_SIZE_X       96
                            24151 ; 247  |#define   LCD_SIZE_Y       64
                            24152 ; 248  |#endif
                            24153 ; 249  |
                            24154 ; 250  |#ifdef ILI814_LCD
                            24155 ; 251  |#define   LCD_SIZE_X       96
                            24156 ; 252  |#define   LCD_SIZE_Y       64
                            24157 ; 253  |#endif
                            24158 ; 254  |
                            24159 ; 255  |#ifdef ML9341_LCD
                            24160 ; 256  |#define   LCD_SIZE_X       96
                            24161 ; 257  |#define   LCD_SIZE_Y       96
                            24162 ; 258  |#endif
                            24163 ; 259  |
                            24164 ; 260  |#ifdef SSD1332_LCD
                            24165 ; 261  |#define   LCD_SIZE_X       96
                            24166 ; 262  |#define   LCD_SIZE_Y       64
                            24167 ; 263  |#endif
                            24168 ; 264  |
                            24169 ; 265  |#ifdef S6B33B0A_LCD
                            24170 ; 266  |#define   LCD_SIZE_X       128
                            24171 ; 267  |#define   LCD_SIZE_Y       159
                            24172 ; 268  |#endif
                            24173 ; 269  |
                            24174 ; 270  |#ifdef SED15XX_LCD
                            24175 ; 271  |#define LCD_SIZE_X                      128
                            24176 ; 272  |#define LCD_SIZE_Y                      64
                            24177 ; 273  |#endif
                            24178 ; 274  |
                            24179 ; 275  |#define LCD_SIZE_ROW                     8
                            24180 ; 276  |
                            24181 ; 277  |#define TOP_OF_SCREEN           0
                            24182 ; 278  |#define LEFT_OF_SCREEN          0
                            24183 ; 279  |
                            24184 ; 280  |#ifdef LDS514_LCD
                            24185 ; 281  |#define   SCREEN_WIDTH       96
                            24186 ; 282  |#define   SCREEN_HEIGHT       64
                            24187 ; 283  |#endif
                            24188 ; 284  |
                            24189 ; 285  |#ifdef ILI814_LCD
                            24190 ; 286  |#define   SCREEN_WIDTH       96
                            24191 ; 287  |#define   SCREEN_HEIGHT       64
                            24192 ; 288  |#endif
                            24193 ; 289  |
                            24194 ; 290  |#ifdef ML9341_LCD
                            24195 ; 291  |#define   SCREEN_WIDTH       96
                            24196 ; 292  |#define   SCREEN_HEIGHT       96
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24197 ; 293  |#endif
                            24198 ; 294  |
                            24199 ; 295  |#ifdef SSD1332_LCD
                            24200 ; 296  |#define   SCREEN_WIDTH       96
                            24201 ; 297  |#define   SCREEN_HEIGHT       64
                            24202 ; 298  |#endif
                            24203 ; 299  |
                            24204 ; 300  |#ifdef S6B33B0A_LCD
                            24205 ; 301  |#define   SCREEN_WIDTH       128
                            24206 ; 302  |#define   SCREEN_HEIGHT       159
                            24207 ; 303  |#endif
                            24208 ; 304  |
                            24209 ; 305  |#ifdef SED15XX_LCD
                            24210 ; 306  |#define SCREEN_WIDTH            128
                            24211 ; 307  |#define SCREEN_HEIGHT           64
                            24212 ; 308  |#endif
                            24213 ; 309  |
                            24214 ; 310  |#define CHAR_SIZE_X             6
                            24215 ; 311  |#define CHAR_SIZE_Y             8
                            24216 ; 312  |
                            24217 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                            24218 ; 314  |#define LCD_FIRST_ROW_NUM                1
                            24219 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                            24220 ; 316  |
                            24221 ; 317  |// Top row in order from left to right
                            24222 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                            24223 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                            24224 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                            24225 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                            24226 ; 322  |
                            24227 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                            24228 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                            24229 ; 325  |#define REPEAT_ICON_X_SIZE      12
                            24230 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                            24231 ; 327  |
                            24232 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                            24233 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                            24234 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                            24235 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                            24236 ; 332  |
                            24237 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                            24238 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                            24239 ; 335  |#define AB_ICON_X_SIZE          12
                            24240 ; 336  |#define AB_ICON_Y_SIZE          8
                            24241 ; 337  |
                            24242 ; 338  |#ifdef  AUDIBLE
                            24243 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                            24244 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                            24245 ; 341  |#define SECNAV_ICON_X_SIZE      12
                            24246 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                            24247 ; 343  |#endif
                            24248 ; 344  |
                            24249 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                            24250 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                            24251 ; 347  |#define EQ_ICON_X_SIZE          22
                            24252 ; 348  |#define EQ_ICON_Y_SIZE          8
                            24253 ; 349  |
                            24254 ; 350  |#ifdef WOW
                            24255 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                            24256 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                            24257 ; 353  |#endif
                            24258 ; 354  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24259 ; 355  |
                            24260 ; 356  |// Media icon
                            24261 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                            24262 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                            24263 ; 359  |#define DISK_X_SIZE             8
                            24264 ; 360  |#define DISK_Y_SIZE             8
                            24265 ; 361  |
                            24266 ; 362  |// Hold icon
                            24267 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                            24268 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                            24269 ; 365  |#define LOCK_ICON_X_SIZE        8
                            24270 ; 366  |#define LOCK_ICON_Y_SIZE        8
                            24271 ; 367  |
                            24272 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                            24273 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                            24274 ; 370  |#define BATTERY_ICON_X_SIZE     16
                            24275 ; 371  |#define BATTERY_ICON_Y_SIZE     8
                            24276 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                            24277 ; 373  |
                            24278 ; 374  |// Second row from left to right
                            24279 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                            24280 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                            24281 ; 377  |#define VOLUME_ICON_X_SIZE      48
                            24282 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                            24283 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                            24284 ; 380  |#define VOLUME_NUM_ICONS        27
                            24285 ; 381  |
                            24286 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                            24287 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                            24288 ; 384  |
                            24289 ; 385  |//Lyrics Position
                            24290 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                            24291 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                            24292 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                            24293 ; 389  |
                            24294 ; 390  |// Music menu
                            24295 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                            24296 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                            24297 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                            24298 ; 394  |#define SONG_TITLE_Y_SIZE       10
                            24299 ; 395  |
                            24300 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                            24301 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                            24302 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                            24303 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                            24304 ; 400  |
                            24305 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                            24306 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                            24307 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                            24308 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                            24309 ; 405  |
                            24310 ; 406  |#ifdef USE_PLAYLIST5
                            24311 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                            24312 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                            24313 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                            24314 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                            24315 ; 411  |
                            24316 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                            24317 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                            24318 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                            24319 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                            24320 ; 416  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24321 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                            24322 ; 418  |#else
                            24323 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                            24324 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                            24325 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                            24326 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                            24327 ; 423  |
                            24328 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                            24329 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                            24330 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                            24331 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                            24332 ; 428  |
                            24333 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                            24334 ; 430  |#endif
                            24335 ; 431  |
                            24336 ; 432  |
                            24337 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
                            24338 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                            24339 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                            24340 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                            24341 ; 437  |
                            24342 ; 438  |#define TRACK_SLASH_X_SIZE          5
                            24343 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                            24344 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                            24345 ; 441  |
                            24346 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                            24347 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                            24348 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                            24349 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                            24350 ; 446  |
                            24351 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                            24352 ; 448  |#define VBR_FLAG_Y_POS      8
                            24353 ; 449  |#define VBR_FLAG_X_SIZE     20
                            24354 ; 450  |#define VBR_FLAG_Y_SIZE     8
                            24355 ; 451  |#ifdef JPEG_ALBUM_ART
                            24356 ; 452  |// Album art display parameters:
                            24357 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                            24358 ; 454  |#define ALBUM_ART_Y_POS         80
                            24359 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                            24360 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                            24361 ; 457  |#endif
                            24362 ; 458  |
                            24363 ; 459  |// Recording Display
                            24364 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                            24365 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                            24366 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                            24367 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                            24368 ; 464  |
                            24369 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                            24370 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                            24371 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                            24372 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                            24373 ; 469  |
                            24374 ; 470  |// Playback Display with hours added.
                            24375 ; 471  |#ifdef LDS514_LCD
                            24376 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            24377 ; 473  |#endif
                            24378 ; 474  |
                            24379 ; 475  |#ifdef ILI814_LCD
                            24380 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            24381 ; 477  |#endif
                            24382 ; 478  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24383 ; 479  |#ifdef ML9341_LCD
                            24384 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            24385 ; 481  |#endif
                            24386 ; 482  |
                            24387 ; 483  |#ifdef SSD1332_LCD
                            24388 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            24389 ; 485  |#endif
                            24390 ; 486  |
                            24391 ; 487  |#ifdef S6B33B0A_LCD
                            24392 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            24393 ; 489  |#endif
                            24394 ; 490  |
                            24395 ; 491  |#ifdef SED15XX_LCD
                            24396 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                            24397 ; 493  |#endif
                            24398 ; 494  |
                            24399 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
                            24400 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                            24401 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                            24402 ; 498  |
                            24403 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                            24404 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                            24405 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                            24406 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                            24407 ; 503  |
                            24408 ; 504  |//Clear entire Track Time when song changes.
                            24409 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                            24410 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                            24411 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                            24412 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                            24413 ; 509  |
                            24414 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                            24415 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                            24416 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                            24417 ; 513  |
                            24418 ; 514  | //DVRWARN
                            24419 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                            24420 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                            24421 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                            24422 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                            24423 ; 519  |
                            24424 ; 520  |//Shutdown
                            24425 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                            24426 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                            24427 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                            24428 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                            24429 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                            24430 ; 526  |
                            24431 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                            24432 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                            24433 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                            24434 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                            24435 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                            24436 ; 532  |
                            24437 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                            24438 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                            24439 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                            24440 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                            24441 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                            24442 ; 538  |
                            24443 ; 539  |
                            24444 ; 540  |//Contrast Display
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24445 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                            24446 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                            24447 ; 543  |
                            24448 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                            24449 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                            24450 ; 546  |#define CONTRAST_X_SIZE             96
                            24451 ; 547  |#define CONTRAST_Y_SIZE             8
                            24452 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                            24453 ; 549  |
                            24454 ; 550  |//Backlight Display
                            24455 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                            24456 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                            24457 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                            24458 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                            24459 ; 555  |
                            24460 ; 556  |//settings title display
                            24461 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
                            24462 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                            24463 ; 559  |//jpeg display title display
                            24464 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                            24465 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                            24466 ; 562  |//erase files title display
                            24467 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                            24468 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                            24469 ; 565  |
                            24470 ; 566  |// Splashscreen
                            24471 ; 567  |#ifdef LDS514_LCD
                            24472 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            24473 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            24474 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                            24475 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                            24476 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            24477 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            24478 ; 574  |#endif
                            24479 ; 575  |
                            24480 ; 576  |#ifdef ILI814_LCD
                            24481 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            24482 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            24483 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                            24484 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                            24485 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            24486 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            24487 ; 583  |#endif
                            24488 ; 584  |
                            24489 ; 585  |#ifdef ML9341_LCD
                            24490 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            24491 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            24492 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                            24493 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                            24494 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            24495 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            24496 ; 592  |#endif
                            24497 ; 593  |
                            24498 ; 594  |#ifdef SSD1332_LCD
                            24499 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            24500 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                            24501 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                            24502 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                            24503 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            24504 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            24505 ; 601  |#endif
                            24506 ; 602  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24507 ; 603  |#ifdef S6B33B0A_LCD
                            24508 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            24509 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                            24510 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                            24511 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                            24512 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            24513 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            24514 ; 610  |#endif
                            24515 ; 611  |
                            24516 ; 612  |#ifdef SED15XX_LCD
                            24517 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                            24518 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                            24519 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                            24520 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                            24521 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                            24522 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                            24523 ; 619  |#endif
                            24524 ; 620  |
                            24525 ; 621  |// FM tuner
                            24526 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                            24527 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                            24528 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                            24529 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                            24530 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                            24531 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                            24532 ; 628  |
                            24533 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                            24534 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                            24535 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                            24536 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                            24537 ; 633  |
                            24538 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                            24539 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                            24540 ; 636  |
                            24541 ; 637  |// About menu
                            24542 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                            24543 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                            24544 ; 640  |// starting row -- use offsets for the rest
                            24545 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                            24546 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                            24547 ; 643  |
                            24548 ; 644  |#ifdef PLAYER_STRESS
                            24549 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                            24550 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                            24551 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                            24552 ; 648  |#define STRESS_TEST_Y_SIZE      8
                            24553 ; 649  |#endif
                            24554 ; 650  |
                            24555 ; 651  |
                            24556 ; 652  |// Delete Menu
                            24557 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                            24558 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                            24559 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                            24560 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                            24561 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                            24562 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                            24563 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                            24564 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                            24565 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                            24566 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                            24567 ; 663  |
                            24568 ; 664  |_reentrant void DisplayClear (void);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24569 ; 665  |_reentrant void DisplayLowBattery (void);
                            24570 ; 666  |
                            24571 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                            24572 ; 668  |
                            24573 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                            24574 ; 670  |#ifdef WOW
                            24575 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                            24576 ; 672  |#endif
                            24577 ; 673  |extern _X BOOL g_bSongStringScroll;
                            24578 ; 674  |extern _X INT  g_iSongStringOffset;
                            24579 ; 675  |extern _X INT  g_iSongStringLength;
                            24580 ; 676  |
                            24581 ; 677  |extern _X BOOL g_bArtistStringScroll;
                            24582 ; 678  |extern _X INT  g_iArtistStringOffset;
                            24583 ; 679  |extern _X INT  g_iArtistStringLength;
                            24584 ; 680  |
                            24585 ; 681  |
                            24586 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                            24587 ; 683  |extern _X INT  g_iAlbumStringOffset;
                            24588 ; 684  |extern _X INT  g_iAlbumStringLength;
                            24589 ; 685  |extern int g_iVolume_Control_Mode;
                            24590 ; 686  |extern int g_iAB_Control_Mode;
                            24591 ; 687  |
                            24592 ; 688  |
                            24593 ; 689  |#endif //_DISPLAY_H
                            24594 
                            24596 
                            24597 ; 40   |#include "menus.h"
                            24598 
                            24600 
                            24601 ; 1    |#ifndef _MENU_H
                            24602 ; 2    |#define _MENU_H
                            24603 ; 3    |
                            24604 ; 4    |#include "types.h"
                            24605 
                            24607 
                            24608 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24609 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24610 ; 3    |//
                            24611 ; 4    |// Filename: types.h
                            24612 ; 5    |// Description: Standard data types
                            24613 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24614 ; 7    |
                            24615 ; 8    |#ifndef _TYPES_H
                            24616 ; 9    |#define _TYPES_H
                            24617 ; 10   |
                            24618 ; 11   |// TODO:  move this outta here!
                            24619 ; 12   |#if !defined(NOERROR)
                            24620 ; 13   |#define NOERROR 0
                            24621 ; 14   |#define SUCCESS 0
                            24622 ; 15   |#endif 
                            24623 ; 16   |#if !defined(SUCCESS)
                            24624 ; 17   |#define SUCCESS  0
                            24625 ; 18   |#endif
                            24626 ; 19   |#if !defined(ERROR)
                            24627 ; 20   |#define ERROR   -1
                            24628 ; 21   |#endif
                            24629 ; 22   |#if !defined(FALSE)
                            24630 ; 23   |#define FALSE 0
                            24631 ; 24   |#endif
                            24632 ; 25   |#if !defined(TRUE)
                            24633 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24634 ; 27   |#endif
                            24635 ; 28   |
                            24636 ; 29   |#if !defined(NULL)
                            24637 ; 30   |#define NULL 0
                            24638 ; 31   |#endif
                            24639 ; 32   |
                            24640 ; 33   |#define MAX_INT     0x7FFFFF
                            24641 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24642 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24643 ; 36   |#define MAX_ULONG   (-1) 
                            24644 ; 37   |
                            24645 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24646 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24647 ; 40   |
                            24648 ; 41   |
                            24649 ; 42   |#define BYTE    unsigned char       // btVarName
                            24650 ; 43   |#define CHAR    signed char         // cVarName
                            24651 ; 44   |#define USHORT  unsigned short      // usVarName
                            24652 ; 45   |#define SHORT   unsigned short      // sVarName
                            24653 ; 46   |#define WORD    unsigned int        // wVarName
                            24654 ; 47   |#define INT     signed int          // iVarName
                            24655 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24656 ; 49   |#define LONG    signed long         // lVarName
                            24657 ; 50   |#define BOOL    unsigned int        // bVarName
                            24658 ; 51   |#define FRACT   _fract              // frVarName
                            24659 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24660 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24661 ; 54   |#define FLOAT   float               // fVarName
                            24662 ; 55   |#define DBL     double              // dVarName
                            24663 ; 56   |#define ENUM    enum                // eVarName
                            24664 ; 57   |#define CMX     _complex            // cmxVarName
                            24665 ; 58   |typedef WORD UCS3;                   // 
                            24666 ; 59   |
                            24667 ; 60   |#define UINT16  unsigned short
                            24668 ; 61   |#define UINT8   unsigned char   
                            24669 ; 62   |#define UINT32  unsigned long
                            24670 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24671 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24672 ; 65   |#define WCHAR   UINT16
                            24673 ; 66   |
                            24674 ; 67   |//UINT128 is 16 bytes or 6 words
                            24675 ; 68   |typedef struct UINT128_3500 {   
                            24676 ; 69   |    int val[6];     
                            24677 ; 70   |} UINT128_3500;
                            24678 ; 71   |
                            24679 ; 72   |#define UINT128   UINT128_3500
                            24680 ; 73   |
                            24681 ; 74   |// Little endian word packed byte strings:   
                            24682 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24683 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24684 ; 77   |// Little endian word packed byte strings:   
                            24685 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24686 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24687 ; 80   |
                            24688 ; 81   |// Declare Memory Spaces To Use When Coding
                            24689 ; 82   |// A. Sector Buffers
                            24690 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24691 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24692 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24693 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24694 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24695 ; 88   |// B. Media DDI Memory
                            24696 ; 89   |#define MEDIA_DDI_MEM _Y
                            24697 ; 90   |
                            24698 ; 91   |
                            24699 ; 92   |
                            24700 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24701 ; 94   |// Examples of circular pointers:
                            24702 ; 95   |//    INT CIRC cpiVarName
                            24703 ; 96   |//    DWORD CIRC cpdwVarName
                            24704 ; 97   |
                            24705 ; 98   |#define RETCODE INT                 // rcVarName
                            24706 ; 99   |
                            24707 ; 100  |// generic bitfield structure
                            24708 ; 101  |struct Bitfield {
                            24709 ; 102  |    unsigned int B0  :1;
                            24710 ; 103  |    unsigned int B1  :1;
                            24711 ; 104  |    unsigned int B2  :1;
                            24712 ; 105  |    unsigned int B3  :1;
                            24713 ; 106  |    unsigned int B4  :1;
                            24714 ; 107  |    unsigned int B5  :1;
                            24715 ; 108  |    unsigned int B6  :1;
                            24716 ; 109  |    unsigned int B7  :1;
                            24717 ; 110  |    unsigned int B8  :1;
                            24718 ; 111  |    unsigned int B9  :1;
                            24719 ; 112  |    unsigned int B10 :1;
                            24720 ; 113  |    unsigned int B11 :1;
                            24721 ; 114  |    unsigned int B12 :1;
                            24722 ; 115  |    unsigned int B13 :1;
                            24723 ; 116  |    unsigned int B14 :1;
                            24724 ; 117  |    unsigned int B15 :1;
                            24725 ; 118  |    unsigned int B16 :1;
                            24726 ; 119  |    unsigned int B17 :1;
                            24727 ; 120  |    unsigned int B18 :1;
                            24728 ; 121  |    unsigned int B19 :1;
                            24729 ; 122  |    unsigned int B20 :1;
                            24730 ; 123  |    unsigned int B21 :1;
                            24731 ; 124  |    unsigned int B22 :1;
                            24732 ; 125  |    unsigned int B23 :1;
                            24733 ; 126  |};
                            24734 ; 127  |
                            24735 ; 128  |union BitInt {
                            24736 ; 129  |        struct Bitfield B;
                            24737 ; 130  |        int        I;
                            24738 ; 131  |};
                            24739 ; 132  |
                            24740 ; 133  |#define MAX_MSG_LENGTH 10
                            24741 ; 134  |struct CMessage
                            24742 ; 135  |{
                            24743 ; 136  |        unsigned int m_uLength;
                            24744 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24745 ; 138  |};
                            24746 ; 139  |
                            24747 ; 140  |typedef struct {
                            24748 ; 141  |    WORD m_wLength;
                            24749 ; 142  |    WORD m_wMessage;
                            24750 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24751 ; 144  |} Message;
                            24752 ; 145  |
                            24753 ; 146  |struct MessageQueueDescriptor
                            24754 ; 147  |{
                            24755 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24756 ; 149  |        int m_iModulo;
                            24757 ; 150  |        int m_iSize;
                            24758 ; 151  |        int *m_pHead;
                            24759 ; 152  |        int *m_pTail;
                            24760 ; 153  |};
                            24761 ; 154  |
                            24762 ; 155  |struct ModuleEntry
                            24763 ; 156  |{
                            24764 ; 157  |    int m_iSignaledEventMask;
                            24765 ; 158  |    int m_iWaitEventMask;
                            24766 ; 159  |    int m_iResourceOfCode;
                            24767 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24768 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24769 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24770 ; 163  |    int m_uTimeOutHigh;
                            24771 ; 164  |    int m_uTimeOutLow;
                            24772 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24773 ; 166  |};
                            24774 ; 167  |
                            24775 ; 168  |union WaitMask{
                            24776 ; 169  |    struct B{
                            24777 ; 170  |        unsigned int m_bNone     :1;
                            24778 ; 171  |        unsigned int m_bMessage  :1;
                            24779 ; 172  |        unsigned int m_bTimer    :1;
                            24780 ; 173  |        unsigned int m_bButton   :1;
                            24781 ; 174  |    } B;
                            24782 ; 175  |    int I;
                            24783 ; 176  |} ;
                            24784 ; 177  |
                            24785 ; 178  |
                            24786 ; 179  |struct Button {
                            24787 ; 180  |        WORD wButtonEvent;
                            24788 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24789 ; 182  |};
                            24790 ; 183  |
                            24791 ; 184  |struct Message {
                            24792 ; 185  |        WORD wMsgLength;
                            24793 ; 186  |        WORD wMsgCommand;
                            24794 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24795 ; 188  |};
                            24796 ; 189  |
                            24797 ; 190  |union EventTypes {
                            24798 ; 191  |        struct CMessage msg;
                            24799 ; 192  |        struct Button Button ;
                            24800 ; 193  |        struct Message Message;
                            24801 ; 194  |};
                            24802 ; 195  |
                            24803 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24804 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24805 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24806 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24807 ; 200  |
                            24808 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24809 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24810 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24811 ; 204  |
                            24812 ; 205  |#if DEBUG
                            24813 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24814 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24815 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24816 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24817 ; 210  |#define DebugBuildAssert(x)    
                            24818 ; 211  |#endif
                            24819 ; 212  |
                            24820 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24821 ; 214  |//  #pragma asm
                            24822 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24823 ; 216  |//  #pragma endasm
                            24824 ; 217  |
                            24825 ; 218  |
                            24826 ; 219  |#ifdef COLOR_262K
                            24827 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24828 ; 221  |#elif defined(COLOR_65K)
                            24829 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24830 ; 223  |#else
                            24831 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24832 ; 225  |#endif
                            24833 ; 226  |    
                            24834 ; 227  |#endif // #ifndef _TYPES_H
                            24835 
                            24837 
                            24838 ; 5    |
                            24839 ; 6    |#define TIMER_ANIMATE           0
                            24840 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                            24841 ; 8    |#define TIMER_BATT_CHK          2
                            24842 ; 9    |#define TIMER_SONG_CHANGE       3
                            24843 ; 10   |#define TIMER_TUNER                             4
                            24844 ; 11   |#define TIMER_BACKLIGHT                 5
                            24845 ; 12   |#define TIMER_FFRWND                6
                            24846 ; 13   |#define TIMER_BATTERY_CHARGER   7
                            24847 ; 14   |#define TIMER_TIMEDATE                  8
                            24848 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                            24849 ; 16   |#define TIMER_APIC_UPDATE               9
                            24850 ; 17   |
                            24851 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                            24852 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                            24853 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                            24854 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                            24855 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                            24856 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                            24857 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                            24858 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                            24859 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                            24860 ; 27   |#ifdef USE_PLAYLIST3
                            24861 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                            24862 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                            24863 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                            24864 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                            24865 ; 32   |
                            24866 ; 33   |#define PLAYLIST_ENABLE         (0)
                            24867 ; 34   |#endif
                            24868 ; 35   |#define ANIMATE_PERIOD          (100)
                            24869 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                            24870 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                            24871 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                            24872 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                            24873 ; 40   |#ifdef USE_PLAYLIST5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24874 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                            24875 ; 42   |#endif
                            24876 ; 43   |
                            24877 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                            24878 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                            24879 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                            24880 ; 47   |
                            24881 ; 48   |// used with shutdown menu
                            24882 ; 49   |// FORCESHUTDOWN does not allow abort
                            24883 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                            24884 ; 51   |#define FORCESHUTDOWN                   TRUE
                            24885 ; 52   |#define USERSHUTDOWN                    FALSE
                            24886 ; 53   |
                            24887 ; 54   |// if low battery display low battery message
                            24888 ; 55   |#define LOWBATT                                 TRUE
                            24889 ; 56   |#define REGBATT                                 FALSE
                            24890 ; 57   |
                            24891 ; 58   |//Backlight Define Statements
                            24892 ; 59   |#ifdef CLCD
                            24893 ; 60   |#ifdef CLCD_16BIT
                            24894 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                            24895 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                            24896 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            24897 ; 64   |#define BACKLIGHT_ON                            0x06C000
                            24898 ; 65   |#define BACKLIGHT_OFF                           0x024000
                            24899 ; 66   |#else
                            24900 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                            24901 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                            24902 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            24903 ; 70   |#define BACKLIGHT_ON                            0x006000
                            24904 ; 71   |#define BACKLIGHT_OFF                           0x002000
                            24905 ; 72   |#endif
                            24906 ; 73   |#else
                            24907 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                            24908 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                            24909 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            24910 ; 77   |#define BACKLIGHT_ON                            TRUE
                            24911 ; 78   |#define BACKLIGHT_OFF                           FALSE
                            24912 ; 79   |#endif
                            24913 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                            24914 ; 81   |
                            24915 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                            24916 ; 83   |#define INCREMENT 1
                            24917 ; 84   |#define DECREMENT 0
                            24918 ; 85   |
                            24919 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                            24920 ; 87   |//states that aren't included in the displayed list.
                            24921 ; 88   |#define MENU_EXIT       101
                            24922 ; 89   |#define MENU_MAIN       100
                            24923 ; 90   |
                            24924 ; 91   |// menu flags
                            24925 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                            24926 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                            24927 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                            24928 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            24929 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
                            24930 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24931 ; 98   |#endif
                            24932 ; 99   |
                            24933 ; 100  |#define LANGUAGES_ENG   0
                            24934 ; 101  |#define LANGUAGES_VIE   1
                            24935 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                            24936 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                            24937 ; 104  |
                            24938 ; 105  |// 1 word menu variable -- bit flags
                            24939 ; 106  |extern struct Bitfield g_MenuFlags;
                            24940 ; 107  |
                            24941 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                            24942 ; 109  |extern union EventTypes gEventInfo;
                            24943 ; 110  |
                            24944 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                            24945 ; 112  |extern INT g_iCurrentMenu;
                            24946 ; 113  |
                            24947 ; 114  |//Backlight State
                            24948 ; 115  |extern INT g_iBackLightState;
                            24949 ; 116  |
                            24950 ; 117  |//Language state
                            24951 ; 118  |extern INT g_iLanguage;
                            24952 ; 119  |
                            24953 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                            24954 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                            24955 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                            24956 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                            24957 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                            24958 ; 125  |#ifdef USE_PLAYLIST3
                            24959 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                            24960 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                            24961 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                            24962 ; 129  |#endif // #ifdef USE_PLAYLIST3
                            24963 ; 130  |#ifdef MOTION_VIDEO
                            24964 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                            24965 ; 132  |#endif
                            24966 ; 133  |#ifdef JPEG_APP
                            24967 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                            24968 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                            24969 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                            24970 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                            24971 ; 138  |#endif
                            24972 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                            24973 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                            24974 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                            24975 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                            24976 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                            24977 ; 144  |
                            24978 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                            24979 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                            24980 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                            24981 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                            24982 ; 149  |#ifdef USE_PLAYLIST5
                            24983 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                            24984 ; 151  |#endif
                            24985 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                            24986 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                            24987 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                            24988 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                            24989 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                            24990 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                            24991 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                            24992 ; 159  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24993 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                            24994 ; 161  |void _reentrant RecordTestMenu(void);
                            24995 ; 162  |
                            24996 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                            24997 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            24998 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            24999 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            25000 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                            25001 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                            25002 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                            25003 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                            25004 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                            25005 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                            25006 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                            25007 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                            25008 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                            25009 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                            25010 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                            25011 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                            25012 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                            25013 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                            25014 ; 181  |_reentrant void ChangePlaySet(INT mode);
                            25015 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                            25016 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                            25017 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                            25018 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                            25019 ; 186  |#endif
                            25020 ; 187  |
                            25021 
                            25023 
                            25024 ; 41   |#include "ddildl.h"
                            25025 
                            25027 
                            25028 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25029 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            25030 ; 3    |//
                            25031 ; 4    |// Filename: ddildl.h
                            25032 ; 5    |// Description: 
                            25033 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25034 ; 7    |
                            25035 ; 8    |#ifndef _DDILDL_H
                            25036 ; 9    |#define _DDILDL_H
                            25037 ; 10   |
                            25038 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            25039 ; 12   |// Includes
                            25040 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            25041 ; 14   |
                            25042 ; 15   |///////////////////////////////////////////////////////////////////////////////
                            25043 ; 16   |// Definitions
                            25044 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            25045 ; 18   |// version before march 11 2005 
                            25046 ; 19   |//#ifdef PLAYER_BUILD
                            25047 ; 20   |//#define MAX_MEDIA_TABLE_ENTRIES                12
                            25048 ; 21   |//#else
                            25049 ; 22   |//#define MAX_MEDIA_TABLE_ENTRIES                14
                            25050 ; 23   |//#endif
                            25051 ; 24   |// Mar 14 2007: Only requires the maximum number of drives in one media
                            25052 ; 25   |// NAND:(2 data drives + 9 system drives + 1 extra system drive in future) = 12
                            25053 ; 26   |#define MAX_MEDIA_TABLE_ENTRIES                12
                            25054 ; 27   |
                            25055 ; 28   |#define MAX_LOGICAL_MEDIA                       2
                            25056 ; 29   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25057 ; 30   |//
                            25058 ; 31   |// WARNING
                            25059 ; 32   |// The maximum number of drives needed for player, mtp and usbmsc 
                            25060 ; 33   |// builds is currently the player build which has the largest number of drives = 12(NAND)+
                                  1(MMC).
                            25061 ; 34   |// Private lib references to this change to use a ddiproject global that's init per projec
                                  t 
                            25062 ; 35   |// instead so those plib references are no longer fixed at lib compile time. March 1 2005
                            25063 ; 36   |#ifdef PLAYER_BUILD
                            25064 ; 37   |#define MAX_LOGICAL_DRIVES                      13
                            25065 ; 38   |#else // MTP_BUILD & USBMSC/updater need support for the ram drive used in msc
                            25066 ; 39   |/********************************************************************************
                            25067 ; 40   | * We have to define 2 more than the actually size for usbmsc case
                            25068 ; 41   | * We have totally 9 system drives, 3 data drives, 1 extra system drive in future, 
                            25069 ; 42   | * so the total number is 13. The max will be 13 + 2 = 15
                            25070 ; 43   | ********************************************************************************/
                            25071 ; 44   |#define MAX_LOGICAL_DRIVES                      15
                            25072 ; 45   |#endif
                            25073 ; 46   |
                            25074 ; 47   |#define DDI_MAGIC_NUMBER                        0xADEADE
                            25075 ; 48   |
                            25076 ; 49   |///////////////////////////////////////////////////////////////////////////////
                            25077 ; 50   |// Error codes
                            25078 ; 51   |///////////////////////////////////////////////////////////////////////////////
                            25079 ; 52   |
                            25080 ; 53   |#include "errors.h"
                            25081 
                            25083 
                            25084 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25085 ; 2    |//// Copyright(C) SigmaTel, Inc. 2003
                            25086 ; 3    |////
                            25087 ; 4    |//// Filename: errors.inc
                            25088 ; 5    |//// Description: 
                            25089 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            25090 ; 7    |
                            25091 ; 8    |#if (!defined(ERRORS_INC))
                            25092 ; 9    |#define ERRORS_INC 1
                            25093 ; 10   |
                            25094 ; 11   |#define LDRIVE_ERROR_INVALID_DRIVE_NUMBER 0x0101
                            25095 ; 12   |#define LDRIVE_ERROR_NOT_INITIALIZED 0x0102
                            25096 ; 13   |#define LDRIVE_ERROR_HARDWARE_FAILURE 0x0103
                            25097 ; 14   |#define LDRIVE_ERROR_INVALID_DRIVE_TYPE 0x0104
                            25098 ; 15   |#define LDRIVE_ERROR_INVALID_INFO_TYPE 0x0105
                            25099 ; 16   |#define LDRIVE_ERROR_SECTOR_OUT_OF_BOUNDS 0x0106
                            25100 ; 17   |#define LDRIVE_ERROR_WRITE_FAILURE 0x0107
                            25101 ; 18   |#define LDRIVE_ERROR_WRITE_PROTECTED 0x0108
                            25102 ; 19   |#define LDRIVE_ERROR_MULTI_WRITE_IN_PROGRESS 0x0109
                            25103 ; 20   |#define LDRIVE_ERROR_MUST_HAVE_MORE_THAN_ONE_SECTOR 0x010A
                            25104 ; 21   |#define LDRIVE_ERROR_MULTI_WRITE_NOT_SETUP 0x010B
                            25105 ; 22   |// The WRITE_ABORT Error is returned when the system drive detects a bad
                            25106 ; 23   |// block in the device. The block was marked bad and tables updated.
                            25107 ; 24   |// The application must start over.
                            25108 ; 25   |#define LDRIVE_ERROR_WRITE_ABORT 0x010C
                            25109 ; 26   |#define LDRIVE_ERROR_READ_FAILURE 0x010D
                            25110 ; 27   |#define LDRIVE_ERROR_MEDIA_NOT_ALLOCATED 0x010E
                            25111 ; 28   |#define LDRIVE_ERROR_LOW_LEVEL_MEDIA_FORMAT_REQUIRED 0x010F
                            25112 ; 29   |
                            25113 ; 30   |#define LMEDIA_ERROR_HARDWARE_FAILURE 0x0200
                            25114 ; 31   |#define LMEDIA_ERROR_INVALID_MEDIA_NUMBER 0x0201
                            25115 ; 32   |#define LMEDIA_ERROR_MEDIA_NOT_INITIALIZED 0x0202
                            25116 ; 33   |#define LMEDIA_ERROR_MEDIA_NOT_DISCOVERED 0x0203
                            25117 ; 34   |#define LMEDIA_ERROR_INVALID_MEDIA_INFO_TYPE 0x0204
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25118 ; 35   |#define LMEDIA_ERROR_ALLOCATION_TO_LARGE 0x0205
                            25119 ; 36   |#define LMEDIA_ERROR_MEDIA_NOT_ERASED 0x0206
                            25120 ; 37   |#define LMEDIA_ERROR_MEDIA_ERASED 0x0207
                            25121 ; 38   |//Specific to NAND
                            25122 ; 39   |#define LMEDIA_ERROR_NO_REGIONS_IN_MEDIA 0x0208     
                            25123 ; 40   |#define LMEDIA_ERROR_DRIVES_MAX_OUT 0x0209 
                            25124 ; 41   |#define LMEDIA_ERROR_MEDIA_WRITE_PROTECTED 0x020A
                            25125 ; 42   |#define LMEDIA_ERROR_INVALID_INFO_TYPE 0x020B
                            25126 ; 43   |#define LMEDIA_ERROR_BAD_BLOCKS_MAX_OUT 0x020C
                            25127 ; 44   |#define LMEDIA_ERROR_NOT_ALLOCATED 0x020D
                            25128 ; 45   |
                            25129 ; 46   |#define LMEDIA_ERROR_DRIVE_TYPE_NOT_SUPPORTED 0x0210
                            25130 ; 47   |
                            25131 ; 48   |#define NAND_ERROR_WRITE_PHYS_SECTOR_PROGRAM_FAILED 0x0301
                            25132 ; 49   |#define ERROR_MULTI_WRITE_SECTOR_FIFO_OVERFLOW 0x0302
                            25133 ; 50   |#define ERROR_MULTI_WRITE_SECTOR_FIFO_UNDERFLOW 0x0303
                            25134 ; 51   |
                            25135 ; 52   |#define NAND_DATA_DRIVE_ERROR_LOGICAL_SECTOR_OUT_OF_BOUNDS 0x0401
                            25136 ; 53   |#define NAND_DATA_DRIVE_ERROR_RBLOCK_NOT_FOUND 0x0402
                            25137 ; 54   |#define NAND_DATA_DRIVE_ERROR_NO_FREE_RBLOCKS 0x0403
                            25138 ; 55   |#define NAND_DATA_DRIVE_ERROR_USECTOR_LOOKUP_INTERNAL_1 0x0404
                            25139 ; 56   |#define NAND_DATA_DRIVE_SECTOR_NOT_UPDATED 0x0405
                            25140 ; 57   |#define NAND_DATA_DRIVE_ERROR_CANT_RECYCLE_USECTOR_MAP 0x0406
                            25141 ; 58   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_LBAS_INCONSISTENT 0x0407
                            25142 ; 59   |#define NAND_DATA_DRIVE_ERROR_HSECTORIDX_IN_UBLOCK_OUT_OF_RANGE 0x0408
                            25143 ; 60   |#define NAND_DATA_DRIVE_ERROR_CANT_RECYCLE_UBLOCK 0x0409
                            25144 ; 61   |#define NAND_DATA_DRIVE_ERROR_BBTABLE_FULL 0x040A
                            25145 ; 62   |#define NAND_DATA_DRIVE_ERROR_UPDATE_NOT_OPEN 0x040B
                            25146 ; 63   |#define NAND_DATA_DRIVE_ERROR_ADD_USECTOR_INTERNAL_1 0x040C
                            25147 ; 64   |#define NAND_DATA_DRIVE_ERROR_CANT_GET_ERASED_UBLOCK 0x040D
                            25148 ; 65   |#define NAND_DATA_DRIVE_ERROR_NO_ERASED_UBLOCKS 0x040E
                            25149 ; 66   |#define NAND_DATA_DRIVE_ERROR_CANT_ERASE_FREE_UBLOCK 0x040F
                            25150 ; 67   |#define NAND_DATA_DRIVE_ERROR_KILLUSECTOR_INTERNAL_1 0x0410
                            25151 ; 68   |#define NAND_DATA_DRIVE_ERROR_KILLUSECTOR_INTERNAL_2 0x0411
                            25152 ; 69   |#define NAND_DATA_DRIVE_RETURN_BLOCK_NOT_UPDATED 0x0412
                            25153 ; 70   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_PROTECT_TABLE_FULL 0x0413
                            25154 ; 71   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_ALREADY_PROTECTED 0x0414
                            25155 ; 72   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_NOT_PROTECTED 0x0415
                            25156 ; 73   |#define NAND_DATA_DRIVE_ERROR_UBLOCKPROTECT_INTERNAL_1 0x0416
                            25157 ; 74   |#define NAND_DATA_DRIVE_ERROR_RECOVERUBLOCK_INTERNAL_1 0x0417
                            25158 ; 75   |#define NAND_DATA_DRIVE_ERROR_RECOVERUBLOCK_INTERNAL_2 0x0418
                            25159 ; 76   |#define NAND_DATA_DRIVE_ERROR_UBLOCK_NOT_IN_UTABLE 0x0419
                            25160 ; 77   |#define NAND_DATA_DRIVE_ERROR_CANT_ALLOCATE_USECTORS_MAPS 0x041A
                            25161 ; 78   |#define NAND_DATA_DRIVE_ERROR_CANT_INIT_DATA_REGIONS_LIST 0x041B
                            25162 ; 79   |#define NAND_DATA_DRIVE_ERROR_TOO_MANY_UBLOCKS_IN_CONFIG 0x041C
                            25163 ; 80   |#define NAND_DATA_DRIVE_ERROR_USECTOR_INDEX_IS_NOT_NEXT 0x041D
                            25164 ; 81   |#define NAND_DATA_DRIVE_ERROR_USECTOR_ALREADY_UPDATED 0x041E
                            25165 ; 82   |#define NAND_DATA_DRIVE_ERROR_BgGC_USECTOR_ERASE_TIMEDOUT 0x041F
                            25166 ; 83   |#define NAND_DATA_DRIVE_ERROR_BgGC_HSECTOR_COPY_TIMEDOUT 0x0420
                            25167 ; 84   |#define NAND_DATA_DRIVE_ERROR_BgGC_ALREADY_ENABLED 0x0421
                            25168 ; 85   |#define NAND_DATA_DRIVE_ERROR_BgGC_HSECTOR_ERASE_TIMEDOUT 0x0422
                            25169 ; 86   |#define NAND_DATA_DRIVE_ERROR_BgGC_SECTOR_NOT_UPDATED 0x0423
                            25170 ; 87   |#define NAND_DATA_DRIVE_ERROR_NO_STALE_UBLOCKS 0x0424
                            25171 ; 88   |#define NAND_DATA_DRIVE_ERROR_NAND_IS_READY_TIMEOUT 0x0425
                            25172 ; 89   |#define NAND_DATA_DRIVE_ERROR_CANT_CLOSE_UPDATE 0x0426
                            25173 ; 90   |
                            25174 ; 91   |#define NAND_DATA_DRIVE_ERROR_CMW_S0_FETCH_FAILED 0x042C
                            25175 ; 92   |#define NAND_DATA_DRIVE_ERROR_CMW_S1_FETCH_FAILED 0x042D
                            25176 ; 93   |#define NAND_DATA_DRIVE_ERROR_CMW_S2_1_FETCH_FAILED 0x042E
                            25177 ; 94   |#define NAND_DATA_DRIVE_ERROR_CMW_S2_2_FETCH_FAILED 0x042F
                            25178 ; 95   |#define NAND_DATA_DRIVE_ERROR_CMW_S3_1_FETCH_FAILED 0x0430
                            25179 ; 96   |#define NAND_DATA_DRIVE_ERROR_CMW_S3_2_FETCH_FAILED 0x0431
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25180 ; 97   |#define NAND_DATA_DRIVE_ERROR_CMW_S4_1_FETCH_FAILED 0x0432
                            25181 ; 98   |#define NAND_DATA_DRIVE_ERROR_CMW_S4_2_FETCH_FAILED 0x0433
                            25182 ; 99   |#define NAND_DATA_DRIVE_ERROR_CMW_S5_FETCH_FAILED 0x0434
                            25183 ; 100  |#define NAND_DATA_DRIVE_ERROR_CMW_S0_ECC_TIMEOUT 0x0435
                            25184 ; 101  |#define NAND_DATA_DRIVE_ERROR_CMW_S2_ECC_TIMEOUT 0x0436
                            25185 ; 102  |#define NAND_DATA_DRIVE_ERROR_CMW_S3_ECC_TIMEOUT 0x0437
                            25186 ; 103  |#define NAND_DATA_DRIVE_ERROR_CMW_S4_ECC_TIMEOUT 0x0438
                            25187 ; 104  |#define NAND_DATA_DRIVE_ERROR_CMW_S5_ECC_TIMEOUT 0x0439
                            25188 ; 105  |#define NAND_DATA_DRIVE_ERROR_CMW_WRITE_FAILED 0x043A
                            25189 ; 106  |#define NAND_DATA_DRIVE_ERROR_CMW_RELEASE_FAILED 0x043B
                            25190 ; 107  |
                            25191 ; 108  |#define NAND_DATA_DRIVE_ERROR_INVALID_LOGICAL_SECTOR 0x0427
                            25192 ; 109  |#define NAND_DATA_DRIVE_ERROR_INVALID_RELATIVE_SECTOR 0x0428
                            25193 ; 110  |#define NAND_DATA_DRIVE_ERROR_UBLOCK_IS_EMPTY 0x0429
                            25194 ; 111  |#define NAND_DATA_DRIVE_ERROR_USECTOR_MAP_IS_BAD 0x042A
                            25195 ; 112  |#define NAND_DATA_DRIVE_ERROR_TOO_MANY_BLOCK_RECOVERIES 0x042B
                            25196 ; 113  |
                            25197 ; 114  |// indicates that during the NandHalInit, the NandType did not
                            25198 ; 115  |// match the previously initialized Nand chip type.
                            25199 ; 116  |#define NANDHAL_ERROR_NANDTYPE_MISMATCH 0x0500 
                            25200 ; 117  |#define NANDHAL_ERROR_LOOKUP_ID_FAILED 0x0501
                            25201 ; 118  |// Errors from calling HIL functions
                            25202 ; 119  |#define NANDHAL_ERROR_INIT_PORT 0x0502
                            25203 ; 120  |#define NANDHAL_ERROR_WRITE_PORT_CMD 0x0503
                            25204 ; 121  |#define NANDHAL_ERROR_WRITE_PORT_ADDR 0x0504
                            25205 ; 122  |#define NANDHAL_ERROR_READ_PORT_DATA 0x0505
                            25206 ; 123  |#define NANDHAL_ERROR_WAIT_FOR_READY_PORT 0x0506
                            25207 ; 124  |#define NANDHAL_ERROR_POWER_UP_FLASH_PADS 0x0507
                            25208 ; 125  |#define NANDHAL_ERROR_TERMINATE_PORT 0x0508
                            25209 ; 126  |#define NANDHAL_ERROR_LOCKPORT_TIMEOUT 0x0509
                            25210 ; 127  |#define NANDHAL_ERROR_LOCKNAND_TIMEOUT 0x050A
                            25211 ; 128  |// for 3410 build
                            25212 ; 129  |#define NANDHAL_ERROR_LOCKPORT_LOCKED 0x050B
                            25213 ; 130  |// for 3410 build
                            25214 ; 131  |#define NANDHAL_ERROR_LOCKNAND_LOCKED 0x050C
                            25215 ; 132  |#define NANDHAL_ERROR_WRITE_DATA_PORT 0x050D
                            25216 ; 133  |
                            25217 ; 134  |// indicates that the GetStatus returned a FAIL
                            25218 ; 135  |#define NANDHAL_ERROR_GETSTATUS_FAILED 0x050E
                            25219 ; 136  |#define NANDHAL_ERROR_WRITE_FAILED 0x050F
                            25220 ; 137  |#define NANDHAL_ERROR_READ_FAILED 0x0510
                            25221 ; 138  |#define NANDHAL_ERROR_READID1_FAILED 0x0511
                            25222 ; 139  |#define NANDHAL_ERROR_READID2_FAILED 0x0512
                            25223 ; 140  |#define NANDHAL_ERROR_READIDEXT_FAILED 0x0513
                            25224 ; 141  |// indicates the NAND was already BUSY
                            25225 ; 142  |#define NANDHAL_ERROR_SETNANDBUSY_FAILED 0x0514
                            25226 ; 143  |#define NANDHAL_ERROR_ASYNCWAIT_CALLBACK_ERR 0x0515
                            25227 ; 144  |// ECC Error Codes
                            25228 ; 145  |// ECC Computation has successfully completed
                            25229 ; 146  |#define COMPUTE_ECC_SUCCESS 0         
                            25230 ; 147  |// ECC computation still busy
                            25231 ; 148  |#define COMPUTE_ECC_NOT_DONE 0x0516
                            25232 ; 149  |// timed out while waiting on object
                            25233 ; 150  |#define NANDHAL_ERROR_LOCKECC_TIMEOUT 0x0517
                            25234 ; 151  |// flag already set for SDK2.4 lock
                            25235 ; 152  |#define NANDHAL_ERROR_LOCKECC_LOCKED 0x0518
                            25236 ; 153  |
                            25237 ; 154  |#define NANDHAL_ECC_NOERROR 0
                            25238 ; 155  |// SKIP 0519-051B for space optimization in ECC calculate functions
                            25239 ; 156  |#define NANDHAL_ECC_ERROR_FIXED 0x051C
                            25240 ; 157  |#define NANDHAL_ECC_ERROR_FIXED_REWRITE_SECTOR 0x051D
                            25241 ; 158  |#define NANDHAL_ECC_FIX_FAILED 0x051E
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25242 ; 159  |#define NANDHAL_ECC_ERROR_FIXED_REWRITE_FAILED 0x051F
                            25243 ; 160  |
                            25244 ; 161  |// MMC Errors
                            25245 ; 162  |#define MMC_MEDIA_ERROR_DEVICE_NOT_INSERTED 0x0600
                            25246 ; 163  |#define MMC_MEDIA_ERROR_RESET_FAILED 0x0601
                            25247 ; 164  |#define MMC_MEDIA_APP_COMMAND_FAILED 0x0602
                            25248 ; 165  |#define MMC_MEDIA_ERROR_INIT_FAILED 0x0603
                            25249 ; 166  |#define MMC_MEDIA_ERROR_SEND_OP_TIMEOUT 0x0604
                            25250 ; 167  |#define MMC_MEDIA_READ_OCR_FAILED 0x0605
                            25251 ; 168  |#define MMC_MEDIA_UNSUPPORTED_OCR_VOLTAGES 0x0606
                            25252 ; 169  |#define MMC_MEDIA_READ_CSD_FAILED 0x0607
                            25253 ; 170  |#define MMC_MEDIA_INVALID_CSD_VERSION 0x0608
                            25254 ; 171  |#define MMC_MEDIA_READ_CID_FAILED 0x0609
                            25255 ; 172  |#define MMC_MEDIA_INVALID_CID 0x060A
                            25256 ; 173  |#define MMC_MEDIA_SPEC_VERSION_NOT_SUPPORTED 0x060B
                            25257 ; 174  |#define MMC_MEDIA_ERROR_NOT_FORMATTED 0x060C
                            25258 ; 175  |#define MMC_MEDIA_ERROR_NOT_ENUMERATED 0x060D
                            25259 ; 176  |
                            25260 ; 177  |#define MMC_DATA_DRIVE_ERROR_WRITE_SECTOR_FAIL 0x0700
                            25261 ; 178  |#define MMC_DATA_DRIVE_ERROR_INVALID_SECTOR 0x0701
                            25262 ; 179  |#define MMC_DATA_DRIVE_ERROR_READ_SECTOR_FAIL 0x0702
                            25263 ; 180  |#define MMC_DATA_DRIVE_ERROR_WRITE_PROTECTED 0x0703
                            25264 ; 181  |#define MMC_DATA_DRIVE_ERROR_ERASE_FAILED 0x0704
                            25265 ; 182  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_FIRST_FAIL 0x0705
                            25266 ; 183  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_NEXT_FAIL 0x0706
                            25267 ; 184  |#define MMC_DATA_DRIVE_ERROR_SEQUENTIAL_END_FAIL 0x0707
                            25268 ; 185  |#define MMC_DATA_DRIVE_ERROR_BLOCK_ALIGN_FAIL 0x0708
                            25269 ; 186  |
                            25270 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                            25271 ; 188  |//// MMC HAL Error codes
                            25272 ; 189  |/////////////////////////////////////////////////////////////////////////////////
                            25273 ; 190  |#define MMC_HAL_ERROR_PHYSICAL_DEVICE_BLOCKED 0x0800
                            25274 ; 191  |#define MMC_HAL_ERROR_PHYSICAL_DEVICE_NOT_BLOCKED 0x0801
                            25275 ; 192  |#define MMC_HAL_ERROR_SPI_BUS_BLOCKED 0x0802
                            25276 ; 193  |#define MMC_HAL_ERROR_SPI_BUS_NOT_BLOCKED 0x0803
                            25277 ; 194  |#define MMC_HAL_ERROR_SPI_DRIVER_INIT_FAILED 0x0804
                            25278 ; 195  |#define MMC_HAL_ERROR_SPI_BUS_INIT_FAILED 0x0805
                            25279 ; 196  |
                            25280 ; 197  |#define MMC_HAL_ERROR_NO_COMMAND_RESPONSE 0x0810
                            25281 ; 198  |#define MMC_HAL_ERROR_BAD_START_BYTE 0x0811
                            25282 ; 199  |#define MMC_HAL_ERROR_BAD_WRITE_STATUS 0x0812
                            25283 ; 200  |#define MMC_HAL_ERROR_BAD_CSD_WRITE_STATUS 0x0813
                            25284 ; 201  |
                            25285 ; 202  |#define MMC_HAL_ERROR_START_BYTE_TIMEOUT 0x0820
                            25286 ; 203  |#define MMC_HAL_ERROR_WRITE_BUSY_TIMEOUT 0x0821
                            25287 ; 204  |#define MMC_HAL_ERROR_CSD_WRITE_BUSY_TIMEOUT 0x0822
                            25288 ; 205  |#define MMC_HAL_ERROR_ERASE_BUSY_TIMEOUT 0x0823
                            25289 ; 206  |#define MMC_HAL_ERROR_REGISTER_READ_TIMEOUT 0x0824
                            25290 ; 207  |
                            25291 ; 208  |#define MMC_HAL_ERROR_CMD_FAIL_CMD0 0x0830
                            25292 ; 209  |#define MMC_HAL_ERROR_CMD_FAIL_CMD1 0x0831
                            25293 ; 210  |#define MMC_HAL_ERROR_CMD_FAIL_CMD9 0x0832
                            25294 ; 211  |#define MMC_HAL_ERROR_CMD_FAIL_CMD10 0x0833
                            25295 ; 212  |#define MMC_HAL_ERROR_CMD_FAIL_CMD12 0x0834
                            25296 ; 213  |#define MMC_HAL_ERROR_CMD_FAIL_CMD13 0x0835
                            25297 ; 214  |#define MMC_HAL_ERROR_CMD_FAIL_CMD16 0x0836
                            25298 ; 215  |#define MMC_HAL_ERROR_CMD_FAIL_CMD17 0x0837
                            25299 ; 216  |#define MMC_HAL_ERROR_CMD_FAIL_CMD18 0x0838
                            25300 ; 217  |#define MMC_HAL_ERROR_CMD_FAIL_CMD23 0x0839
                            25301 ; 218  |#define MMC_HAL_ERROR_CMD_FAIL_CMD24 0x083A
                            25302 ; 219  |#define MMC_HAL_ERROR_CMD_FAIL_CMD25 0x083B
                            25303 ; 220  |#define MMC_HAL_ERROR_CMD_FAIL_CMD27 0x083C
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25304 ; 221  |#define MMC_HAL_ERROR_CMD_FAIL_CMD28 0x083D
                            25305 ; 222  |#define MMC_HAL_ERROR_CMD_FAIL_CMD29 0x083E
                            25306 ; 223  |#define MMC_HAL_ERROR_CMD_FAIL_CMD30 0x083F
                            25307 ; 224  |#define MMC_HAL_ERROR_CMD_FAIL_CMD32 0x0840
                            25308 ; 225  |#define MMC_HAL_ERROR_CMD_FAIL_CMD33 0x0841
                            25309 ; 226  |#define MMC_HAL_ERROR_CMD_FAIL_CMD35 0x0842
                            25310 ; 227  |#define MMC_HAL_ERROR_CMD_FAIL_CMD36 0x0843
                            25311 ; 228  |#define MMC_HAL_ERROR_CMD_FAIL_CMD38 0x0844
                            25312 ; 229  |#define MMC_HAL_ERROR_CMD_FAIL_CMD42 0x0845
                            25313 ; 230  |#define MMC_HAL_ERROR_CMD_FAIL_CMD55 0x0846
                            25314 ; 231  |#define MMC_HAL_ERROR_CMD_FAIL_CMD56 0x0847
                            25315 ; 232  |#define MMC_HAL_ERROR_CMD_FAIL_CMD58 0x0848
                            25316 ; 233  |#define MMC_HAL_ERROR_CMD_FAIL_CMD59 0x0849
                            25317 ; 234  |
                            25318 ; 235  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD13 0x0850
                            25319 ; 236  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD22 0x0851
                            25320 ; 237  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD23 0x0852
                            25321 ; 238  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD41 0x0853
                            25322 ; 239  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD42 0x0854
                            25323 ; 240  |#define MMC_HAL_ERROR_SD_CMD_FAIL_ACMD51 0x0855
                            25324 ; 241  |
                            25325 ; 242  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD0 0x0860
                            25326 ; 243  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD1 0x0861
                            25327 ; 244  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD9 0x0862
                            25328 ; 245  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD10 0x0863
                            25329 ; 246  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD12 0x0864
                            25330 ; 247  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD13 0x0865
                            25331 ; 248  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD16 0x0866
                            25332 ; 249  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD17 0x0867
                            25333 ; 250  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD18 0x0868
                            25334 ; 251  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD23 0x0869
                            25335 ; 252  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD24 0x086A
                            25336 ; 253  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD25 0x086B
                            25337 ; 254  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD27 0x086C
                            25338 ; 255  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD28 0x086D
                            25339 ; 256  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD29 0x086E
                            25340 ; 257  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD30 0x086F
                            25341 ; 258  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD32 0x0870
                            25342 ; 259  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD33 0x0871
                            25343 ; 260  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD35 0x0872
                            25344 ; 261  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD36 0x0873
                            25345 ; 262  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD38 0x0874
                            25346 ; 263  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD42 0x0875
                            25347 ; 264  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD55 0x0876
                            25348 ; 265  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD56 0x0877
                            25349 ; 266  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD58 0x0878
                            25350 ; 267  |#define MMC_HAL_ERROR_BAD_CMD_RESPONSE_CMD59 0x0879
                            25351 ; 268  |
                            25352 ; 269  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD13 0x0880
                            25353 ; 270  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD22 0x0881
                            25354 ; 271  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD23 0x0882
                            25355 ; 272  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD41 0x0883
                            25356 ; 273  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD42 0x0884
                            25357 ; 274  |#define MMC_HAL_ERROR_SD_BAD_CMD_RESPONSE_ACMD51 0x0885
                            25358 ; 275  |
                            25359 ; 276  |//;;;;;;; < Library Error Codes > ;;;;;;;;
                            25360 ; 277  |//MATH errors...
                            25361 ; 278  |#define ERRZeroDivide 0x7FFFFF
                            25362 ; 279  |
                            25363 ; 280  |//Memory Pointer errors...
                            25364 ; 281  |#define INVALID_MEMORY_SPACE 0x900000
                            25365 ; 282  |//****************************************************************/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25366 ; 283  |#if (!defined(NOERROR))
                            25367 ; 284  |#define NOERROR 0
                            25368 ; 285  |#endif
                            25369 ; 286  |
                            25370 ; 287  |////Added by RAKS
                            25371 ; 288  |
                            25372 ; 289  |#define ERRProgram 0x911111
                            25373 ; 290  |#define ERRNoMedia 0x922222
                            25374 ; 291  |#define ERRHwFail 0x933333   
                            25375 ; 292  |#define ERRInvMedia 0x944444
                            25376 ; 293  |#define ERRBlkFail 0x955555
                            25377 ; 294  |#define ERRInvDataStatus 0x966666
                            25378 ; 295  |#define ERRWriteFail 0x977777
                            25379 ; 296  |#define ERRECCCorr 0x988888
                            25380 ; 297  |#define ERRECCFail 0x999999
                            25381 ; 298  |#define ERRZoneFull 0x9aaaaa
                            25382 ; 299  |#define ERR_PAGE_UNASSIGNED 0x9aaaaB   
                            25383 ; 300  |// Partition Table Error Codes.                 Note 9AAAAA used above and below.
                            25384 ; 301  |//invalid partition table signature. 
                            25385 ; 302  |#define ERRPartTableSignature 0x9AAAAA   
                            25386 ; 303  |//boot ID bad
                            25387 ; 304  |#define ERRBootID 0x9BBBBB   
                            25388 ; 305  |#define ERRBootTableSignature 0x9CCCCC   
                            25389 ; 306  |////Nothing was here : RAKS
                            25390 ; 307  |//JUMP instruction bad
                            25391 ; 308  |#define ERRBootJump 0x9DDDDD  
                            25392 ; 309  |//ID Byte bad
                            25393 ; 310  |#define ERRIDByte 0x9EEEEE  
                            25394 ; 311  |
                            25395 ; 312  |
                            25396 ; 313  |//****************************************************************
                            25397 ; 314  |//        < < <  EMC5600 FAT12 FileSystem  > > >
                            25398 ; 315  |//****************************************************************
                            25399 ; 316  |// Master ERROR File
                            25400 ; 317  |//****************************************************************/
                            25401 ; 318  |// FAT File System Error Codes
                            25402 ; 319  |// corrupt FAT
                            25403 ; 320  |#define FATCorrupt -1        
                            25404 ; 321  |// invalid FAT sector
                            25405 ; 322  |#define DIRInvlaidSector -2        
                            25406 ; 323  |
                            25407 ; 324  |#define FATwarningFreeCx 0x0AFCFC
                            25408 ; 325  |#define FATwarningEndOfChain 0x0AECEC
                            25409 ; 326  |#define FATwarningReservedCx 0x0A1111
                            25410 ; 327  |#define FATwarningBadCx 0x0ABCBC       
                            25411 ; 328  |//FATcxsFree==0 
                            25412 ; 329  |#define FATwarningNoFreeCxs 0x0A0F0F   
                            25413 ; 330  |#define FATwarningBoundaryCx 0x0A2222
                            25414 ; 331  |#define FATwarningWriteBackAborted 0x0A3333
                            25415 ; 332  |
                            25416 ; 333  |#define FATfailedReadPrimaryFAT 0x7F0000
                            25417 ; 334  |#define FATfailedWritePrimaryFAT 0x7FFFFF   
                            25418 ; 335  |#define FATfailedWriteSecondaryFAT 0x7F8888
                            25419 ; 336  |
                            25420 ; 337  |#define FATerrorNoFreeBlocks 0x80A0A0
                            25421 ; 338  |#define FATerrorTableOverFlow 0x80CCCC
                            25422 ; 339  |#define FATerrorClusterUnderFlow 0x80DDDD
                            25423 ; 340  |#define FATerrorClusterOverFlow 0x80EEEE
                            25424 ; 341  |//No Free Cxs on FAT Scan!
                            25425 ; 342  |#define FATerrorNoFreeCxs 0x80FFFF   
                            25426 ; 343  |
                            25427 ; 344  |#define MATHerrorNotPowerOf2 0x802222
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25428 ; 345  |
                            25429 ; 346  |#define MEDIAerrorFSNotSupported 0x810000
                            25430 ; 347  |#define MEDIAerrorMediaNotUsable 0x811111
                            25431 ; 348  |
                            25432 ; 349  |#define CXerrorValueOverFlow 0x82AAAA
                            25433 ; 350  |#define CXerrorValueUnderFlow 0x82BBBB
                            25434 ; 351  |
                            25435 ; 352  |#define HNDLerrorNoHandles 0x83AAAA
                            25436 ; 353  |#define HNDLerrorInvalidHandle 0x83BBBB
                            25437 ; 354  |#define HNDLerrorInvalidDevice 0x830D0D
                            25438 ; 355  |#define HNDLerrorIndexSect 0x83CCCC
                            25439 ; 356  |
                            25440 ; 357  |#define FCBwarningEndOfFile 0x84EFEF
                            25441 ; 358  |#define FCBerrorCXtoSect 0x84CCCC
                            25442 ; 359  |#define FCBerrorDiskFull 0x84DFDF
                            25443 ; 360  |
                            25444 ; 361  |#define SEEKprefix 0x85
                            25445 ; 362  |#define SEEKerrorAccessDenied 0x85ADAD
                            25446 ; 363  |#define SEEKerrorPassedBeginingOfFile 0x85BFBF
                            25447 ; 364  |#define SEEKerrorCurruptFCB 0x85CCCC
                            25448 ; 365  |#define SEEKerrorPassedEndOfFile 0x85EFEF
                            25449 ; 366  |
                            25450 ; 367  |#define READprefix 0x86
                            25451 ; 368  |#define READerrorMemoryOverFlow 0x860F0F
                            25452 ; 369  |#define READerrorInvalidBufferPntr 0x86BFBF
                            25453 ; 370  |#define READerrorInvalidByteCount 0x86BCBC
                            25454 ; 371  |#define READerrorAccessDenied 0x86ADAD
                            25455 ; 372  |#define READerrorFreeCx 0x860000
                            25456 ; 373  |#define READerrorEndOfChain 0x861111
                            25457 ; 374  |#define READerrorReservedCx 0x862222
                            25458 ; 375  |#define READerrorBadCx 0x863333
                            25459 ; 376  |
                            25460 ; 377  |#define WRITEprefix 0x87
                            25461 ; 378  |#define WRITEerrorMemoryOverFlow 0x870F0F
                            25462 ; 379  |#define WRITEerrorInvalidBufferPntr 0x87BFBF
                            25463 ; 380  |#define WRITEerrorInvalidByteCount 0x87BCBC
                            25464 ; 381  |#define WRITEerrorAccessDenied 0x87ADAD
                            25465 ; 382  |#define WRITEerrorFreeCx 0x870000
                            25466 ; 383  |#define WRITEerrorEndOfChain 0x871111
                            25467 ; 384  |#define WRITEerrorReservedCx 0x872222
                            25468 ; 385  |#define WRITEerrorBadCx 0x873333
                            25469 ; 386  |
                            25470 ; 387  |#define UTILprefix 0x88
                            25471 ; 388  |#define UTILerrorDeviceInvalid 0x88BDBD
                            25472 ; 389  |
                            25473 ; 390  |// Directory Error Codes
                            25474 ; 391  |
                            25475 ; 392  |// invalid DIR sector specified
                            25476 ; 393  |#define ERR_DIRInvalidSector 0xA00000  
                            25477 ; 394  |// PATH search string has invlaid directory
                            25478 ; 395  |#define ERR_DIRInvalidPath 0xA00001  
                            25479 ; 396  |#define ERR_DIR_ALREADY_EXISTS 0xA00002
                            25480 ; 397  |#define ERR_DIR_WRITE_FAILED 0xA00003
                            25481 ; 398  |#define ERR_DIR_NOT_EMPTY 0xA00003
                            25482 ; 399  |// Bad cluster number
                            25483 ; 400  |#define ERR_CLUSTER_OUT_OF_RANGE 0xA11111  
                            25484 ; 401  |// Can't open ROOT
                            25485 ; 402  |#define ERR_OPEN_ROOT 0xA22222  
                            25486 ; 403  |#define ERR_CLUSTER_FLAGGED_BAD 0xA33333 
                            25487 ; 404  |#define ERR_CLUSTER_UNREADABLE 0xA44444 
                            25488 ; 405  |#define ERR_SECTOR_UNREADABLE 0xA44441 
                            25489 ; 406  |// bad record number to read
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25490 ; 407  |#define ERR_INVLAID_DIR_REQUEST 0xA55555  
                            25491 ; 408  |// record requeste not in range
                            25492 ; 409  |#define ERR_ReadRecordRangeError 0xA66666  
                            25493 ; 410  |// record requeste past end of ROOT
                            25494 ; 411  |#define ERR_ReadPastEndOfROOT 0xA66660  
                            25495 ; 412  |// device number invalid
                            25496 ; 413  |#define ERR_BadDeviceNumber 0xA77777  
                            25497 ; 414  |// FCB Does not popint to a sub-Directory entry
                            25498 ; 415  |#define ERR_FCB_Not_SubDir 0xA88888  
                            25499 ; 416  |// Path specified is invalid
                            25500 ; 417  |#define ERR_INVLAID_PATH 0xA99999  
                            25501 ; 418  |#define ERR_FILE_NOT_FOUND 0xAAAAAA
                            25502 ; 419  |#define ERR_FILE_EXISTS 0xABBBBB
                            25503 ; 420  |#define ERR_DISK_FULL 0xACCCCC
                            25504 ; 421  |#define ERR_DIR_DEVICE_NOT_READY 0xACCCC0
                            25505 ; 422  |#define ERR_CX_ALLOCATION 0xADDDDD
                            25506 ; 423  |#define ERR_INVALID_MODE 0xAEEEEE
                            25507 ; 424  |
                            25508 ; 425  |#define ERR_DUPLICATE_FILE_NAME 0xAFFFFC
                            25509 ; 426  |#define ERR_FAT_WRITE_FAILED 0xAFFFFD
                            25510 ; 427  |#define ERR_CANT_DELETE_CHAIN 0xAFFFFE
                            25511 ; 428  |#define ERR_FAT_CHAIN_CORRUPT 0xAFFFFF
                            25512 ; 429  |// String Manipulation Error Codes
                            25513 ; 430  |#define ERR_END_OF_STRING 0xABBBB0
                            25514 ; 431  |
                            25515 ; 432  |#endif //@DEF(ERRORS_INC)
                            25516 ; 433  |
                            25517 
                            25519 
                            25520 ; 54   |
                            25521 ; 55   |///////////////////////////////////////////////////////////////////////////////
                            25522 ; 56   |// Typedefs
                            25523 ; 57   |///////////////////////////////////////////////////////////////////////////////
                            25524 ; 58   |
                            25525 ; 59   |typedef void (*MULTI_WRITE_CALLBACK_FUNCTION)(LONG lValue);
                            25526 ; 60   |
                            25527 ; 61   |#include "ddildl\ddildl_defs.h"
                            25528 
                            25530 
                            25531 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25532 ; 2    |// Copyright(C) SigmaTel, Inc. 2003-2005
                            25533 ; 3    |//
                            25534 ; 4    |// Filename: ddildl_defs.h
                            25535 ; 5    |// Description: 
                            25536 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25537 ; 7    |
                            25538 ; 8    |#ifndef _DDILDL_DEFS_H
                            25539 ; 9    |#define _DDILDL_DEFS_H
                            25540 ; 10   |
                            25541 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            25542 ; 12   |// Typedefs
                            25543 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            25544 ; 14   |
                            25545 ; 15   |typedef enum {
                            25546 ; 16   |  MediaStateUnknown,
                            25547 ; 17   |  MediaStateErased,
                            25548 ; 18   |  MediaStateAllocated
                            25549 ; 19   |} MEDIA_STATE, * P_MEDIA_STATE;
                            25550 ; 20   |
                            25551 ; 21   |typedef enum {
                            25552 ; 22   |    MediaTypeNand = 0,
                            25553 ; 23   |    MediaTypeMMC = 1,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25554 ; 24   |    MediaTypeHDD = 2,
                            25555 ; 25   |    MediaTypeRAM = 3
                            25556 ; 26   |} PHYSICAL_MEDIA_TYPE, * P_PHYSICAL_MEDIA_TYPE;
                            25557 ; 27   |
                            25558 ; 28   |typedef enum {
                            25559 ; 29   |    MediaInfoNumberOfDrives = 0,
                            25560 ; 30   |    MediaInfoSizeInBytes = 1,
                            25561 ; 31   |    MediaInfoAllocationUnitSizeInBytes = 2,
                            25562 ; 32   |    MediaInfoIsInitialized = 3,
                            25563 ; 33   |    MediaInfoMediaState = 4,
                            25564 ; 34   |    MediaInfoIsWriteProtected = 5,
                            25565 ; 35   |    MediaInfoPhysicalMediaType = 6,
                            25566 ; 36   |    MediaInfoSizeOfSerialNumberInBytes = 7,
                            25567 ; 37   |    MediaInfoSerialNumber = 8,
                            25568 ; 38   |    MediaInfoIsSystemMedia = 9,
                            25569 ; 39   |    MediaInfoIsMediaPresent = 10
                            25570 ; 40   |} LOGICAL_MEDIA_INFO, * P_LOGICAL_MEDIA_INFO;
                            25571 ; 41   |
                            25572 ; 42   |#ifdef MFG_TOOL
                            25573 ; 43   |  
                            25574 ; 44   |typedef enum {
                            25575 ; 45   |    SerialNoInfoSizeOfSerialNumberInBytes = 0,
                            25576 ; 46   |    SerialNoInfoSerialNumber = 1
                            25577 ; 47   |} SERIAL_NO_INFO, * P_SERIAL_NO_INFO;
                            25578 ; 48   |#endif
                            25579 ; 49   |
                            25580 ; 50   |typedef enum {
                            25581 ; 51   |    DriveInfoSectorSizeInBytes = 0,
                            25582 ; 52   |    DriveInfoEraseSizeInBytes = 1,
                            25583 ; 53   |    DriveInfoSizeInBytes = 2,
                            25584 ; 54   |    DriveInfoSizeInMegaBytes = 3,
                            25585 ; 55   |    DriveInfoSizeInSectors = 4,
                            25586 ; 56   |    DriveInfoType = 5,
                            25587 ; 57   |    DriveInfoTag = 6,
                            25588 ; 58   |    DriveInfoComponentVersion = 7,
                            25589 ; 59   |    DriveInfoProjectVersion = 8,
                            25590 ; 60   |    DriveInfoIsWriteProtected = 9,
                            25591 ; 61   |    DriveInfoSizeOfSerialNumberInBytes = 10,
                            25592 ; 62   |    DriveInfoSerialNumber = 11,
                            25593 ; 63   |    DriveInfoMediaPresent = 12,
                            25594 ; 64   |    DriveInfoMediaChange = 13,
                            25595 ; 65   |    DriveInfoSectorAllocation = 14
                            25596 ; 66   |} LOGICAL_DRIVE_INFO, * P_LOGICAL_DRIVE_INFO;
                            25597 ; 67   |
                            25598 ; 68   |#define DRIVE_TAG_STMPSYS_S         0x00        //!< player drive tag.
                            25599 ; 69   |#define DRIVE_TAG_HOSTLINK_S        0x01        //!< UsbMscMtp drive tag, old name was DRI
                                  VE_TAG_USBMSC_S. 
                            25600 ; 70   |#define DRIVE_TAG_RESOURCE_BIN      0x02        //!< player resource drive tag.
                            25601 ; 71   |#define DRIVE_TAG_EXTRA_S           0x03        //!< the host has 0x03 reserved for an ext
                                  ra system drive.
                            25602 ; 72   |// if you change line below, also change this equ: asm_DRIVE_TAG_RESOURCE1_BIN in player m
                                  ain.asm!! Values must match. 
                            25603 ; 73   |#define DRIVE_TAG_RESOURCE1_BIN (DRIVE_TAG_RESOURCE_BIN+0x10)//<! was just 0x04. old comme
                                  nt"the host has 0x04 reserved for an extra system drive." May17'06 JLN: correction: ChrisW says 0x
                                  10+resource.bin tag is tag for 2nd ver of resource.bin in new 2.61x post sdkrelease updater. 
                            25604 ; 74   |#define DRIVE_TAG_RESOURCE2_BIN (DRIVE_TAG_RESOURCE_BIN+0x20)// master has tag 0x22 (3rd c
                                  opy)
                            25605 ; 75   |#define DRIVE_TAG_OTGHOST_S         0x05        //!< the host has 0x05 reserved for OTG dr
                                  ive.
                            25606 ; 76   |#define DRIVE_TAG_HOSTRSC_BIN       0x06        //!< UsbMscMtp resource drive tag, old nam
                                  e was DRIVE_TAG_MTP_BIN.
                            25607 ; 77   |#define DRIVE_TAG_DATA              0x0A        //!< data drive tag.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25608 ; 78   |#define DRIVE_TAG_DATA_HIDDEN       0x0B        //!< hidden data drive tag, old name was D
                                  RIVE_TAG_HIDDEN
                            25609 ; 79   |#define DRIVE_TAG_BOOTMANAGER_S     0x50        //!< boot manager drive tag
                            25610 ; 80   |#define DRIVE_TAG_UPDATER_S         0xFF        //!< the host has 0xFF reserved for usbmsc
                                  .sb file used in recovery mode operation only.
                            25611 ; 81   |#define DRIVE_TAG_HOSTRSC1_BIN      0x16        //!< back up resource for hostrsrc.bin.
                            25612 ; 82   |#define DRIVE_TAG_HOSTRSC2_BIN      0x26        //!< MASTER COPY resource for hostrsrc.bin
                                  .
                            25613 ; 83   |// Do not use this enum... use the defs above.  We need to use defs so customers
                            25614 ; 84   |//  may extend the system drives without DDI source code.
                            25615 ; 85   |/*
                            25616 ; 86   |typedef enum {
                            25617 ; 87   |    ResourceBinDriveTag = 0x00,
                            25618 ; 88   |    BootManagerDriveTag = 0x50,
                            25619 ; 89   |    StmpSysDriveTag = 0x01,
                            25620 ; 90   |    UsbMscDriveTag = 0x02,
                            25621 ; 91   |    DataDriveTag = 0x0A
                            25622 ; 92   |} LOGICAL_DRIVE_TAG, * P_LOGICAL_DRIVE_TAG;
                            25623 ; 93   |*/
                            25624 ; 94   |
                            25625 ; 95   |typedef enum {
                            25626 ; 96   |    DriveTypeData = 0,
                            25627 ; 97   |    DriveTypeSystem = 1,
                            25628 ; 98   |    DriveTypeHidden = 2,
                            25629 ; 99   |    DriveTypeUnknown = 3
                            25630 ; 100  |} LOGICAL_DRIVE_TYPE, * P_LOGICAL_DRIVE_TYPE;
                            25631 
                            25638 
                            25639 ; 101  |
                            25640 ; 102  |typedef struct {
                            25641 ; 103  |    WORD wDriveNumber;          // In reference to the entire system
                            25642 ; 104  |    LOGICAL_DRIVE_TYPE Type;
                            25643 ; 105  |    WORD wTag;
                            25644 ; 106  |    DWORD dwSizeInBytes;
                            25645 ; 107  |    BOOL bRequired;
                            25646 ; 108  |} MEDIA_ALLOCATION_TABLE_ENTRY, * P_MEDIA_ALLOCATION_TABLE_ENTRY;
                            25647 
                            25655 
                            25656 ; 109  |
                            25657 ; 110  |typedef struct {
                            25658 ; 111  |    WORD wNumEntries;
                            25659 ; 112  |    MEDIA_ALLOCATION_TABLE_ENTRY Entry[MAX_MEDIA_TABLE_ENTRIES];
                            25660 ; 113  |} MEDIA_ALLOCATION_TABLE, * P_MEDIA_ALLOCATION_TABLE;
                            25661 ; 114  |
                            25662 ; 115  |
                            25663 ; 116  |#define TA6_ROM_REV_ID  6
                            25664 ; 117  |#define ROM_REV_ID  (*((WORD _X *)0xFA02) & 0x0F)
                            25665 ; 118  |
                            25666 ; 119  | 
                            25667 ; 120  |typedef union {
                            25668 ; 121  |
                            25669 ; 122  |    struct {
                            25670 ; 123  |        WORD MinorL      : 8;
                            25671 ; 124  |        WORD MinorH      : 8;
                            25672 ; 125  |        WORD MiddleL     : 8;
                            25673 ; 126  |        WORD MiddleH     : 8;
                            25674 ; 127  |        WORD MajorL      : 8;
                            25675 ; 128  |        WORD MajorH      : 8;
                            25676 ; 129  |        } PARTIAL_VERSION;
                            25677 ; 130  |        
                            25678 ; 131  |    DWORD   Version;        
                            25679 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25680 ; 133  |} SYSTEM_VERSION;
                            25681 ; 134  |
                            25682 ; 135  |
                            25683 ; 136  |#endif // #ifndef _DDILDL_DEFS_H
                            25684 
                            25686 
                            25687 ; 62   |
                            25688 ; 63   |///////////////////////////////////////////////////////////////////////////////
                            25689 ; 64   |// Prototypes
                            25690 ; 65   |// Note that these are prototypes for the highest level access to the DDI.
                            25691 ; 66   |//  The LDL steering mechanism converts the wLogMediaNumber & wLogDriveNumber
                            25692 ; 67   |//  parameters & passes pointers to the media/drive desctriptrs to the DDIs.
                            25693 ; 68   |///////////////////////////////////////////////////////////////////////////////
                            25694 ; 69   |RETCODE _reentrant MediaInit(WORD wLogMediaNumber);
                            25695 ; 70   |RETCODE _reentrant MediaAllocate(WORD wLogMediaNumber,
                            25696 
                            25704 
                            25705 ; 71   |    P_MEDIA_ALLOCATION_TABLE pMediaTable);
                            25706 ; 72   |RETCODE _reentrant MediaDiscoverAllocation(WORD wLogMediaNumber);
                            25707 ; 73   |RETCODE _reentrant MediaGetMediaTable(WORD wLogMediaNumber,
                            25708 ; 74   |    P_MEDIA_ALLOCATION_TABLE *pMediaTable);
                            25709 ; 75   |RETCODE _reentrant MediaGetInfo(WORD wLogMediaNumber, LOGICAL_MEDIA_INFO Type,
                            25710 
                            25724 
                            25725 ; 76   |    void * _Y pInfo);
                            25726 ; 77   |RETCODE _reentrant MediaErase(WORD wLogMediaNumber, WORD wMagicNumber);
                            25727 ; 78   |
                            25728 ; 79   |RETCODE _reentrant DriveInit(WORD wLogDriveNumber);
                            25729 ; 80   |RETCODE _reentrant DriveGetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            25730 
                            25748 
                            25749 ; 81   |    void * pInfo);
                            25750 ; 82   |RETCODE _reentrant DriveSetInfo(WORD wLogDriveNumber, LOGICAL_DRIVE_INFO Type,
                            25751 ; 83   |    void * pInfo);
                            25752 ; 84   |RETCODE _reentrant DriveReadSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            25753 
                            25757 
                            25758 ; 85   |    P_SECTOR_BUFFER pSectorData);
                            25759 ; 86   |RETCODE _reentrant DriveWriteSector(WORD wLogDriveNumber, DWORD dwSectorNumber,
                            25760 ; 87   |    P_SECTOR_BUFFER pSectorData);
                            25761 ; 88   |RETCODE _reentrant DriveMultiWriteSetup(WORD wLogDriveNumber,
                            25762 ; 89   |    DWORD dwStartSectorNumber, WORD wSectorCount,
                            25763 
                            25768 
                            25769 ; 90   |    MULTI_WRITE_CALLBACK_FUNCTION pCallBackFunction);
                            25770 ; 91   |RETCODE _reentrant DriveMultiWriteSector(WORD wLogDriveNumber,
                            25771 ; 92   |    P_SECTOR_BUFFER pSectorData, LONG lCallBackPassThru);
                            25772 ; 93   |RETCODE _reentrant DriveErase(WORD wLogDriveNumber, WORD wMagicNumber);
                            25773 ; 94   |RETCODE _reentrant DriveFlush(WORD wDriveNumber);
                            25774 ; 95   |
                            25775 ; 96   |RETCODE DdiInitAll(void);
                            25776 ; 97   |
                            25777 ; 98   |
                            25778 ; 99   |#endif // #ifndef _DDILDL_H
                            25779 
                            25781 
                            25782 ; 42   |#include "project.h" // mic bias config macros as input params for API call
                            25783 
                            25785 
                            25786 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25787 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            25788 ; 3    |//  Filename: project.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25789 ; 4    |//  Description: 
                            25790 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            25791 ; 6    |
                            25792 ; 7    |#if (!defined(_PROJECT_INC))
                            25793 ; 8    |#define _PROJECT_INC 1
                            25794 ; 9    |
                            25795 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            25796 ; 11   |#include "hwequ.h"
                            25797 ; 12   |#else 
                            25798 ; 13   |//include "regscodec.inc"
                            25799 ; 14   |#endif
                            25800 ; 15   |
                            25801 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            25802 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            25803 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            25804 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            25805 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            25806 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            25807 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            25808 ; 23   |
                            25809 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            25810 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            25811 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            25812 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            25813 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            25814 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            25815 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            25816 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            25817 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            25818 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            25819 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            25820 ; 35   |
                            25821 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            25822 ; 37   |// MEDIA DEFINITIONS
                            25823 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            25824 ; 39   |
                            25825 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            25826 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            25827 ; 42   |#if defined(NAND1)
                            25828 ; 43   |#define SM_INTERNAL_CHIPS 1
                            25829 ; 44   |#else 
                            25830 ; 45   |#if defined(NAND2)
                            25831 ; 46   |#define SM_INTERNAL_CHIPS 2
                            25832 ; 47   |#else 
                            25833 ; 48   |#if defined(NAND3)
                            25834 ; 49   |#define SM_INTERNAL_CHIPS 3
                            25835 ; 50   |#else 
                            25836 ; 51   |#if defined(NAND4)
                            25837 ; 52   |#define SM_INTERNAL_CHIPS 4
                            25838 ; 53   |#else 
                            25839 ; 54   |#define SM_INTERNAL_CHIPS 1
                            25840 ; 55   |#endif
                            25841 ; 56   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25842 ; 57   |#endif
                            25843 ; 58   |#endif
                            25844 ; 59   |
                            25845 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            25846 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            25847 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            25848 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            25849 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            25850 ; 65   |//*** comment out if active high ****
                            25851 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            25852 ; 67   |
                            25853 ; 68   |#if defined(SMEDIA)
                            25854 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            25855 ; 70   |#define NUM_SM_EXTERNAL 1
                            25856 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25857 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            25858 ; 73   |#else 
                            25859 ; 74   |#if defined(MMC)
                            25860 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            25861 ; 76   |#define NUM_SM_EXTERNAL 0
                            25862 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            25863 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            25864 ; 79   |#else 
                            25865 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            25866 ; 81   |#define NUM_SM_EXTERNAL 0
                            25867 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25868 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            25869 ; 84   |#endif
                            25870 ; 85   |#endif
                            25871 ; 86   |
                            25872 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            25873 ; 88   |// Mass Storage Class definitions
                            25874 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            25875 ; 90   |// Set to 0 if Composite Device build is desired.    
                            25876 ; 91   |#define MULTI_LUN_BUILD 1   
                            25877 ; 92   |
                            25878 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            25879 ; 94   |//  SCSI
                            25880 ; 95   |#if (MULTI_LUN_BUILD==0)
                            25881 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            25882 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            25883 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            25884 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            25885 ; 100  |  #else
                            25886 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            25887 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            25888 ; 103  |  #endif
                            25889 ; 104  |#else
                            25890 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            25891 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            25892 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            25893 ; 108  |  #else
                            25894 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            25895 ; 110  |  #endif
                            25896 ; 111  |#endif
                            25897 ; 112  |
                            25898 ; 113  |
                            25899 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            25900 ; 115  |
                            25901 ; 116  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25902 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            25903 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            25904 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            25905 ; 120  |#ifdef MMC
                            25906 ; 121  |#ifdef MTP_BUILD
                            25907 ; 122  |// --------------------
                            25908 ; 123  |// MTP and MMC
                            25909 ; 124  |// --------------------
                            25910 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            25911 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            25912 ; 127  |#else  // ifndef MTP_BUILD
                            25913 ; 128  |#ifdef STMP_BUILD_PLAYER
                            25914 ; 129  |// --------------------
                            25915 ; 130  |// Player and MMC
                            25916 ; 131  |// --------------------
                            25917 ; 132  |#else
                            25918 ; 133  |// --------------------
                            25919 ; 134  |// USBMSC and MMC
                            25920 ; 135  |// --------------------
                            25921 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            25922 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            25923 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            25924 ; 139  |#endif // ifdef MTP_BUILD
                            25925 ; 140  |#else  // ifndef MMC
                            25926 ; 141  |#ifdef MTP_BUILD
                            25927 ; 142  |// --------------------
                            25928 ; 143  |// MTP and NAND only
                            25929 ; 144  |// --------------------
                            25930 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            25931 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            25932 ; 147  |#else  // ifndef MTP_BUILD
                            25933 ; 148  |#ifdef STMP_BUILD_PLAYER
                            25934 ; 149  |// --------------------
                            25935 ; 150  |// Player and NAND only
                            25936 ; 151  |// --------------------
                            25937 ; 152  |#else
                            25938 ; 153  |// --------------------
                            25939 ; 154  |// USBMSC and NAND only
                            25940 ; 155  |// --------------------
                            25941 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            25942 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            25943 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            25944 ; 159  |#endif // ifdef MTP_BUILD
                            25945 ; 160  |#endif // ifdef MMC 
                            25946 ; 161  |
                            25947 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            25948 ; 163  |#if (defined(MTP_BUILD))
                            25949 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            25950 ; 165  |
                            25951 ; 166  |////!
                            25952 ; 167  |////! This varible holds the watchdog count for the store flush.
                            25953 ; 168  |////!
                            25954 ; 169  |///
                            25955 ; 170  |#include <types.h>
                            25956 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            25957 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            25958 ; 173  |#endif
                            25959 ; 174  |
                            25960 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            25961 ; 176  |// These are needed here for Mass Storage Class
                            25962 ; 177  |// Needs to be cleaned up
                            25963 ; 178  |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25964 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            25965 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            25966 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            25967 ; 182  |
                            25968 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            25969 ; 184  |
                            25970 ; 185  |#endif
                            25971 ; 186  |
                            25972 ; 187  |
                            25973 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            25974 ; 189  |// SmartMedia/NAND defs
                            25975 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            25976 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            25977 ; 192  |
                            25978 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            25979 ; 194  |// Sysloadresources defs
                            25980 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            25981 ; 196  |
                            25982 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            25983 ; 198  |// MMC defs
                            25984 ; 199  |#define MMC_MAX_PARTITIONS 1
                            25985 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            25986 ; 201  |
                            25987 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            25988 ; 203  |// SPI defs
                            25989 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            25990 ; 205  |
                            25991 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            25992 ; 207  |// Global media defs
                            25993 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            25994 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            25995 ; 210  |
                            25996 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            25997 ; 212  |// DO NOT CHANGE THESE!!!
                            25998 ; 213  |#define SM_MAX_PARTITIONS 4
                            25999 ; 214  |#define MAX_HANDLES 2
                            26000 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            26001 ; 216  |
                            26002 ; 217  |
                            26003 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            26004 ; 219  |// Battery LRADC Values 
                            26005 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            26006 ; 221  |// brownout trip point in mV (moved by RS)
                            26007 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            26008 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            26009 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            26010 ; 225  |//     audio recording to media.
                            26011 ; 226  |#define BATT_SAFETY_MARGIN 10
                            26012 ; 227  |
                            26013 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            26014 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            26015 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            26016 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            26017 ; 232  |
                            26018 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            26019 ; 234  |
                            26020 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            26021 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26022 ; 237  |#if (!defined(CLCD))
                            26023 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            26024 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            26025 ; 240  |#else 
                            26026 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            26027 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            26028 ; 243  |#endif
                            26029 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            26030 ; 245  |
                            26031 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            26032 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            26033 ; 248  |// See mp3 encoder overlay.
                            26034 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            26035 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            26036 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            26037 ; 252  |
                            26038 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            26039 ; 254  |// Voice recording filenames
                            26040 ; 255  |// number of digits in filename Vxxx.wav
                            26041 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            26042 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            26043 ; 258  |
                            26044 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            26045 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            26046 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            26047 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            26048 ; 263  |#if defined(DEVICE_3500)
                            26049 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            26050 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            26051 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            26052 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            26053 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26054 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            26055 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            26056 ; 271  |
                            26057 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            26058 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            26059 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            26060 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            26061 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            26062 ; 277  |
                            26063 ; 278  |#else 
                            26064 ; 279  |// STMP3410
                            26065 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            26066 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26067 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            26068 ; 283  |#endif
                            26069 ; 284  |
                            26070 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            26071 ; 286  |// Number of available soft timers
                            26072 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            26073 ; 288  |#if defined(SYNC_LYRICS)
                            26074 ; 289  |#define SOFT_TIMERS 10
                            26075 ; 290  |#else 
                            26076 ; 291  |#if defined(JPEG_DECODER)
                            26077 ; 292  |#define SOFT_TIMERS 10
                            26078 ; 293  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26079 ; 294  |#define SOFT_TIMERS 9
                            26080 ; 295  |#endif
                            26081 ; 296  |#endif
                            26082 ; 297  |
                            26083 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            26084 ; 299  |//  sizes
                            26085 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            26086 ; 301  |#if defined(MMC)
                            26087 ; 302  |#if defined(USE_PLAYLIST5)
                            26088 ; 303  |#define MENU_STACK_SIZE 1500
                            26089 ; 304  |#else 
                            26090 ; 305  |#define MENU_STACK_SIZE 1250
                            26091 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            26092 ; 307  |#else 
                            26093 ; 308  |#if defined(USE_PLAYLIST5)
                            26094 ; 309  |#define MENU_STACK_SIZE 1500
                            26095 ; 310  |#else 
                            26096 ; 311  |#define MENU_STACK_SIZE 1250
                            26097 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            26098 ; 313  |#endif //if @def('MMC')
                            26099 ; 314  |
                            26100 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            26101 ; 316  |// 
                            26102 ; 317  |#define STACK_L1_SIZE 750
                            26103 ; 318  |#define STACK_L2_SIZE 100
                            26104 ; 319  |#define STACK_L3_SIZE 160
                            26105 ; 320  |
                            26106 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            26107 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            26108 ; 323  |// is ok with switching code.
                            26109 ; 324  |#if defined(MTP_BUILD)
                            26110 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            26111 ; 326  |#endif
                            26112 ; 327  |
                            26113 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            26114 ; 329  |// maximum number of nested funclets 
                            26115 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            26116 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            26117 ; 332  |
                            26118 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            26119 ; 334  |//    LCD DEFINITIONS
                            26120 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            26121 ; 336  |
                            26122 ; 337  |#define SPACE_CHAR 0x000020          
                            26123 ; 338  |#define ZERO_CHAR 0x000030
                            26124 ; 339  |#define COLON_CHAR 0x00003A
                            26125 ; 340  |#define PERIOD_CHAR 0x00002E
                            26126 ; 341  |
                            26127 ; 342  |#if (defined(S6B33B0A_LCD))
                            26128 ; 343  |#define LCD_X_SIZE 128
                            26129 ; 344  |#define LCD_Y_SIZE 159
                            26130 ; 345  |#endif
                            26131 ; 346  |
                            26132 ; 347  |#if (defined(SED15XX_LCD))
                            26133 ; 348  |#define LCD_X_SIZE 128
                            26134 ; 349  |#define LCD_Y_SIZE 64
                            26135 ; 350  |#endif
                            26136 ; 351  |
                            26137 ; 352  |
                            26138 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            26139 ; 354  |//   Details on Customizing Contrast
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26140 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            26141 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            26142 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            26143 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            26144 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            26145 ; 360  |//   unless the ezact sequence is remembered.
                            26146 ; 361  |//   To find out what range your player supports: 
                            26147 ; 362  |//   change these equs to full range or comment out (full range is default)
                            26148 ; 363  |//;;;;;;
                            26149 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            26150 ; 365  |// recommended calibration using player -- uncomment 
                            26151 ; 366  |//;;;;;;
                            26152 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            26153 ; 368  |////////////////////////////
                            26154 ; 369  |#if (defined(DEMO_HW))
                            26155 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            26156 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            26157 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            26158 ; 373  |#else 
                            26159 ; 374  |
                            26160 ; 375  |#if (defined(S6B33B0A_LCD))
                            26161 ; 376  |#define LCD_MAX_CONTRAST 210
                            26162 ; 377  |#define LCD_MIN_CONTRAST 160    
                            26163 ; 378  |#endif
                            26164 ; 379  |
                            26165 ; 380  |#if (defined(SED15XX_LCD))
                            26166 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            26167 ; 382  |// Engineering board regs support range [17-37].
                            26168 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            26169 ; 384  |//   One default contrast range [24-42] works for both.
                            26170 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            26171 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            26172 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            26173 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            26174 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            26175 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            26176 ; 391  |
                            26177 ; 392  |#if (defined(NEWSHINGYIH))
                            26178 ; 393  |#define LCD_MAX_CONTRAST 250
                            26179 ; 394  |#define LCD_MIN_CONTRAST 0
                            26180 ; 395  |#else 
                            26181 ; 396  |//-----
                            26182 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            26183 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            26184 ; 399  |#define LCD_MAX_CONTRAST 250
                            26185 ; 400  |#define LCD_MIN_CONTRAST 0
                            26186 ; 401  |
                            26187 ; 402  |//=====
                            26188 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            26189 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            26190 ; 405  |//LCD_MAX_CONTRAST equ 42
                            26191 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            26192 ; 407  |
                            26193 ; 408  |#endif
                            26194 ; 409  |#endif
                            26195 ; 410  |
                            26196 ; 411  |#endif
                            26197 ; 412  |
                            26198 ; 413  |//////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26199 ; 414  |// The default value of the lcd contrast in % of range
                            26200 ; 415  |//   the default value is used when no settings.dat is available
                            26201 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            26202 ; 417  |
                            26203 ; 418  |#if (defined(S6B33B0A_LCD))
                            26204 ; 419  |// 60% of range is default value
                            26205 ; 420  |#define DEFAULT_CONTRAST 50 
                            26206 ; 421  |#endif
                            26207 ; 422  |
                            26208 ; 423  |#if (defined(SED15XX_LCD))
                            26209 ; 424  |// % of range is default value (was 60%)
                            26210 ; 425  |#define DEFAULT_CONTRAST 50 
                            26211 ; 426  |#endif
                            26212 ; 427  |
                            26213 ; 428  |
                            26214 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            26215 ; 430  |// make lower when doing calibration
                            26216 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            26217 ; 432  |
                            26218 ; 433  |
                            26219 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            26220 ; 435  |// For FFWD and RWND
                            26221 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            26222 ; 437  |#define SECONDS_TO_SKIP 1
                            26223 ; 438  |#define SECONDS_TO_SKIP1 3
                            26224 ; 439  |#define SECONDS_TO_SKIP2 6
                            26225 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            26226 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            26227 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26228 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            26229 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26230 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            26231 ; 446  |
                            26232 ; 447  |// For audible FFW/RWD
                            26233 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            26234 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            26235 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            26236 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            26237 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26238 ; 453  |#define LEVEL1_BOUNDARY 17 
                            26239 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26240 ; 455  |#define LEVEL2_BOUNDARY 33 
                            26241 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26242 ; 457  |#define LEVEL3_BOUNDARY 50 
                            26243 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            26244 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            26245 ; 460  |// Short Song Time, songs too short to play.
                            26246 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            26247 ; 462  |
                            26248 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            26249 ; 464  |// MP3 Sync Values
                            26250 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            26251 ; 466  |// # bytes to look for sync before marking it bad
                            26252 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            26253 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            26254 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            26255 ; 470  |// once we have sync'd, the isr should be called this frequently
                            26256 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            26257 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            26258 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            26259 ; 474  |
                            26260 ; 475  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26261 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            26262 ; 477  |//// Multi-Stage Volume Control Definitions
                            26263 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            26264 ; 479  |//// Use Multi-Stage Volume
                            26265 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            26266 ; 481  |
                            26267 ; 482  |//// Master Volume definitions
                            26268 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            26269 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            26270 ; 485  |
                            26271 ; 486  |//// DAC-Mode definitions
                            26272 ; 487  |//// Adjusts 0dB point
                            26273 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            26274 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            26275 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            26276 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            26277 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            26278 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            26279 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            26280 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            26281 ; 496  |
                            26282 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            26283 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            26284 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            26285 ; 500  |
                            26286 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            26287 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            26288 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            26289 ; 504  |
                            26290 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            26291 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            26292 ; 507  |
                            26293 ; 508  |
                            26294 ; 509  |//// Line In definitions (used for Line-In 1)
                            26295 ; 510  |//// 0dB point of the Line In
                            26296 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            26297 ; 512  |//// Minimum volume of Line In
                            26298 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            26299 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            26300 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            26301 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            26302 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            26303 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            26304 ; 519  |
                            26305 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            26306 ; 521  |//// 0dB point of the Line In
                            26307 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            26308 ; 523  |//// Minimum volume of Line In
                            26309 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            26310 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            26311 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            26312 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            26313 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            26314 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26315 ; 530  |
                            26316 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            26317 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            26318 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            26319 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            26320 ; 535  |
                            26321 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            26322 ; 537  |////
                            26323 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            26324 ; 539  |////
                            26325 ; 540  |///
                            26326 ; 541  |#include <types.h>
                            26327 ; 542  |extern volatile WORD g_wActivityState;
                            26328 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            26329 ; 544  |
                            26330 ; 545  |void _reentrant Init5VSense(void);
                            26331 ; 546  |void _reentrant ServiceDCDC(void);
                            26332 ; 547  |
                            26333 ; 548  |////////////////////////////////////////////////////////////////////////////
                            26334 ; 549  |//// JPEG Thumbnail Mode Setting
                            26335 ; 550  |//// number of column in thumbnail mode
                            26336 ; 551  |#define THUMBNAIL_X 2           
                            26337 ; 552  |//// number of row in  thumbnail mode
                            26338 ; 553  |#define THUMBNAIL_Y 2           
                            26339 ; 554  |//// thumbnail boundary offset x
                            26340 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            26341 ; 556  |//// thumbnail boundary offset y
                            26342 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            26343 ; 558  |
                            26344 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            26345 ; 560  |
                            26346 
                            26348 
                            26349 ; 43   |#include "micbias.h"
                            26350 
                            26352 
                            26353 ; 1    |// SigmaTel, Inc.  CopyRight (C) 2003    STMP SOC   
                            26354 ; 2    |// Filename: micbias.h
                            26355 ; 3    |
                            26356 ; 4    |
                            26357 ; 5    |_reentrant int EnableStmpGeneratedMicBias(int iLradcNum, int iMicBiasConfiguredResistorKOh
                                  ms);
                            26358 ; 6    |_reentrant int DisableStmpGeneratedMicBias(int a, int b, int c);
                            26359 ; 7    |
                            26360 
                            26362 
                            26363 ; 44   |#include "batterycharge.h"
                            26364 
                            26366 
                            26367 ; 1    |#ifndef __BATTERYCHARGE_H
                            26368 ; 2    |#define __BATTERYCHARGE_H
                            26369 ; 3    |
                            26370 ; 4    |//entry point for menus. function called via SysCallFunction()
                            26371 ; 5    |#ifdef STMP_BUILD_PLAYER
                            26372 ; 6    |_reentrant int BatteryChargeStateMachine(int a, int b, int *c);
                            26373 ; 7    |#else
                            26374 ; 8    |_reentrant void BatteryChargeStateMachine(void);
                            26375 ; 9    |#endif
                            26376 ; 10   |
                            26377 ; 11   |_reentrant WORD BatteryChargeInitialize(void);
                            26378 ; 12   |_reentrant void BatteryChargeDisableCharging(BOOL);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26379 ; 13   |_reentrant void BatteryChargeEnableCharging(void);
                            26380 ; 14   |_reentrant BOOL BatteryChargeIsCharging(void);
                            26381 ; 15   |_reentrant BOOL BatteryChargeIsTrickleCharging(void);
                            26382 ; 16   |
                            26383 ; 17   |_reentrant WORD BatteryChargeImplementationInitialize(void);
                            26384 ; 18   |_reentrant void BatteryChargeImplementationSample(BOOL);
                            26385 ; 19   |_reentrant WORD BatteryChargeImplementatonGetCurrentLimit(void);
                            26386 ; 20   |
                            26387 ; 21   |
                            26388 ; 22   |#endif 
                            26389 
                            26391 
                            26392 ; 45   |
                            26393 ; 46   |extern int g_ADCsource;
                            26394 ; 47   |
                            26395 ; 48   |int g_iRbrSetting = 0;
                            26396 
                            26397 
Y:0000                      26398         org     y,".ydatarecorderstatemachine",init:
                            26399 Fg_iRbrSetting:
Y:0000 000000               26400         dc      $000000
                            26403 
                            26404 ; 49   |_reentrant INT StopEncoder(void);
                            26405 ; 50   |_reentrant INT StartEncoderRecord(void);
                            26406 ; 51   |_reentrant void SysSetEncoder(WORD);
                            26407 ; 52   |
                            26408 ; 53   |
                            26409 ; 54   |_asmfunc void EncoderForceInit(void);
                            26410 ; 55   |_asmfunc void DecoderForceInit(void);
                            26411 ; 56   |
                            26412 ; 57   |_asmfunc MMCCheckWriteProtectWrapper(void*);
                            26413 ; 58   |
                            26414 ; 59   |extern _packed BYTE g_LastEncName[];
                            26415 ; 60   |
                            26416 ; 61   |volatile int g_bEncoderLowSpace = FALSE;
                            26417 
                            26418 Fg_bEncoderLowSpace:
Y:0001 000000               26419         dc      $000000
                            26422 
                            26423 ; 62   |WORD g_bWriteProtected = FALSE;
                            26424 
                            26425 Fg_bWriteProtected:
Y:0002 000000               26426         dc      $000000
                            26429 
                            26430 ; 63   |
                            26431 ; 64   |////////////////////////////////////////////////////////////////////////////////
                            26432 ; 65   |// Function:    InitRecorderStateMachine()
                            26433 ; 66   |// Description:
                            26434 ; 67   |// Inputs:      int a, int b, int c  Input params are currently unused.
                            26435 ; 68   |//              Mic bias macros from project.inc
                            26436 ; 69   |// Outputs:     int SUCCESS
                            26437 ; 70   |// Notes:
                            26438 ; 71   |////////////////////////////////////////////////////////////////////////////////
                            26439 ; 72   |_reentrant int InitRecorderStateMachine(int a, int b, int *c)
                            26440 ; 73   |{
                            26441 
P:0000                      26442         org     p,".ptextrecorderstatemachine":
                            26489 FInitRecorderStateMachine:
P:0000 055F7C         2    226490         movec   ssh,y:(r7)+
P:0001 205F00         2    426493         move    (r7)+
P:0002 205F00         2    626494         move    (r7)+
                            26506 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26507 ; 74   |    int LeftSource, RightSource;
                            26508 ; 75   |    a; b; c;
                            26509 ; 76   |
                            26510 ; 77   |    #if ENABLE_INTERNALLY_GENERATED_MICBIAS // project.inc
                            26511 ; 78   |    // Can enable mic bias here, but we now do that on voice menu entry
                            26512 ; 79   |    // to allow bias settling time. To record outside of voicemenu,
                            26513 ; 80   |    // its here but does nothing if already biased. Similar for disable in function below.
                                  
                            26514 ; 81   |    // Note that the mainmenu can also enable the mic bias & leave it on, if configured in
                                   project file.
                            26515 ; 82   |    // API internal mic bias counting semaphore check & increment is the mechanism.
                            26516 ; 83   |    // Pass config values from player's project.inc file
                            26517 ; 84   |    EnableStmpGeneratedMicBias(LRADC_NUM_FOR_MIC_BIAS, MICBIAS_CONFIGURED_RESISTOR_KOHMS);
                                  
                            26518 
P:0003 56F400 000001  3    926520         move    #>1,a
P:0005 57F400 000008  3   1226522         move    #>8,b
P:0007 0BF080 rrrrrr  6   1826524         jsr     FEnableStmpGeneratedMicBias
                            26526 
                            26527 ; 85   |    #endif
                            26528 ; 86   |
                            26529 ; 87   |    SysPostMessage(3,MIXER_ADC_SETLVL, CURRENTADCGAIN );
                            26530 
P:0009 47F400 040022  3   2126532         move    #262178,y1
P:000B 290300         2   2326533         move    #3,b0
P:000C 44F400 000F0F  3   2626534         move    #3855,x0
P:000E 4C5F00         2   2826535         move    x0,y:(r7)+
P:000F 4F5F00         2   3026537         move    y1,y:(r7)+
P:0010 595F00         2   3226539         move    b0,y:(r7)+
P:0011 0BF080 rrrrrr  6   3826541         jsr     FSysPostMessage
P:0013 3F0300         2   4026542         move    #3,n7
P:0014 000000         2   4226543         nop
P:0015 204700         2   4426544         move    (r7)-n7
                            26546 
                            26547 ; 88   |
                            26548 ; 89   |    // SysPostMessage(2,MIXER_ADC_UNMUTE);  moved this unmute until after both L&R channel
                                  s are enabled.
                            26549 ; 90   |        // power up adc
                            26550 ; 91   |    HW_MIXPWRDNR.B.PR0 = 0;
                            26551 
P:0016 0A7009 00FA0B  6   5026553         bclr    #9,x:$FA0B
                            26554 
                            26555 ; 92   |        HW_ADCCSR.B.CLKGT = 0;
                            26556 
P:0018 0A7017 00FB00  6   5626558         bclr    #23,x:$FB00
                            26559 
                            26560 ; 93   |
                            26561 ; 94   |
                            26562 ; 95   |    switch(g_ADCsource)
                            26563 
P:001A 5FF000 rrrrrr  3   5926565         move    y:Fg_ADCsource,b
P:001C 46F400 000002  3   6226566         move    #>2,y0
P:001E 46F45D 000001  3   6526567         cmp     y0,b    #>1,y0
P:0020 0AF0AA rrrrrr  6   7126568         jeq     L4
P:0022 20005D         2   7326569         cmp     y0,b
P:0023 0AF0A2 rrrrrr  6   7926570         jne     L5
                            26571 
                            26572 ; 96   |    {
                            26573 ; 97   |        case SOURCE_FM:
                            26574 ; 98   |                LeftSource = FM_LEFT_SOURCE;
                            26575 
P:0025 46F400 000400  3   8226577         move    #$400,y0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0027 77F400 FFFFFE  3   8526579         move    #-2,n7
P:0029 000000         2   8726580         nop
P:002A 4E6F00         4   9126581         move    y0,y:(r7+n7)
                            26584 
                            26585 ; 99   |                RightSource = FM_RIGHT_SOURCE;
                            26586 
P:002B 46F400 000004  3   9426588         move    #>4,y0
P:002D 045FA0         2   9626590         movec   m0,n7
P:002E 000000         2   9826591         nop
P:002F 4E6F00         4  10226592         move    y0,y:(r7+n7)
                            26595 
                            26596 ; 100  |#ifndef TUNER_STFM1000
                            26597 ; 101  |                SysPostMessage(2,MIXER_FM_UNMUTE);
                            26598 ; 102  |                        //Re-set ADC gain to reduce distortion when recording from FM
                            26599 ; 103  |                        // SysPostMessage(3,MIXER_ADC_SETLVL,HW_MIXADCGAINR_GL_06P0_SETMAS
                                  K|HW_MIXADCGAINR_GR_06P0_SETMASK);
                            26600 ; 104  |                        SysPostMessage(3,MIXER_ADC_SETLVL,HW_MIXADCGAINR_GL_00P0_SETMASK|H
                                  W_MIXADCGAINR_GR_00P0_SETMASK);
                            26601 ; 105  |                        //Can set record level here, but will override volume setting from
                                   FM Tuner
                            26602 ; 106  |                //SysPostMessage(3,MIXER_FM_SETLVL,HW_MIXLINE2INVR_GN_ZERO_SETMASK);
                            26603 ; 107  |#endif
                            26604 ; 108  |        break;
                            26605 
P:0030 0AF080 rrrrrr  6  10826607         jmp     L7
                            26608 
                            26609 ; 109  |
                            26610 ; 110  |        case SOURCE_LINEIN:
                            26611 ; 111  |                LeftSource = LINE1_LEFT_SOURCE;
                            26612 
P:0032 47F400 000400  3  11126614 L4:     move    #$400,y1
P:0034 77F400 FFFFFE  3  11426617         move    #-2,n7
P:0036 000000         2  11626618         nop
P:0037 4F6F00         4  12026619         move    y1,y:(r7+n7)
                            26622 
                            26623 ; 112  |                RightSource = LINE1_RIGHT_SOURCE;
                            26624 
P:0038 44F400 000004  3  12326626         move    #>4,x0
P:003A 045FA0         2  12526629         movec   m0,n7
P:003B 000000         2  12726630         nop
P:003C 4C6F00         4  13126631         move    x0,y:(r7+n7)
                            26634 
                            26635 ; 113  |                SysPostMessage(2,MIXER_LINE_UNMUTE);
                            26636 
P:003D 46F400 040014  3  13426638         move    #262164,y0
P:003F 4E5F00         2  13626639         move    y0,y:(r7)+
P:0040 290200         2  13826641         move    #2,b0
P:0041 595F00         2  14026642         move    b0,y:(r7)+
P:0042 0BF080 rrrrrr  6  14626644         jsr     FSysPostMessage
P:0044 205700         2  14826645         move    (r7)-
P:0045 205700         2  15026647         move    (r7)-
                            26649 
                            26650 ; 114  |           #if defined(DEVICE_3500)
                            26651 ; 115  |                //3500 define
                            26652 ; 116  |           #else
                            26653 ; 117  |                SysPostMessage(3,MIXER_LINE_SETLVL,HW_MIXLINE1INVR_GN_ZERO_SETMASK);
                            26654 ; 118  |           #endif
                            26655 ; 119  |                        //Re-set ADC gain to reduce distortion when recording from Line-In
                                  
                            26656 ; 120  |                        // SysPostMessage(3,MIXER_ADC_SETLVL,HW_MIXADCGAINR_GL_06P0_SETMAS
                                  K|HW_MIXADCGAINR_GR_06P0_SETMASK);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26657 ; 121  |                        SysPostMessage(3,MIXER_ADC_SETLVL,HW_MIXADCGAINR_GL_00P0_SETMASK|H
                                  W_MIXADCGAINR_GR_00P0_SETMASK);
                            26658 
P:0046 20001B         2  15226660         clr     b   
P:0047 5F5F00         2  15426661         move    b,y:(r7)+
P:0048 50F400 040022  3  15726663         move    #262178,a0
P:004A 585F00         2  15926664         move    a0,y:(r7)+
P:004B 290300         2  16126666         move    #3,b0
P:004C 595F00         2  16326667         move    b0,y:(r7)+
P:004D 0BF080 rrrrrr  6  16926669         jsr     FSysPostMessage
P:004F 3F0300         2  17126670         move    #3,n7
P:0050 000000         2  17326671         nop
P:0051 204700         2  17526672         move    (r7)-n7
                            26674 
                            26675 ; 122  |            break;
                            26676 
P:0052 0AF080 rrrrrr  6  18126678         jmp     L7
                            26679 
                            26680 ; 123  |
                            26681 ; 124  |        default:        //Default to Mic
                            26682 ; 125  |                        // Re-set ADC gain to reduce distortion when recording from mic.
                            26683 ; 126  |                        // stmp5204: Was 22.5dB but clipped; 16P5 dB clipped. 15.0 dB adc 
                                  amp gain gives full scale w/o clipping.
                            26684 ; 127  |                        SysPostMessage(3,MIXER_ADC_SETLVL,HW_MIXADCGAINR_GL_15P0_SETMASK|H
                                  W_MIXADCGAINR_GR_15P0_SETMASK);
                            26685 
P:0054 290300         2  18326687 L5:     move    #3,b0
P:0055 56F400 000A0A  3  18626688         move    #2570,a
P:0057 5E5F00         2  18826689         move    a,y:(r7)+
P:0058 46F400 040022  3  19126691         move    #262178,y0
P:005A 4E5F00         2  19326692         move    y0,y:(r7)+
P:005B 595F00         2  19526694         move    b0,y:(r7)+
P:005C 0BF080 rrrrrr  6  20126696         jsr     FSysPostMessage
P:005E 3F0300         2  20326697         move    #3,n7
P:005F 000000         2  20526698         nop
P:0060 204700         2  20726699         move    (r7)-n7
                            26701 
                            26702 ; 128  |
                            26703 ; 129  |                LeftSource = MIC_LEFT_SOURCE;
                            26704 
P:0061 250000         2  20926706         move    #0,x1
P:0062 77F400 FFFFFE  3  21226709         move    #-2,n7
P:0064 000000         2  21426710         nop
P:0065 4D6F00         4  21826711         move    x1,y:(r7+n7)
                            26714 
                            26715 ; 130  |                RightSource = MIC_RIGHT_SOURCE;
                            26716 
P:0066 290000         2  22026718         move    #0,b0
P:0067 045FA0         2  22226721         movec   m0,n7
P:0068 000000         2  22426722         nop
P:0069 596F00         4  22826723         move    b0,y:(r7+n7)
                            26726 
                            26727 ; 131  |                SysPostMessage(3,MIXER_MIC_SETLVL,ENCODERCURRENTMICROPHONEVOLUME);
                            26728 
P:006A 290800         2  23026730         move    #8,b0
P:006B 595F00         2  23226731         move    b0,y:(r7)+
P:006C 47F400 04000B  3  23526733         move    #262155,y1
P:006E 4F5F00         2  23726734         move    y1,y:(r7)+
P:006F 290300         2  23926736         move    #3,b0
P:0070 595F00         2  24126737         move    b0,y:(r7)+
P:0071 0BF080 rrrrrr  6  24726739         jsr     FSysPostMessage
P:0073 3F0300         2  24926740         move    #3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0074 000000         2  25126741         nop
P:0075 204700         2  25326742         move    (r7)-n7
                            26744 
                            26745 ; 132  |                SysPostMessage(2,MIXER_MIC_UNMUTE);
                            26746 
P:0076 290200         2  25526748         move    #2,b0
P:0077 45F400 04000D  3  25826749         move    #262157,x1
P:0079 4D5F00         2  26026750         move    x1,y:(r7)+
P:007A 595F00         2  26226752         move    b0,y:(r7)+
P:007B 0BF080 rrrrrr  6  26826754         jsr     FSysPostMessage
P:007D 205700         2  27026755         move    (r7)-
P:007E 205700         2  27226757         move    (r7)-
                            26759 
                            26760 ; 133  |                SysPostMessage(2,MIXER_MIC_BOOST);
                            26761 
P:007F 51F400 04000E  3  27526763         move    #262158,b0
P:0081 595F00         2  27726764         move    b0,y:(r7)+
P:0082 290200         2  27926766         move    #2,b0
P:0083 595F00         2  28126767         move    b0,y:(r7)+
P:0084 0BF080 rrrrrr  6  28726769         jsr     FSysPostMessage
P:0086 205700         2  28926770         move    (r7)-
P:0087 205700         2  29126772         move    (r7)-
                            26774 
                            26775 ; 134  |                break;
                            26776 ; 135  |     }
                            26777 ; 136  |
                            26778 ; 137  |#ifdef TUNER_STFM1000
                            26779 ; 138  |        if (g_ADCsource != SOURCE_FM)
                            26780 
P:0088 5EF000 rrrrrr  3  29426782 L7:     move    y:Fg_ADCsource,a
P:008A 44F400 000001  3  29726783         move    #>1,x0
P:008C 200045         2  29926784         cmp     x0,a
P:008D 0AF0AA rrrrrr  6  30526785         jeq     L8
                            26786 
                            26787 ; 139  |#endif
                            26788 ; 140  |    SysPostMessage(4,MIXER_REC_SELECT,LeftSource,RightSource);
                            26789 
P:008F 045FA0         2  30726791         movec   m0,n7
P:0090 000000         2  30926792         nop
P:0091 5CEF00         4  31326793         move    y:(r7+n7),a1
P:0092 5C5F00         2  31526796         move    a1,y:(r7)+
P:0093 77F400 FFFFFD  3  31826799         move    #-3,n7
P:0095 000000         2  32026800         nop
P:0096 5EEF00         4  32426801         move    y:(r7+n7),a
P:0097 5E5F00         2  32626804         move    a,y:(r7)+
P:0098 46F400 040025  3  32926807         move    #262181,y0
P:009A 4E5F00         2  33126808         move    y0,y:(r7)+
P:009B 290400         2  33326810         move    #4,b0
P:009C 595F00         2  33526811         move    b0,y:(r7)+
P:009D 0BF080 rrrrrr  6  34126813         jsr     FSysPostMessage
P:009F 3F0400         2  34326814         move    #4,n7
P:00A0 000000         2  34526815         nop
P:00A1 204700         2  34726816         move    (r7)-n7
                            26818 
                            26819 ; 141  |        SysWaitOnEvent(0,0,1); // let the modules run to process the messages
                            26820 
P:00A2 300000         2  34926822 L8:     move    #0,r0
P:00A3 200013         2  35126823         clr     a   
P:00A4 57F400 000001  3  35426824         move    #>1,b
P:00A6 0BF080 rrrrrr  6  36026825         jsr     SysWaitOnEvent
                            26826 
                            26827 ; 142  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 440

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26828 ; 143  |    g_iEncCurrentSeconds = 0;
                            26829 
P:00A8 20001B         2  36226831         clr     b   
P:00A9 5D7000 rrrrrr  3  36526832         move    b1,y:Fg_iEncCurrentSeconds
                            26833 
                            26834 ; 144  |    StartEncoderRecord();
                            26835 
P:00AB 0BF080 rrrrrr  6  37126837         jsr     FStartEncoderRecord
                            26838 
                            26839 ; 145  |    return 0;
                            26840 
P:00AD 200013         2  37326842         clr     a   
P:00AE 218E00         2  37526843         move    a1,a
                            26844 
                            26845 ; 146  |}
                            26846 
P:00AF 205700         2  37726848         move    (r7)-
P:00B0 205700         2  37926849         move    (r7)-
P:00B1 05FF7C         4  38326851         movec   y:-(r7),ssh
P:00B2 000000         2  38526854         nop
P:00B3 00000C         4  38926855         rts
                            26857 
                            26858 ; 147  |
                            26859 ; 148  |
                            26860 ; 149  |////////////////////////////////////////////////////////////////////////////////
                            26861 ; 150  |// Function:    ExitRecorderStateMachine()
                            26862 ; 151  |// Description: Powers down adc. Mutes adc source. Disables mic bias if requested.
                            26863 ; 152  |// Inputs:      int a, int b, int *c  Input params are currently unused.
                            26864 ; 153  |// Outputs:     int SUCCESS
                            26865 ; 154  |// Notes:
                            26866 ; 155  |////////////////////////////////////////////////////////////////////////////////
                            26867 ; 156  |_reentrant int ExitRecorderStateMachine(int a, int b, int *c)
                            26868 ; 157  |{
                            26869 
                            26874 FExitRecorderStateMachine:
P:00B4 055F7C         2  39126875         movec   ssh,y:(r7)+
                            26884 
                            26885 ; 158  |    a; b; c;
                            26886 ; 159  |
                            26887 ; 160  |        // power down adc
                            26888 ; 161  |    HW_MIXPWRDNR.B.PR0 = 1;
                            26889 
P:00B5 0A7029 00FA0B  6  39726891         bset    #9,x:$FA0B
                            26892 
                            26893 ; 162  |        HW_ADCCSR.B.CLKGT = 0;
                            26894 
P:00B7 0A7017 00FB00  6  40326896         bclr    #23,x:$FB00
                            26897 
                            26898 ; 163  |
                            26899 ; 164  |        StopEncoder();
                            26900 
P:00B9 0BF080 rrrrrr  6  40926902         jsr     FStopEncoder
                            26906 
                            26907 ; 165  |
                            26908 ; 166  |    switch(g_ADCsource)
                            26909 
P:00BB 5FF000 rrrrrr  3  41226911         move    y:Fg_ADCsource,b
P:00BD 46F400 000002  3  41526912         move    #>2,y0
P:00BF 46F45D 000001  3  41826913         cmp     y0,b    #>1,y0
P:00C1 0AF0AA rrrrrr  6  42426914         jeq     L10
P:00C3 20005D         2  42626915         cmp     y0,b
P:00C4 0AF0A2 rrrrrr  6  43226916         jne     L11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 441

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26917 
                            26918 ; 167  |    {
                            26919 ; 168  |        case SOURCE_FM:
                            26920 ; 169  |#ifdef TUNER_STFM1000
                            26921 ; 170  |                if(g_iCurrentMenu != MENU_FMTUNER) //i.e. if recording from fmtuner then d
                                  on't mute as
                            26922 
P:00C6 5FF000 rrrrrr  3  43526924         move    y:Fg_iCurrentMenu,b
P:00C8 46F400 000002  3  43826925         move    #>2,y0
P:00CA 20005D         2  44026926         cmp     y0,b
P:00CB 0AF0AA rrrrrr  6  44626927         jeq     L14
                            26928 
                            26929 ; 171  |                                                                                          
                                   //             you like to continue listening
                            26930 ; 172  |                                SysPostMessage(2,MIXER_FM_MUTE);
                            26931 
P:00CD 47F400 040018  3  44926933         move    #262168,y1
P:00CF 4F5F00         2  45126934         move    y1,y:(r7)+
P:00D0 20C900         2  45326936         move    y0,b0
P:00D1 595F00         2  45526937         move    b0,y:(r7)+
P:00D2 0BF080 rrrrrr  6  46126939         jsr     FSysPostMessage
P:00D4 205700         2  46326940         move    (r7)-
P:00D5 205700         2  46526942         move    (r7)-
                            26944 
                            26945 ; 173  |#endif
                            26946 ; 174  |                        break;
                            26947 
P:00D6 0AF080 rrrrrr  6  47126949         jmp     L14
                            26950 
                            26951 ; 175  |
                            26952 ; 176  |        case SOURCE_LINEIN:
                            26953 ; 177  |                SysPostMessage(2,MIXER_LINE_MUTE);
                            26954 
P:00D8 55F400 040013  3  47426956 L10:    move    #262163,b1
P:00DA 5D5F00         2  47626957         move    b1,y:(r7)+
P:00DB 290200         2  47826959         move    #2,b0
P:00DC 595F00         2  48026960         move    b0,y:(r7)+
P:00DD 0BF080 rrrrrr  6  48626962         jsr     FSysPostMessage
P:00DF 205700         2  48826963         move    (r7)-
P:00E0 205700         2  49026965         move    (r7)-
                            26967 
                            26968 ; 178  |            break;
                            26969 
P:00E1 0AF080 rrrrrr  6  49626971         jmp     L14
                            26972 
                            26973 ; 179  |
                            26974 ; 180  |        default:        //Default to Mic
                            26975 ; 181  |                SysPostMessage(2,MIXER_MIC_MUTE);
                            26976 
P:00E3 56F400 04000C  3  49926978 L11:    move    #262156,a
P:00E5 5E5F00         2  50126979         move    a,y:(r7)+
P:00E6 290200         2  50326981         move    #2,b0
P:00E7 595F00         2  50526982         move    b0,y:(r7)+
P:00E8 0BF080 rrrrrr  6  51126984         jsr     FSysPostMessage
P:00EA 205700         2  51326985         move    (r7)-
P:00EB 205700         2  51526987         move    (r7)-
                            26989 
                            26990 ; 182  |                break;
                            26991 ; 183  |     }
                            26992 ; 184  |
                            26993 ; 185  |    SysPostMessage(2,MIXER_ADC_MUTE);
                            26994 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 442

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00EC 290200         2  51726996 L14:    move    #2,b0
P:00ED 46F400 040023  3  52026997         move    #262179,y0
P:00EF 4E5F00         2  52226998         move    y0,y:(r7)+
P:00F0 595F00         2  52427000         move    b0,y:(r7)+
P:00F1 0BF080 rrrrrr  6  53027002         jsr     FSysPostMessage
P:00F3 205700         2  53227003         move    (r7)-
P:00F4 205700         2  53427005         move    (r7)-
                            27007 
                            27008 ; 186  |    SysPostMessage(2,DISABLE_RIGHT_CH);
                            27009 
P:00F5 290200         2  53627011         move    #2,b0
P:00F6 46F400 040028  3  53927012         move    #262184,y0
P:00F8 4E5F00         2  54127013         move    y0,y:(r7)+
P:00F9 595F00         2  54327015         move    b0,y:(r7)+
P:00FA 0BF080 rrrrrr  6  54927017         jsr     FSysPostMessage
P:00FC 205700         2  55127018         move    (r7)-
P:00FD 205700         2  55327020         move    (r7)-
                            27022 
                            27023 ; 187  |
                            27024 ; 188  |
                            27025 ; 189  |    #if ENABLE_INTERNALLY_GENERATED_MICBIAS // project.inc
                            27026 ; 190  |    // Can disable internally generated mic bias here although we currently disable on voi
                                  ce menu exit
                            27027 ; 191  |    // per long bias settling time. API internal counting semaphore decrements & checks to
                                   handle all cases.
                            27028 ; 192  |    // Reduces current consumption through mic by removing mic bias while not recording (i
                                  f not api users remain).
                            27029 ; 193  |    DisableStmpGeneratedMicBias(0,0,0);
                            27030 
P:00FE 200013         2  55527032         clr     a   
P:00FF 20001B         2  55727033         clr     b   
P:0100 240000         2  55927034         move    #0,x0
P:0101 0BF080 rrrrrr  6  56527035         jsr     FDisableStmpGeneratedMicBias
                            27036 
                            27037 ; 194  |    #endif
                            27038 ; 195  |
                            27039 ; 196  |#ifdef TUNER_STFM1000
                            27040 ; 197  |#ifndef USE_PLAYLIST3
                            27041 ; 198  |    SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_Initialize,((g_ADCsource==SOURCE_FM) &
                                  &(g_iCurrentMenu == MENU_FMTUNER)),0,0);
                            27042 ; 199  |#else
                            27043 ; 200  |        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,ML_browsing_app_init,((g_ADCsour
                                  ce==SOURCE_FM) &&(g_iCurrentMenu == MENU_FMTUNER)),0,0);
                            27044 
P:0103 5EF000 rrrrrr  3  56827046         move    y:Fg_ADCsource,a
P:0105 44F400 000001  3  57127047         move    #>1,x0
P:0107 200045         2  57327048         cmp     x0,a
P:0108 0AF0A2 rrrrrr  6  57927049         jne     L15
P:010A 5FF000 rrrrrr  3  58227050         move    y:Fg_iCurrentMenu,b
P:010C 56F400 000002  3  58527051         move    #>2,a
P:010E 20000D         2  58727052         cmp     a,b
P:010F 2F0000         2  58927053         move    #0,b
P:0110 0AF0A2 rrrrrr  6  59527054         jne     L16
P:0112 200049         2  59727055 L15:    tfr     x0,b
P:0113 340000         2  59927056 L16:    move    #0,r4
P:0114 240000         2  60127057         move    #0,x0
P:0115 56F400 000011  3  60427058         move    #>17,a
P:0117 60F400 rrrrrr  3  60727059         move    #FML_browsing_app_init,r0
P:0119 0BF080 rrrrrr  6  61327060         jsr     SysCallFunction
                            27061 
                            27062 ; 201  |#endif
                            27063 ; 202  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 443

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27064 ; 203  |#ifndef USE_PLAYLIST3
                            27065 ; 204  |    SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_Initialize,0,0,0);
                            27066 ; 205  |#else
                            27067 ; 206  |        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,ML_browsing_app_init,0,0,0);
                            27068 ; 207  |#endif
                            27069 ; 208  |#endif
                            27070 ; 209  |
                            27071 ; 210  |//#ifndef USE_PLAYLIST3
                            27072 ; 211  |//#ifdef TUNER_STFM1000
                            27073 ; 212  |//    SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_Initialize,((g_ADCsource==SOURCE_FM)
                                   &&(g_iCurrentMenu == MENU_FMTUNER)),0,0);
                            27074 ; 213  |//#else
                            27075 ; 214  |//    SysCallFunction(RSRC_PLAYLIST_CODEBANK,Playlist_Initialize,0,0,0);
                            27076 ; 215  |//#endif
                            27077 ; 216  |//#endif
                            27078 ; 217  |        return 0;
                            27079 
P:011B 200013         2  61527081         clr     a   
                            27082 
                            27083 ; 218  |}
                            27084 
P:011C 05FF7C         4  61927086         movec   y:-(r7),ssh
P:011D 000000         2  62127089         nop
P:011E 00000C         4  62527090         rts
                            27092 
                            27093 ; 219  |
                            27094 ; 220  |
                            27095 ; 221  |_reentrant int HandleRecorderStateMachine(int iEvent, int b, int *pMessagePtr)
                            27096 ; 222  |{
                            27097 
                            27102 FHandleRecorderStateMachine:
P:011F 055F7C         2  62727103         movec   ssh,y:(r7)+
P:0120 205F00         2  62927106         move    (r7)+
P:0121 205F00         2  63127107         move    (r7)+
                            27191 
                            27192 ; 223  |    union DisplayHints DisplayHint;
                            27193 ; 224  |    int rtn=0;
                            27194 ; 225  |    union EventTypes *pMsg = (union EventTypes * )pMessagePtr;
                            27195 
P:0122 045FA0         2  63327197         movec   m0,n7
P:0123 000000         2  63527198         nop
P:0124 686F00         4  63927199         move    r0,y:(r7+n7)
                            27201 
                            27202 ; 226  |    b;
                            27203 ; 227  |    DisplayHint.I = 0;
                            27204 
P:0125 20001B         2  64127206         clr     b   
P:0126 77F400 FFFFFE  3  64427207         move    #-2,n7
P:0128 000000         2  64627208         nop
P:0129 5D6F00         4  65027209         move    b1,y:(r7+n7)
                            27210 
                            27211 ; 228  |    switch (iEvent)
                            27212 
P:012A 46F400 000002  3  65327214         move    #>2,y0
P:012C 46F455 000008  3  65627215         cmp     y0,a    #>8,y0
P:012E 0AF0AA rrrrrr  6  66227216         jeq     L91
P:0130 200055         2  66427217         cmp     y0,a
P:0131 0AF0A2 rrrrrr  6  67027218         jne     L114
                            27219 
                            27220 ; 229  |    {
                            27221 ; 230  |        case EVENT_BUTTON:
                            27222 ; 231  |                switch(pMsg->Button.wButtonEvent)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 444

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27223 
P:0133 045FA0         2  67227225         movec   m0,n7
P:0134 000000         2  67427226         nop
P:0135 6EEF00         4  67827227         move    y:(r7+n7),r6
P:0136 000000         2  68027228         nop
P:0137 5FE600         2  68227229         move    y:(r6),b
P:0138 56F400 000019  3  68527231         move    #>25,a
P:013A 2B0000         2  68727232         move    #0,b2
P:013B 56F40D 00001B  3  69027233         cmp     a,b     #>27,a
P:013D 0AF0AA rrrrrr  6  69627234         jeq     L85
P:013F 56F40D 000004  3  69927235         cmp     a,b     #>4,a
P:0141 0AF0AA rrrrrr  6  70527236         jeq     L86
P:0143 20000D         2  70727237         cmp     a,b
P:0144 0AF0A2 rrrrrr  6  71327238         jne     L91
                            27239 
                            27240 ; 232  |                {
                            27241 ; 233  |            case PR_MENU:
                            27242 ; 234  |            case PR_STOP:
                            27243 ; 235  |                                if (g_wEncoderSR & ENCODER_PAUSED)
                            27244 
P:0146 55F000 rrrrrr  3  71627246 L85:    move    x:Fg_wEncoderSR,b1
P:0148 46F400 000020  3  71927247         move    #>$20,y0
P:014A 20005E         2  72127248         and     y0,b
P:014B 21AF00         2  72327249         move    b1,b
P:014C 2B0000         2  72527250         move    #0,b2
P:014D 20000B         2  72727251         tst     b
P:014E 0AF0AA rrrrrr  6  73327252         jeq     L91
                            27253 
                            27254 ; 236  |                                {
                            27255 ; 237  |                                SysPostMessage(2,ENCODER_RECORD);
                            27256 ; 238  |                        SysWaitOnEvent(0,0,0);
                            27257 ; 239  |                                }
                            27258 ; 240  |                 break;
                            27259 
P:0150 0AF080 rrrrrr  6  73927261         jmp     L88
                            27262 
                            27263 ; 241  |            case PR_RECORD:
                            27264 ; 242  |                                if (g_wEncoderSR & ENCODER_RECORDING)    // mute to reduce
                                   clicking
                            27265 
P:0152 56F000 rrrrrr  3  74227267 L86:    move    x:Fg_wEncoderSR,a
P:0154 44F400 001000  3  74527269         move    #$1000,x0
P:0156 200046         2  74727270         and     x0,a
P:0157 2A0000         2  74927271         move    #0,a2
P:0158 200003         2  75127272         tst     a
P:0159 0AF0AA rrrrrr  6  75727273         jeq     L88
                            27274 
                            27275 ; 243  |                                {
                            27276 ; 244  |                                    SysPostMessage(2,MIXER_MIC_MUTE);
                            27277 
P:015B 51F400 04000C  3  76027279         move    #262156,b0
P:015D 595F00         2  76227280         move    b0,y:(r7)+
P:015E 290200         2  76427282         move    #2,b0
P:015F 595F00         2  76627283         move    b0,y:(r7)+
P:0160 0BF080 rrrrrr  6  77227285         jsr     FSysPostMessage
P:0162 205700         2  77427286         move    (r7)-
P:0163 205700         2  77627288         move    (r7)-
                            27290 
                            27291 ; 245  |                        SysWaitOnEvent(0,0,0);
                            27292 
P:0164 300000         2  77827294         move    #0,r0
P:0165 200013         2  78027295         clr     a   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 445

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0166 20001B         2  78227296         clr     b   
P:0167 0BF080 rrrrrr  6  78827297         jsr     SysWaitOnEvent
P:0169 260100         2  79027299 L88:    move    #<1,y0
P:016A 4E5F00         2  79227300         move    y0,y:(r7)+
P:016B 290200         2  79427302         move    #2,b0
P:016C 595F00         2  79627303         move    b0,y:(r7)+
P:016D 0BF080 rrrrrr  6  80227305         jsr     FSysPostMessage
P:016F 205700         2  80427306         move    (r7)-
P:0170 205700         2  80627308         move    (r7)-
P:0171 300000         2  80827311         move    #0,r0
P:0172 200013         2  81027312         clr     a   
P:0173 20001B         2  81227313         clr     b   
P:0174 0BF080 rrrrrr  6  81827314         jsr     SysWaitOnEvent
                            27315 
                            27316 ; 246  |                                }
                            27317 ; 247  |                        SysPostMessage(2,ENCODER_RECORD);
                            27318 ; 248  |                SysWaitOnEvent(0,0,0);
                            27319 ; 249  |                 break;
                            27320 ; 250  |            default:
                            27321 ; 251  |                 break;
                            27322 ; 252  |            }
                            27323 ; 253  |        case EVENT_MESSAGE:
                            27324 ; 254  |            switch(pMsg->Message.wMsgCommand)   // DVRWARN
                            27325 
P:0176 045FA0         2  82027327 L91:    movec   m0,n7
P:0177 000000         2  82227328         nop
P:0178 6EEF00         4  82627329         move    y:(r7+n7),r6
P:0179 000000         2  82827330         nop
P:017A 045E15         4  83227331         lua     (r6)+,r5
P:017B 000000         2  83427334         nop
P:017C 5FE500         2  83627335         move    y:(r5),b
P:017D 56F400 06000B  3  83927336         move    #393227,a
P:017F 2B0000         2  84127337         move    #0,b2
P:0180 56F40D 008003  3  84427338         cmp     a,b     #32771,a
P:0182 0AF0AA rrrrrr  6  85027339         jeq     L96
P:0184 56F40D 060003  3  85327340         cmp     a,b     #393219,a
P:0186 0AF0AA rrrrrr  6  85927341         jeq     L97
P:0188 56F40D 06000E  3  86227342         cmp     a,b     #393230,a
P:018A 0AF0AA rrrrrr  6  86827343         jeq     L98
P:018C 56F40D 06001A  3  87127344         cmp     a,b     #393242,a
P:018E 0AF0AA rrrrrr  6  87727345         jeq     L99
P:0190 56F40D 06001D  3  88027346         cmp     a,b     #393245,a
P:0192 0AF0AA rrrrrr  6  88627347         jeq     L100
P:0194 56F40D 060002  3  88927348         cmp     a,b     #393218,a
P:0196 0AF0AA rrrrrr  6  89527349         jeq     L101
P:0198 20000D         2  89727350         cmp     a,b
P:0199 0AF0A2 rrrrrr  6  90327351         jne     L114
                            27352 
                            27353 ; 255  |            {
                            27354 ; 256  |            case MENU_RECORDER_STATE_CHNG:
                            27355 ; 257  |                                switch (pMsg->Message.wMsgParms[0])
                            27356 
P:019B 3E0200         2  90527358         move    #2,n6
P:019C 000000         2  90727359         nop
P:019D 204E00         2  90927360         move    (r6)+n6
P:019E 5FE600         2  91127362         move    y:(r6),b
P:019F 56F400 002000  3  91427363         move    #8192,a
P:01A1 2B0000         2  91627364         move    #0,b2
P:01A2 56F40D 008002  3  91927365         cmp     a,b     #32770,a
P:01A4 0AF0AA rrrrrr  6  92527366         jeq     L94
P:01A6 56F40D 004000  3  92827367         cmp     a,b     #16384,a
P:01A8 0AF0AA rrrrrr  6  93427368         jeq     L95
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 446

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01AA 20000D         2  93627369         cmp     a,b
P:01AB 0AF0A2 rrrrrr  6  94227370         jne     L114
                            27371 
                            27372 ; 258  |                                {
                            27373 ; 259  |                                        case RECORDER_RESUME:
                            27374 ; 260  |                                DisplayHint.bits.PlayState = TRUE;
                            27375 
P:01AD 77F400 FFFFFE  3  94527377         move    #-2,n7
P:01AF 000000         2  94727378         nop
P:01B0 0A6F69         6  95327379         bset    #9,y:(r7+n7)
                            27380 
                            27381 ; 261  |                        if (g_ADCsource == SOURCE_MIC)
                            27382 
P:01B1 5FF000 rrrrrr  3  95627384         move    y:Fg_ADCsource,b
P:01B3 20000B         2  95827385         tst     b
P:01B4 0AF0A2 rrrrrr  6  96427386         jne     L114
                            27387 
                            27388 ; 262  |                        {
                            27389 ; 263  |                          SysPostMessage(2,MIXER_MIC_UNMUTE);
                            27390 ; 264  |                          SysWaitOnEvent(0,0,0);
                            27391 ; 265  |                        }
                            27392 ; 266  |                                                break;
                            27393 
P:01B6 0AF080 rrrrrr  6  97027395         jmp     L102
                            27396 
                            27397 ; 267  |                                        case RECORDER_PAUSE:
                            27398 ; 268  |                                DisplayHint.bits.PlayState = TRUE;
                            27399 
P:01B8 77F400 FFFFFE  3  97327401 L94:    move    #-2,n7
P:01BA 000000         2  97527402         nop
P:01BB 0A6F69         6  98127403         bset    #9,y:(r7+n7)
                            27404 
                            27405 ; 269  |                                                break;
                            27406 
P:01BC 0AF080 rrrrrr  6  98727408         jmp     L114
                            27409 
                            27410 ; 270  |                    case RECORDER_STOP_OUT_OF_SPACE:
                            27411 ; 271  |#ifdef USE_PLAYLIST3
                            27412 ; 272  |                         packed_strcpy(g_LastEncName, g_EncFileNameString);
                            27413 
P:01BE 64F400 rrrrrr  3  99027415 L95:    move    #Fg_EncFileNameString,r4
P:01C0 60F400 rrrrrr  3  99327416         move    #Fg_LastEncName,r0
P:01C2 0BF080 rrrrrr  6  99927417         jsr     packed_strcpy
                            27418 
                            27419 ; 273  |#endif  // #ifdef USE_PLAYLIST3
                            27420 ; 274  |                         SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,SplashScreen,RSRC_DISK_F
                                  ULL,1000,0);
                            27421 
P:01C4 340000         2 100127423         move    #0,r4
P:01C5 44F400 0003E8  3 100427424         move    #1000,x0
P:01C7 57F400 00026B  3 100727425         move    #619,b
P:01C9 60F400 rrrrrr  3 101027426         move    #FSplashScreen,r0
P:01CB 56F400 000078  3 101327427         move    #>$78,a
P:01CD 0BF080 rrrrrr  6 101927428         jsr     SysCallFunction
                            27429 
                            27430 ; 275  |                                                break;
                            27431 
P:01CF 0AF080 rrrrrr  6 102527433         jmp     L114
                            27434 
                            27435 ; 276  |                                        default:
                            27436 ; 277  |                                                break;
                            27437 ; 278  |                                }
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 447

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27438 ; 279  |                                break;
                            27439 ; 280  |            case MENU_MSG_ENC_LOW_SPACE:
                            27440 ; 281  |                g_bEncoderLowSpace = TRUE;
                            27441 
P:01D1 47F400 000001  3 102827443 L96:    move    #>1,y1
P:01D3 4F7000 rrrrrr  3 103127444         move    y1,y:Fg_bEncoderLowSpace
                            27445 
                            27446 ; 282  |                break;
                            27447 
P:01D5 0AF080 rrrrrr  6 103727449         jmp     L114
                            27450 
                            27451 ; 283  |            case RECORDER_STOP_LOW_BATTERY:    // Encoder stopped due to low battery.
                            27452 ; 284  |                DisplayHint.bits.Battery = TRUE;            // Refresh battery level icon.
                                  
                            27453 
P:01D7 77F400 FFFFFE  3 104027455 L97:    move    #-2,n7
P:01D9 000000         2 104227456         nop
P:01DA 0A6F76         6 104827457         bset    #22,y:(r7+n7)
                            27458 
                            27459 ; 285  |                break;
                            27460 
P:01DB 0AF080 rrrrrr  6 105427462         jmp     L114
                            27463 
                            27464 ; 286  |            case MENU_SONG_TIME_CHNG:
                            27465 ; 287  |                    DisplayHint.bits.EncoderTrackTime = TRUE;
                            27466 
P:01DD 77F400 FFFFFE  3 105727468 L98:    move    #-2,n7
P:01DF 000000         2 105927469         nop
P:01E0 0A6F61         6 106527470         bset    #1,y:(r7+n7)
                            27471 
                            27472 ; 288  |                break;
                            27473 
P:01E1 0AF080 rrrrrr  6 107127475         jmp     L114
                            27476 
                            27477 ; 289  |            case MENU_SONG_TRACK_CHNG:
                            27478 ; 290  |                    DisplayHint.bits.EncoderTrackName = TRUE;
                            27479 
P:01E3 77F400 FFFFFE  3 107427481 L99:    move    #-2,n7
P:01E5 000000         2 107627482         nop
P:01E6 0A6F62         6 108227483         bset    #2,y:(r7+n7)
                            27484 
                            27485 ; 291  |                break;
                            27486 
P:01E7 0AF080 rrrrrr  6 108827488         jmp     L114
                            27489 
                            27490 ; 292  |#ifdef BACKLIGHT
                            27491 ; 293  |            case MENU_MSG_TURN_OFF_BACKLIGHT:
                            27492 ; 294  |                SysPostMessage(2,LCD_BACKLIGHT_OFF);
                            27493 
P:01E9 47F400 030011  3 109127495 L100:   move    #196625,y1
P:01EB 4F5F00         2 109327496         move    y1,y:(r7)+
                            27498 
                            27499 ; 295  |                    SysWaitOnEvent(0,0,0);
                            27500 
P:01EC 0AF080 rrrrrr  6 109927502         jmp     L103
                            27503 
                            27504 ; 296  |                                break;
                            27505 ; 297  |#endif
                            27506 ; 298  |#ifdef BATTERY_CHARGE
                            27507 ; 299  |                        case MENU_BATTERY_CHARGER_TIMEOUT:
                            27508 ; 300  |                                //check on battery charging.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 448

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27509 ; 301  |                                SysCallFunction(RSRC_BATTERY_CHARGE_CODEBANK,BatteryCharge
                                  StateMachine,0,0,0);
                            27510 
P:01EE 240000         2 110127512 L101:   move    #0,x0
P:01EF 20001B         2 110327513         clr     b   
P:01F0 340000         2 110527514         move    #0,r4
P:01F1 60F400 rrrrrr  3 110827515         move    #FBatteryChargeStateMachine,r0
P:01F3 56F400 000381  3 111127516         move    #$381,a
P:01F5 0BF080 rrrrrr  6 111727517         jsr     SysCallFunction
                            27518 
                            27519 ; 302  |                                break;
                            27520 
P:01F7 0AF080 rrrrrr  6 112327522         jmp     L114
P:01F9 55F400 04000D  3 112627524 L102:   move    #262157,b1
P:01FB 5D5F00         2 112827525         move    b1,y:(r7)+
                            27528 L103:
P:01FC 290200         2 113027530         move    #2,b0
P:01FD 595F00         2 113227531         move    b0,y:(r7)+
P:01FE 0BF080 rrrrrr  6 113827533         jsr     FSysPostMessage
P:0200 205700         2 114027534         move    (r7)-
P:0201 205700         2 114227536         move    (r7)-
P:0202 300000         2 114427539         move    #0,r0
P:0203 20001B         2 114627540         clr     b   
P:0204 200013         2 114827541         clr     a   
P:0205 0BF080 rrrrrr  6 115427542         jsr     SysWaitOnEvent
                            27543 
                            27544 ; 303  |#endif  //BATTERY_CHARGE
                            27545 ; 304  |
                            27546 ; 305  |            default:
                            27547 ; 306  |                break;
                            27548 ; 307  |            }
                            27549 ; 308  |        default:
                            27550 ; 309  |            break;
                            27551 ; 310  |    }
                            27552 ; 311  |    return DisplayHint.I;
                            27553 
P:0207 77F400 FFFFFE  3 115727555 L114:   move    #-2,n7
P:0209 000000         2 115927556         nop
P:020A 5EEF00         4 116327557         move    y:(r7+n7),a
P:020B 218E00         2 116527558         move    a1,a
                            27559 
                            27560 ; 312  |}
                            27561 
P:020C 204F00         2 116727563         move    (r7)+n7
P:020D 05FF7C         4 117127565         movec   y:-(r7),ssh
P:020E 000000         2 117327568         nop
P:020F 00000C         4 117727569         rts
                            27571 
                            27572 ; 313  |
                            27573 ; 314  |_reentrant int StopEncoder(void)
                            27574 ; 315  |{
                            27575 
                            27580 FStopEncoder:
P:0210 055F7C         2 117927581         movec   ssh,y:(r7)+
                            27584 
                            27585 ; 316  |
                            27586 ; 317  |        if(g_wEncoderSR & ENCODER_RECORDING)
                            27587 
P:0211 55F000 rrrrrr  3 118227589         move    x:Fg_wEncoderSR,b1
P:0213 46F400 001000  3 118527590         move    #$1000,y0
P:0215 20005E         2 118727591         and     y0,b
P:0216 21AF00         2 118927592         move    b1,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 449

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0217 2B0000         2 119127593         move    #0,b2
P:0218 20000B         2 119327594         tst     b
P:0219 0AF0AA rrrrrr  6 119927595         jeq     L117
                            27596 
                            27597 ; 318  |        {
                            27598 ; 319  |            SysPostMessage(2,ENCODER_STOP);
                            27599 
P:021B 45F400 010001  3 120227601         move    #$10001,x1
P:021D 4D5F00         2 120427602         move    x1,y:(r7)+
P:021E 290200         2 120627604         move    #2,b0
P:021F 595F00         2 120827605         move    b0,y:(r7)+
P:0220 0BF080 rrrrrr  6 121427607         jsr     FSysPostMessage
P:0222 205700         2 121627608         move    (r7)-
P:0223 205700         2 121827610         move    (r7)-
                            27612 
                            27613 ; 320  |        while(g_wEncoderSR & ENCODER_RECORDING){
                            27614 
P:0224 0AF080 rrrrrr  6 122427616         jmp     L116
                            27617 
                            27618 ; 321  |            SysWaitOnEvent(0,0,0);
                            27619 
P:0226 300000         2 122627621 L115:   move    #0,r0
P:0227 20001B         2 122827622         clr     b   
P:0228 200013         2 123027623         clr     a   
P:0229 0BF080 rrrrrr  6 123627624         jsr     SysWaitOnEvent
P:022B 55F000 rrrrrr  3 123927626 L116:   move    x:Fg_wEncoderSR,b1
P:022D 44F400 001000  3 124227627         move    #$1000,x0
P:022F 20004E         2 124427628         and     x0,b
P:0230 21AF00         2 124627629         move    b1,b
P:0231 2B0000         2 124827630         move    #0,b2
P:0232 20000B         2 125027631         tst     b
P:0233 0AF0A2 rrrrrr  6 125627632         jne     L115
                            27633 
                            27634 ; 322  |            }
                            27635 ; 323  |        }
                            27636 ; 324  |        return 0;
                            27637 
P:0235 200013         2 125827639 L117:   clr     a   
                            27640 
                            27641 ; 325  |}
                            27642 
P:0236 05FF7C         4 126227644         movec   y:-(r7),ssh
P:0237 000000         2 126427647         nop
P:0238 00000C         4 126827648         rts
                            27650 
                            27651 ; 326  |
                            27652 ; 327  |#ifdef MP3_ENCODE
                            27653 ; 328  |_reentrant RETCODE MP3_GetNextFilename(int iDevice, int iFilenameBufferLength, int*pPtr);
                            27654 ; 329  |#endif
                            27655 ; 330  |_reentrant RETCODE Record_GetNextFilename(int iDevice, int iFilenameBufferLength, int*pPtr
                                  );
                            27656 ; 331  |
                            27657 ; 332  |_reentrant int StartEncoderRecord(void)
                            27658 ; 333  |{
                            27659 
                            27664 FStartEncoderRecord:
P:0239 055F7C         2 127027665         movec   ssh,y:(r7)+
P:023A 3F1000         2 127227668         move    #16,n7
P:023B 000000         2 127427669         nop
P:023C 204F00         2 127627670         move    (r7)+n7
                            27674 
                            27675 ; 334  |   //int iSource;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 450

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27676 ; 335  |
                            27677 ; 336  |    int iDevice = g_RecorderSettings[g_ADCsource].m_iDestinationDevice;
                            27678 
P:023D 4EF000 rrrrrr  3 127927680         move    y:Fg_ADCsource,y0
P:023F 0115E8         2 128127681         mpy     y0,#21,b
P:0240 213E00         2 128327682         move    b0,n6
P:0241 66F400 rrrrrr  3 128627683         move    #Fg_RecorderSettings+3,r6
P:0243 000000         2 128827684         nop
P:0244 204E00         2 129027685         move    (r6)+n6
P:0245 4FE600         2 129227686         move    y:(r6),y1
P:0246 045FA0         2 129427687         movec   m0,n7
P:0247 000000         2 129627688         nop
P:0248 4F6F00         4 130027689         move    y1,y:(r7+n7)
                            27691 
                            27692 ; 337  |    _packed BYTE sVoiceFileName[20];
                            27693 ; 338  |    EncProperties props;
                            27694 ; 339  |
                            27695 ; 340  |#ifdef TUNER_STFM1000
                            27696 ; 341  |    if( g_ADCsource != SOURCE_FM )  // Don't stop decoder for STFM encode
                            27697 
P:0249 200059         2 130227699         tfr     y0,b
P:024A 46F400 000001  3 130527703         move    #>1,y0
P:024C 20005D         2 130727704         cmp     y0,b
P:024D 0AF0AA rrrrrr  6 131327705         jeq     L118
                            27706 
                            27707 ; 342  |#endif
                            27708 ; 343  |    SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,PlayerLib_SetState,DECODER_STATE_STO
                                  P,TRUE,0);
                            27709 
P:024F 340000         2 131527711         move    #0,r4
P:0250 20C400         2 131727712         move    y0,x0
P:0251 60F400 rrrrrr  3 132027713         move    #FPlayerLib_SetState,r0
P:0253 20001B         2 132227714         clr     b   
P:0254 56F400 000011  3 132527715         move    #>17,a
P:0256 0BF080 rrrrrr  6 133127716         jsr     SysCallFunction
                            27717 
                            27718 ; 344  |    props.device = iDevice;
                            27719 
P:0258 045FA0         2 133327721 L118:   movec   m0,n7
P:0259 000000         2 133527722         nop
P:025A 5FEF00         4 133927723         move    y:(r7+n7),b
P:025B 77F400 FFFFF0  3 134227724         move    #-16,n7
P:025D 000000         2 134427725         nop
P:025E 5F6F00         4 134827726         move    b,y:(r7+n7)
                            27729 
                            27730 ; 345  |    props.samplingRateInHz = g_RecorderSettings[g_ADCsource].m_iSampleRateInHz;
                            27731 
P:025F 4EF000 rrrrrr  3 135127733         move    y:Fg_ADCsource,y0
P:0261 0115E0         2 135327734         mpy     y0,#21,a
P:0262 211E00         2 135527735         move    a0,n6
P:0263 66F400 rrrrrr  3 135827736         move    #Fg_RecorderSettings+4,r6
P:0265 000000         2 136027737         nop
P:0266 204E00         2 136227738         move    (r6)+n6
P:0267 4EE600         2 136427739         move    y:(r6),y0
P:0268 77F400 FFFFF2  3 136727740         move    #-14,n7
P:026A 000000         2 136927741         nop
P:026B 4E6F00         4 137327742         move    y0,y:(r7+n7)
                            27743 
                            27744 ; 346  |#ifdef MMC
                            27745 ; 347  |//    DriveGetInfo(1, DriveInfoIsWriteProtected, &bWriteProtected);
                            27746 ; 348  |    if (iDevice == DESTINATION_EXTERNAL)
                            27747 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 451

M:ADDR CODE           CYCLES LINE SOURCELINE
P:026C 21E600         2 137527749         move    b,y0
P:026D 56F400 000001  3 137827750         move    #>1,a
P:026F 20000D         2 138027751         cmp     a,b
P:0270 0AF0A2 rrrrrr  6 138627754         jne     L120
                            27755 
                            27756 ; 349  |    {
                            27757 ; 350  |//        DriveGetInfo(1, DriveInfoIsWriteProtected, &g_bWriteProtected);
                            27758 ; 351  |      // g_bWriteProtected is updated when checkremovablemedia sees a media change.
                            27759 ; 352  |        if (g_bWriteProtected)
                            27760 
P:0272 5FF000 rrrrrr  3 138927762         move    y:Fg_bWriteProtected,b
P:0274 2B0000         2 139127763         move    #0,b2
P:0275 20000B         2 139327764         tst     b
P:0276 0AF0A2 rrrrrr  6 139927765         jne     L146
                            27766 
                            27767 ; 353  |          return 1;
                            27768 ; 354  |    }
                            27769 
P:0278 045FA0         2 140127771 L120:   movec   m0,n7
P:0279 000000         2 140327772         nop
P:027A 4E6F00         4 140727773         move    y0,y:(r7+n7)
                            27776 
                            27777 ; 355  |
                            27778 ; 356  |#endif
                            27779 ; 357  |    if(g_RecorderSettings[g_ADCsource].m_EncoderNo == ENCODER_MP3) {
                            27780 
P:027B 66F400 rrrrrr  3 141027782         move    #Fg_RecorderSettings+1,r6
P:027D 000000         2 141227783         nop
P:027E 204E00         2 141427784         move    (r6)+n6
P:027F 5FE600         2 141627785         move    y:(r6),b
P:0280 44F400 000003  3 141927786         move    #>3,x0
P:0282 2B0000         2 142127787         move    #0,b2
P:0283 20004D         2 142327788         cmp     x0,b
P:0284 0AF0A2 rrrrrr  6 142927789         jne     L136
                            27790 
                            27791 ; 358  |#ifdef MP3_ENCODE
                            27792 ; 359  |
                            27793 ; 360  |            SysSetEncoder(ENCODER_TYPE_MP3);
                            27794 
P:0286 56F400 000002  3 143227796         move    #>2,a
P:0288 0BF080 rrrrrr  6 143827797         jsr     FSysSetEncoder
                            27798 
                            27799 ; 361  |        g_wEncADCGain = DIGITALGAINFORMP3RECORD;
                            27800 
P:028A 47F400 000080  3 144127802         move    #>$80,y1
P:028C 4F7000 rrrrrr  3 144427803         move    y1,y:Fg_wEncADCGain
                            27804 
                            27805 ; 362  |        props.FormatTag = ENCODER_MP3;
                            27806 
P:028E 290300         2 144627808         move    #3,b0
P:028F 77F400 FFFFF4  3 144927809         move    #-12,n7
P:0291 000000         2 145127810         nop
P:0292 596F00         4 145527811         move    b0,y:(r7+n7)
                            27812 
                            27813 ; 363  |        props.bitRateInKbps   =   g_RecorderSettings[g_ADCsource].m_iBitRateInKbps;
                            27814 
P:0293 4EF000 rrrrrr  3 145827816         move    y:Fg_ADCsource,y0
P:0295 45F400 000008  3 146127817         move    #>8,x1
P:0297 0115E0         2 146327818         mpy     y0,#21,a
P:0298 211E00         2 146527819         move    a0,n6
P:0299 66F400 rrrrrr  3 146827820         move    #Fg_RecorderSettings+5,r6
P:029B 000000         2 147027821         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 452

M:ADDR CODE           CYCLES LINE SOURCELINE
P:029C 204E00         2 147227822         move    (r6)+n6
P:029D 4EE600         2 147427823         move    y:(r6),y0
P:029E 77F400 FFFFF3  3 147727824         move    #-13,n7
P:02A0 000000         2 147927825         nop
P:02A1 4E6F00         4 148327826         move    y0,y:(r7+n7)
                            27827 
                            27828 ; 364  |
                            27829 ; 365  |        if(props.bitRateInKbps == 96)
                            27830 
P:02A2 44F400 000060  3 148627832         move    #>$60,x0
P:02A4 200059         2 148827833         tfr     y0,b
P:02A5 20004D         2 149027834         cmp     x0,b
P:02A6 0AF0A2 rrrrrr  6 149627835         jne     L121
                            27836 
                            27837 ; 366  |            g_iRbrSetting = BITRATE_96000HZ;
                            27838 
P:02A8 56F400 000007  3 149927840         move    #>7,a
P:02AA 5E7000 rrrrrr  3 150227841         move    a,y:Fg_iRbrSetting
P:02AC 0AF080 rrrrrr  6 150827842         jmp     L135
                            27843 
                            27844 ; 367  |        else if(props.bitRateInKbps == 112)
                            27845 
P:02AE 56F400 000070  3 151127847 L121:   move    #>$70,a
P:02B0 20000D         2 151327848         cmp     a,b
P:02B1 0AF0A2 rrrrrr  6 151927849         jne     L122
                            27850 
                            27851 ; 368  |            g_iRbrSetting = BITRATE_112000HZ;
                            27852 
P:02B3 4D7000 rrrrrr  3 152227854         move    x1,y:Fg_iRbrSetting
P:02B5 0AF080 rrrrrr  6 152827855         jmp     L135
                            27856 
                            27857 ; 369  |        else if(props.bitRateInKbps == 128)
                            27858 
P:02B7 20007D         2 153027860 L122:   cmp     y1,b
P:02B8 0AF0A2 rrrrrr  6 153627861         jne     L123
                            27862 
                            27863 ; 370  |            g_iRbrSetting = BITRATE_128000HZ;
                            27864 
P:02BA 290900         2 153827866         move    #9,b0
P:02BB 597000 rrrrrr  3 154127867         move    b0,y:Fg_iRbrSetting
P:02BD 0AF080 rrrrrr  6 154727868         jmp     L135
                            27869 
                            27870 ; 371  |        else if(props.bitRateInKbps == 160)
                            27871 
P:02BF 200001         2 154927873 L123:   tfr     b,a
P:02C0 46F400 0000A0  3 155227874         move    #>160,y0
P:02C2 200055         2 155427875         cmp     y0,a
P:02C3 0AF0A2 rrrrrr  6 156027876         jne     L124
                            27877 
                            27878 ; 372  |            g_iRbrSetting = BITRATE_160000HZ;
                            27879 
P:02C5 280A00         2 156227881         move    #10,a0
P:02C6 587000 rrrrrr  3 156527882         move    a0,y:Fg_iRbrSetting
P:02C8 0AF080 rrrrrr  6 157127883         jmp     L135
                            27884 
                            27885 ; 373  |        else if(props.bitRateInKbps == 192)
                            27886 
P:02CA 44F400 0000C0  3 157427888 L124:   move    #>$C0,x0
P:02CC 20004D         2 157627889         cmp     x0,b
P:02CD 0AF0A2 rrrrrr  6 158227890         jne     L125
                            27891 
                            27892 ; 374  |            g_iRbrSetting = BITRATE_192000HZ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 453

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27893 
P:02CF 46F400 00000B  3 158527895         move    #>11,y0
P:02D1 4E7000 rrrrrr  3 158827896         move    y0,y:Fg_iRbrSetting
P:02D3 0AF080 rrrrrr  6 159427897         jmp     L135
                            27898 
                            27899 ; 375  |        else if(props.bitRateInKbps == 224)
                            27900 
P:02D5 56F400 0000E0  3 159727902 L125:   move    #>$E0,a
P:02D7 20000D         2 159927903         cmp     a,b
P:02D8 0AF0A2 rrrrrr  6 160527904         jne     L126
                            27905 
                            27906 ; 376  |            g_iRbrSetting = BITRATE_224000HZ;
                            27907 
P:02DA 44F400 00000C  3 160827909         move    #>12,x0
P:02DC 4C7000 rrrrrr  3 161127910         move    x0,y:Fg_iRbrSetting
P:02DE 0AF080 rrrrrr  6 161727911         jmp     L135
                            27912 
                            27913 ; 377  |        else if(props.bitRateInKbps == 256)
                            27914 
P:02E0 46F400 000100  3 162027916 L126:   move    #$100,y0
P:02E2 20005D         2 162227917         cmp     y0,b
P:02E3 0AF0A2 rrrrrr  6 162827918         jne     L127
                            27919 
                            27920 ; 378  |            g_iRbrSetting = BITRATE_256000HZ;
                            27921 
P:02E5 57F400 00000D  3 163127923         move    #>13,b
P:02E7 5F7000 rrrrrr  3 163427924         move    b,y:Fg_iRbrSetting
P:02E9 0AF080 rrrrrr  6 164027925         jmp     L135
                            27926 
                            27927 ; 379  |        else if(props.bitRateInKbps == 320)
                            27928 
P:02EB 47F400 000140  3 164327930 L127:   move    #320,y1
P:02ED 20007D         2 164527931         cmp     y1,b
P:02EE 0AF0A2 rrrrrr  6 165127932         jne     L135
                            27933 
                            27934 ; 380  |            g_iRbrSetting = BITRATE_320000HZ;
                            27935 
P:02F0 56F400 00000E  3 165427937         move    #>14,a
P:02F2 5E7000 rrrrrr  3 165727938         move    a,y:Fg_iRbrSetting
                            27939 
                            27940 ; 381  |
                            27941 ; 382  |            SysCallFunction(RSRC_MP3_IMPLEMENTATION,MP3_GetNextFilename,iDevice,20,(void*)
                                  sVoiceFileName);
                            27942 
P:02F4 77F400 FFFFF8  3 166027944 L135:   move    #-8,n7
P:02F6 000000         2 166227945         nop
P:02F7 044F14         4 166627946         lua     (r7)+n7,r4
P:02F8 44F400 000014  3 166927947         move    #>20,x0
P:02FA 045FA0         2 167127948         movec   m0,n7
P:02FB 000000         2 167327949         nop
P:02FC 5FEF00         4 167727950         move    y:(r7+n7),b
P:02FD 60F400 rrrrrr  3 168027951         move    #FMP3_GetNextFilename,r0
P:02FF 56F400 000200  3 168327952         move    #$200,a
                            27953 
                            27954 ; 383  |#endif
                            27955 ; 384  |    }
                            27956 
P:0301 0AF080 rrrrrr  6 168927958         jmp     L142
                            27959 
                            27960 ; 385  |    else {
                            27961 ; 386  |        if(g_RecorderSettings[g_ADCsource].m_EncoderNo == ENCODER_IMADPCM)
                            27962 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 454

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27964 L136:
P:0303 4DF000 rrrrrr  3 169227966         move    y:Fg_ADCsource,x1
P:0305 0115F8         2 169427967         mpy     x1,#21,b
P:0306 213E00         2 169627968         move    b0,n6
P:0307 66F400 rrrrrr  3 169927969         move    #Fg_RecorderSettings+1,r6
P:0309 000000         2 170127970         nop
P:030A 204E00         2 170327971         move    (r6)+n6
P:030B 5FE600         2 170527972         move    y:(r6),b
P:030C 2B0000         2 170727973         move    #0,b2
P:030D 20000B         2 170927974         tst     b
P:030E 0AF0A2 rrrrrr  6 171527975         jne     L137
                            27976 
                            27977 ; 387  |           props.FormatTag = IMADPCM;
                            27978 
P:0310 47F400 000011  3 171827980         move    #>17,y1
P:0312 77F400 FFFFF4  3 172127981         move    #-12,n7
P:0314 000000         2 172327982         nop
P:0315 4F6F00         4 172727983         move    y1,y:(r7+n7)
P:0316 0AF080 rrrrrr  6 173327984         jmp     L141
                            27985 
                            27986 ; 388  |        else if(g_RecorderSettings[g_ADCsource].m_EncoderNo == ENCODER_MSADPCM)
                            27987 
P:0318 5FE600         2 173527989 L137:   move    y:(r6),b
P:0319 46F400 000001  3 173827990         move    #>1,y0
P:031B 2B0000         2 174027991         move    #0,b2
P:031C 20005D         2 174227992         cmp     y0,b
P:031D 0AF0A2 rrrrrr  6 174827993         jne     L138
                            27994 
                            27995 ; 389  |           props.FormatTag = MSADPCM;
                            27996 
P:031F 290200         2 175027998         move    #2,b0
P:0320 77F400 FFFFF4  3 175327999         move    #-12,n7
P:0322 000000         2 175528000         nop
P:0323 596F00         4 175928001         move    b0,y:(r7+n7)
P:0324 0AF080 rrrrrr  6 176528002         jmp     L141
                            28003 
                            28004 ; 390  |        else if(g_RecorderSettings[g_ADCsource].m_EncoderNo == ENCODER_PCM)
                            28005 
P:0326 5FE600         2 176728007 L138:   move    y:(r6),b
P:0327 46F400 000002  3 177028008         move    #>2,y0
P:0329 2B0000         2 177228009         move    #0,b2
P:032A 20005D         2 177428010         cmp     y0,b
P:032B 0AF0A2 rrrrrr  6 178028011         jne     L141
                            28012 
                            28013 ; 391  |           props.FormatTag = WPCM;
                            28014 
P:032D 290100         2 178228016         move    #1,b0
P:032E 77F400 FFFFF4  3 178528017         move    #-12,n7
P:0330 000000         2 178728018         nop
P:0331 596F00         4 179128019         move    b0,y:(r7+n7)
                            28020 
                            28021 ; 392  |
                            28022 ; 393  |                SysSetEncoder(ENCODER_TYPE_ADPCM_IMA);
                            28023 
P:0332 200013         2 179328025 L141:   clr     a   
P:0333 0BF080 rrrrrr  6 179928026         jsr     FSysSetEncoder
                            28027 
                            28028 ; 394  |
                            28029 ; 395  |                props.EncPCMBits = g_RecorderSettings[g_ADCsource].m_ibits;
                            28030 
P:0335 4EF000 rrrrrr  3 180228032         move    y:Fg_ADCsource,y0
P:0337 0115E8         2 180428033         mpy     y0,#21,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 455

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0338 213B00         2 180628034         move    b0,n3
P:0339 63F400 rrrrrr  3 180928035         move    #Fg_RecorderSettings+7,r3
P:033B 000000         2 181128036         nop
P:033C 044B16         4 181528037         lua     (r3)+n3,r6
P:033D 000000         2 181728038         nop
P:033E 4EE600         2 181928039         move    y:(r6),y0
P:033F 77F400 FFFFF6  3 182228040         move    #-10,n7
P:0341 000000         2 182428041         nop
P:0342 4E6F00         4 182828042         move    y0,y:(r7+n7)
                            28043 
                            28044 ; 396  |        SysCallFunction(RSRC_SYSRECORD_CODE,Record_GetNextFilename,iDevice,20,(void*)sVoic
                                  eFileName);
                            28045 
P:0343 77F400 FFFFF8  3 183128047         move    #-8,n7
P:0345 000000         2 183328048         nop
P:0346 044F14         4 183728049         lua     (r7)+n7,r4
P:0347 44F400 000014  3 184028050         move    #>20,x0
P:0349 045FA0         2 184228051         movec   m0,n7
P:034A 000000         2 184428052         nop
P:034B 5FEF00         4 184828053         move    y:(r7+n7),b
P:034C 60F400 rrrrrr  3 185128054         move    #FRecord_GetNextFilename,r0
P:034E 56F400 0001A7  3 185428055         move    #423,a
                            28056 
                            28057 ; 397  |    }
                            28058 
                            28060 L142:
P:0350 0BF080 rrrrrr  6 186028062         jsr     SysCallFunction
                            28066 
                            28067 ; 398  |    // this must follow the xxxx_GetNextFilename() to be loaded in EncSetProperties()
                            28068 ; 399  |    props.pFilename = sVoiceFileName;
                            28069 
P:0352 77F400 FFFFF8  3 186328071         move    #-8,n7
P:0354 000000         2 186528072         nop
P:0355 044F1D         4 186928073         lua     (r7)+n7,n5
P:0356 77F400 FFFFF1  3 187228074         move    #-15,n7
P:0358 000000         2 187428075         nop
P:0359 7D6F00         4 187828076         move    n5,y:(r7+n7)
                            28077 
                            28078 ; 400  |
                            28079 ; 401  |    // turn on right channel if recording stereo
                            28080 ; 402  |#ifdef TUNER_STFM1000
                            28081 ; 403  |        if (g_ADCsource != SOURCE_FM)
                            28082 
P:035A 5FF000 rrrrrr  3 188128084         move    y:Fg_ADCsource,b
P:035C 44F400 000001  3 188428085         move    #>1,x0
P:035E 20004D         2 188628086         cmp     x0,b
P:035F 0AF0AA rrrrrr  6 189228087         jeq     L144
                            28088 
                            28089 ; 404  |#endif
                            28090 ; 405  |    if ((props.EncNumberOfChannels = g_RecorderSettings[g_ADCsource].m_iChannels) == CHANN
                                  ELS_STEREO) {
                            28091 
P:0361 060380 rrrrrr  6 189828093         do      #3,L147
P:0363 20003B         2 190028095         lsl     b
P:0364 000000         2 190228096         nop
                         (4)28097 L147:
P:0365 21B900         2 190428099         move    b1,n1
P:0366 61F400 rrrrrr  3 190728100         move    #Fg_RecorderSettings+2,r1
P:0368 000000         2 190928101         nop
P:0369 044916         4 191328102         lua     (r1)+n1,r6
P:036A 000000         2 191528103         nop
P:036B 5FE600         2 191728104         move    y:(r6),b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 456

M:ADDR CODE           CYCLES LINE SOURCELINE
P:036C 77F400 FFFFF5  3 192028105         move    #-11,n7
P:036E 000000         2 192228106         nop
P:036F 5D6F00         4 192628107         move    b1,y:(r7+n7)
P:0370 46F400 000002  3 192928108         move    #>2,y0
P:0372 20005D         2 193128109         cmp     y0,b
P:0373 0AF0A2 rrrrrr  6 193728110         jne     L144
                            28111 
                            28112 ; 406  |       SysPostMessage(2,ENABLE_RIGHT_CH);
                            28113 
P:0375 50F400 040027  3 194028115         move    #262183,a0
P:0377 585F00         2 194228116         move    a0,y:(r7)+
P:0378 20C900         2 194428118         move    y0,b0
P:0379 595F00         2 194628119         move    b0,y:(r7)+
P:037A 0BF080 rrrrrr  6 195228121         jsr     FSysPostMessage
P:037C 205700         2 195428122         move    (r7)-
P:037D 205700         2 195628124         move    (r7)-
                            28126 
                            28127 ; 407  |           SysWaitOnEvent(0,0,0); // to yeild to mixer module
                            28128 
P:037E 300000         2 195828130         move    #0,r0
P:037F 20001B         2 196028131         clr     b   
P:0380 200013         2 196228132         clr     a   
P:0381 0BF080 rrrrrr  6 196828133         jsr     SysWaitOnEvent
                            28134 
                            28135 ; 408  |        }
                            28136 ; 409  |
                            28137 ; 410  |
                            28138 ; 411  |        // Note: Always unmute Left and Right channel ADC's after powering up right channe
                                  l to avoid
                            28139 ; 412  |        // blip at the begining of the right channel of the recorded file.
                            28140 ; 413  |#ifdef TUNER_STFM1000
                            28141 ; 414  |        if (g_ADCsource != SOURCE_FM)
                            28142 
P:0383 5FF000 rrrrrr  3 197128144 L144:   move    y:Fg_ADCsource,b
P:0385 56F400 000001  3 197428145         move    #>1,a
P:0387 20000D         2 197628146         cmp     a,b
P:0388 0AF0AA rrrrrr  6 198228147         jeq     L145
                            28148 
                            28149 ; 415  |#endif
                            28150 ; 416  |        SysPostMessage(2,MIXER_ADC_UNMUTE);
                            28151 
P:038A 46F400 040024  3 198528153         move    #262180,y0
P:038C 4E5F00         2 198728154         move    y0,y:(r7)+
P:038D 290200         2 198928156         move    #2,b0
P:038E 595F00         2 199128157         move    b0,y:(r7)+
P:038F 0BF080 rrrrrr  6 199728159         jsr     FSysPostMessage
P:0391 205700         2 199928160         move    (r7)-
P:0392 205700         2 200128162         move    (r7)-
                            28164 
                            28165 ; 417  |
                            28166 ; 418  |        SysWaitOnEvent(0,0,0); // to yeild to mixer module
                            28167 
P:0393 20001B         2 200328169 L145:   clr     b   
P:0394 200013         2 200528170         clr     a   
P:0395 21B000         2 200728171         move    b1,r0
P:0396 0BF080 rrrrrr  6 201328172         jsr     SysWaitOnEvent
                            28173 
                            28174 ; 419  |
                            28175 ; 420  |    EncSetProperties(&props);
                            28176 
P:0398 77F400 FFFFF0  3 201628178         move    #-16,n7
P:039A 000000         2 201828179         nop
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 457

M:ADDR CODE           CYCLES LINE SOURCELINE
P:039B 044F10         4 202228180         lua     (r7)+n7,r0
P:039C 0BF080 rrrrrr  6 202828181         jsr     FEncSetProperties
                            28182 
                            28183 ; 421  |    EncoderForceInit();
                            28184 
P:039E 0BF080 rrrrrr  6 203428186         jsr     EncoderForceInit
                            28187 
                            28188 ; 422  |    SysPostMessage(2,ENCODER_RECORD);
                            28189 
P:03A0 260100         2 203628191         move    #<1,y0
P:03A1 4E5F00         2 203828192         move    y0,y:(r7)+
P:03A2 290200         2 204028194         move    #2,b0
P:03A3 595F00         2 204228195         move    b0,y:(r7)+
P:03A4 0BF080 rrrrrr  6 204828197         jsr     FSysPostMessage
P:03A6 205700         2 205028198         move    (r7)-
P:03A7 205700         2 205228200         move    (r7)-
P:03A8 200013         2 205428202         clr     a   
                            28203 
                            28204 ; 423  |    SysWaitOnEvent(0,0,1);//must have this wait so that the encoder can begin recording.
                            28205 
P:03A9 300000         2 205628207         move    #0,r0
P:03AA 57F400 000001  3 205928208         move    #>1,b
P:03AC 0BF080 rrrrrr  6 206528209         jsr     SysWaitOnEvent
                            28210 
                            28211 ; 424  |        return 0;
                            28212 
P:03AE 200013         2 206728214         clr     a   
P:03AF 218E00         2 206928215         move    a1,a
                            28216 
                            28217 ; 425  |}
                            28218 
P:03B0 77F400 FFFFEF  3 207228220 L146:   move    #-17,n7
P:03B2 000000         2 207428221         nop
P:03B3 05EF7C         4 207828222         movec   y:(r7+n7),ssh
P:03B4 204F00         2 208028224         move    (r7)+n7
P:03B5 00000C         4 208428226         rts
                            28228 
                            28229 ; 426  |
                            28230 ; 427  |_reentrant void SysSetEncoder(unsigned int EncoderType)
                            28231 ; 428  |{
                            28232 
                            28237 FSysSetEncoder:
                            28240 
                            28241 ; 429  |    EncoderType = 1<<EncoderType ;
                            28242 
P:03B6 2D0100         2 208628244         move    #1,b1
P:03B7 2A0000         2 208828245         move    #0,a2
P:03B8 200003         2 209028246         tst     a
P:03B9 0AF0AA rrrrrr  6 209628247         jeq     L148
P:03BB 06CC00 rrrrrr  6 210228248         do      a1,L148
P:03BD 20003B         2 210428250         lsl     b
P:03BE 000000         2 210628251         nop
                         (4)28252 L148:
                            28256 
                            28257 ; 430  |    __asm(" extern SysSetEncoder \n move %0,x0 \n jsr SysSetEncoder"::"r"(EncoderType));
                            28258 
                            28260 
                            28261 ; Start __asm() call number 1
                            28262          extern SysSetEncoder 
P:03BF 21A400         2 210828263  move b1,x0 
P:03C0 0BF080 rrrrrr  6 211428264  jsr SysSetEncoder
                            28265 ; End   __asm() call number 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 458

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28266 
                            28267 ; 431  |}
                            28268 
P:03C2 00000C         4 211828270         rts
                            28273 
                            28274 ; 432  |
                            28275 ; 433  |
                            28276 ; 434  |
                            28277 ; 435  |
                            28278 
                            28321 
                            28322         extern  EncoderForceInit, SysCallFunction, SysWaitOnEvent
                            28323         extern  packed_strcpy, FBatteryChargeStateMachine
                            28324         extern  FDisableStmpGeneratedMicBias, FEnableStmpGeneratedMicBias
                            28325         extern  FEncSetProperties, FML_browsing_app_init
                            28326         extern  FMP3_GetNextFilename, FPlayerLib_SetState
                            28327         extern  FRecord_GetNextFilename, FSplashScreen, FSysPostMessage
                            28328         extern  y:Fg_ADCsource, y:Fg_EncFileNameString, y:Fg_LastEncName
                            28329         extern  y:Fg_RecorderSettings, y:Fg_iCurrentMenu
                            28330         extern  y:Fg_iEncCurrentSeconds, y:Fg_wEncADCGain, x:Fg_wEncoderSR
                            28331 
                            28332         global  FExitRecorderStateMachine, FHandleRecorderStateMachine
                            28333         global  FInitRecorderStateMachine, FStartEncoderRecord
                            28334         global  FStopEncoder, FSysSetEncoder, Fg_bEncoderLowSpace
                            28335         global  Fg_bWriteProtected, Fg_iRbrSetting
                            28336 
                            28337         local   L4, L5, L7, L8, L10, L11, L14, L15, L16, L85, L86, L88, L91
                            28338         local   L94, L95, L96, L97, L98, L99, L100, L101, L102, L103, L114
                            28339         local   L115, L116, L117, L118, L120, L121, L122, L123, L124, L125
                            28340         local   L126, L127, L135, L136, L137, L138, L141, L142, L144, L145
                            28341         local   L146, L147, L148
                            28342 
                            28343         calls   "ExitRecorderStateMachine", "DisableStmpGeneratedMicBias"
                            28344         calls   "ExitRecorderStateMachine", "StopEncoder"
                            28345         calls   "ExitRecorderStateMachine", "SysCallFunction"
                            28346         calls   "ExitRecorderStateMachine", "SysPostMessage"
                            28347         calls   "HandleRecorderStateMachine", "SysCallFunction"
                            28348         calls   "HandleRecorderStateMachine", "SysPostMessage"
                            28349         calls   "HandleRecorderStateMachine", "SysWaitOnEvent"
                            28350         calls   "HandleRecorderStateMachine", "packed_strcpy"
                            28351         calls   "InitRecorderStateMachine", "EnableStmpGeneratedMicBias"
                            28352         calls   "InitRecorderStateMachine", "StartEncoderRecord"
                            28353         calls   "InitRecorderStateMachine", "SysPostMessage"
                            28354         calls   "InitRecorderStateMachine", "SysWaitOnEvent"
                            28355         calls   "StartEncoderRecord", "EncSetProperties"
                            28356         calls   "StartEncoderRecord", "EncoderForceInit", "SysCallFunction"
                            28357         calls   "StartEncoderRecord", "SysPostMessage", "SysSetEncoder"
                            28358         calls   "StartEncoderRecord", "SysWaitOnEvent"
                            28359         calls   "StopEncoder", "SysPostMessage", "SysWaitOnEvent"
                            28360 
