<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>mb_design_RLC_coder_IP_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>RLC_coder_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 13 16:25:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7e42671a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mb_design_RLC_coder_IP_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Sep 13 16:25:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7e42671a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/1cb0/hdl/RLC_coder_IP_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1cb0/hdl/RLC_coder_rtl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1cb0/hdl/RLC_coder_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/mb_design_RLC_coder_IP_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>RLC coder IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mb_design_RLC_coder_IP_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>RLC_coder_IP_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3882be11_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241ade75_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1520f7e7_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2770b194_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3680984a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640ac144_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed8768e_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e048ffa_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198eefa1_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562d0e18_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4679653f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765241f5_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bcf889_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bb66e7_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fd28a8_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db3a6e0_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f19f7f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317db94c_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4348d534_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203393ae_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b16898_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef65ee7_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67769d99_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa4ac5d_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a620d1b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684a64a0_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd0abd4_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303809da_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da6343d_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d8b27d8_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1670853c_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ec3e85_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cdc105_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9519dc2_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb4df70_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33640fcd_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5b0b7_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e8ed5b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad395e2_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ae451b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484bdba0_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efd06e9_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d8d14b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffa82dc_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a298595_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d143b24_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b18ac0_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797eafe1_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d61450_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f1125d_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d10c51_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705b5f04_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316c8a76_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767ff7e9_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21da4f5_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217dc6d1_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f8f11a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2cee4_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acc8a60_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f539596_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75dab9d1_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7483b739_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b5f895_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c4bef_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e69afce_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630d834b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60beba70_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6510c6ac_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d230b9_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edc58fa_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ceb981e_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2d2747_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e741c5_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@affa70c_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667e731d_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143f5231_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7076203b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b22a434_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e25f66f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2752ad33_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2745a4_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286a7c91_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d24e3c_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f184ff_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a6f4f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9a3137_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2963db40_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35102e73_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69179b9a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190342c2_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3f1b3f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7065a3c3_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706a1a9b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3833fec4_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a2de3c_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be8dbbe_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14303e3_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aefd7a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136dd24b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d00c48_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f5415b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c469bc_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7790b62f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e620e62_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa7446a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1365e7_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e74ca2a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4f8e03_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59898a6f_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670ed2f5_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3980ad62_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35964cff_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6536e047_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26593b2_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578f0b63_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7438422c_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218068d_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a79c100_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523c90d1_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8b3e0_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d21585_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e9dc99_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ffdcba_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748f25ba_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6e078a_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b226bda_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5197a4b3_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388ba566_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4829bd_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422f706_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdb3216_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce39fb4_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69296d94_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5478f79b_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a30a3e5_ARCHIVE_LOCATION">c:/Users/VuGal/ip_repo/RLC_coder_IP_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b3d6dd80"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="aa312806"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3c90d45e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
