_svd: ../svd/stm32f411.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3
  # Make SPI1 the base type
  SPI1: I2S2ext
  # Make DMA1 the base type
  DMA1: DMA2

ADC1:
  _include:
    - common_patches/adc/smpx_18.yaml

SPI?:
  _include:
    - common_patches/16bit.yaml
    - common_patches/spi/dr8.yaml
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0383
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0383
  CR:
    _modify:
      CR:
        name: RESET

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4

TIM3:
  _delete:
    _interrupts:
      - DMA2_Stream7
TIM1:
  _delete:
    _interrupts:
      - TIM1_UP_TIM10
      - TIM1_TRG_COM_TIM11
  _add:
    _interrupts:
      TIM1_UP_TIM10:
        value: 25
        description: TIM1 Update interrupt and TIM10 global interrupt
      TIM1_TRG_COM_TIM11:
        value: 26
        description: TIM1 Trigger and Commutation interrupts and TIM11 global interrupt

# Add missing reset bit for SPI 4 (enable bits are present)
RCC:
  APB2RSTR:
    _add:
      SPI4RST:
        description: SPI4 reset
        bitOffset: 13
        bitWidth: 1

# NOTE: Core peripherals (NVIC, MPU, FPU, SCB, etc.) were deleted

PWR:
  CR:
    _add:
      FISSR:
        description: Flash Interface Stop while System Run
        bitOffset: 21
        bitWidth: 1
      FMSSR:
        description: Flash Memory Sleep System Run
        bitOffset: 20
        bitWidth: 1
      MRLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 11
        bitWidth: 1
      LPLVDS:
        description: Main regulator Low Voltage in Deep Sleep
        bitOffset: 10
        bitWidth: 1

_include:
 - common_patches/i2c/merge_OAR1_ADDx_fields.yaml
 - common_patches/adc/f4_no_csr.yaml
 - common_patches/adc/f4_single_ccr.yaml
 - common_patches/rcc/spi5.yaml
 - common_patches/rcc/rename_plli2scfgr.yaml
 - common_patches/rcc/add_plli2sm.yaml
 - common_patches/rcc/f4_dckcfgr.yaml
 - common_patches/rcc/f41x_bdcr_lsemod.yaml
 - common_patches/rcc/rcc_merge_sw_sws.yaml
 - common_patches/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_bdcr_lsemod.yaml
 - ../peripherals/rcc/rcc_v2_i2s.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pll.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllm.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_timpre.yaml
 - ../peripherals/gpio/v2/common.yaml
 - collect/gpio/v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - common_patches/adc/adc_common_group_name.yaml
 - ../peripherals/adc/adc_v2.yaml
 - ../peripherals/adc/adc_v2/adc_v2_extsel_b.yaml
 - collect/adc/jofr_jdr.yaml
 - common_patches/dma/dma_v2.yaml
 - ../peripherals/dma/dma_v2.yaml
 - collect/dma/st.yaml
 - ../peripherals/spi/spi_v1.yaml
 - common_patches/tim/tim10_14_missing_opm.yaml
 - common_patches/tim/common.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - ../peripherals/tim/v1/ccm.yaml
 - collect/tim/ccr.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_sample.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/iwdg/iwdg.yaml
 - ../peripherals/exti/exti.yaml
 - ../peripherals/flash/flash_v1.yaml
 - ../peripherals/flash/flash_latency16.yaml
 - common_patches/rtc/alarm.yaml
 - common_patches/rtc/rtc_cr.yaml
 - ../peripherals/rtc/rtc_common.yaml
 - collect/rtc/alarm.yaml
 - collect/rtc/bkpr.yaml
 - common_patches/usb_otg/fs_remove_prefix.yaml
 - common_patches/usb_otg/fs_v1.yaml
 - common_patches/usb_otg/fs_v1_novbussens.yaml
 - collect/usb_otg/fs.yaml
 - common_patches/dbgmcu/dbgmcu.yaml
 - common_patches/fpu_interrupt_in_exti.yaml
 - ../peripherals/sdio/sdio_f4.yaml
 - collect/sdio/resp.yaml
 - common_patches/i2c/v1_fltr.yaml
 - ../peripherals/i2c/i2c_v1_fltr.yaml
 - common_patches/pwr/f4.yaml
 - ../peripherals/pwr/pwr_f411.yaml
