// Seed: 3228135678
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  ;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output wire id_2,
    output tri0 id_3,
    output tri id_4
);
  logic id_6;
  ;
  logic id_7;
  localparam id_8 = 1 - 1;
  tri0 [-1 : 1] id_9 = 1;
  assign id_6 = id_8;
  always @(posedge -1) begin : LABEL_0
    id_0 <= id_9;
  end
  assign id_0 = id_6[1'd0];
  wire id_10;
  wire id_11;
  logic id_12, id_13, id_14 = 1, id_15, id_16;
  module_0 modCall_1 (id_15);
  logic [-1 : -1 'b0] id_17;
  always @(negedge id_8);
  parameter id_18 = 1;
  wire id_19 = id_15;
endmodule
