<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>doc/doxygen/src/feature_list.md Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('feature__list_8md.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">doc/doxygen/src/feature_list.md</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;# List of Features (Features as Build System Enties)            {#feature-list}</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;&lt;!--</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;WARNING: This has been auto-generated from features.yaml.</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;         Do not edit this by hand, but update features.yaml instead.</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;         Finally, run `make generate-features` in the root of the RIOT repo.</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;--&gt;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;[TOC]</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;# Architecture Features</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;These indicate architecture features, such as word size of the CPU, supported instruction sets and so on. All architecture features provided by a given board will always be used, e.g. an 8-bit CPU cannot just stop being an 8-bit CPU on request.</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;## Word size</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;Word size of the CPU</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;| `arch_8bit`                       | CPU has a 8-bits architecture                                                 |</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;| `arch_16bit`                      | CPU has a 16-bits architecture                                                |</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;| `arch_32bit`                      | CPU has a 32-bits architecture                                                |</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;| `arch_64bit`                      | CPU has a 64-bits architecture                                                |</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;## Architecture grouping</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;Instruction set of the CPU</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;| `arch_arm`                        | CPU architecture is classic ARM or Cortex M                                   |</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;| `arch_arm7`                       | CPU architecture is classic ARM (ARM7)                                        |</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;| `arch_avr8`                       | CPU architecture is AVR-8                                                     |</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;| `arch_efm32`                      | FIXME. This is not an architecture. Use cpu_efm32 for this                    |</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;| `arch_esp`                        | CPU architecture is an ESP. (Fixme: This is not an architecture)              |</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;| `arch_esp_xtensa`                 | CPU architecture is Xtensa                                                    |</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;| `arch_esp_riscv`                  | CPU architecture is RISC-V (ESP flavor)                                       |</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;| `arch_esp32`                      | CPU architecture is an ESP32. (Fixme: This is not an architecture)            |</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;| `arch_esp32_xtensa`               | CPU architecture is Xtensa (ESP32 flavor)                                     |</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;| `arch_esp8266`                    | CPU architecture is Xtensa (ESP8266 flavor)                                   |</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;| `arch_msp430`                     | CPU architecture is MSP430                                                    |</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;| `arch_native`                     | CPU architecture is `native`                                                  |</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;| `arch_riscv`                      | CPU architecture is RISC-V                                                    |</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;| `arch_nuclei`                     | The CPU is based on a Nuclei System Technology design. Hence, RIOT is using the Nuclei Microcontroller Software Interface Standard (NMSIS) vendor independent hardware abstraction layer. |</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;# CPU Features</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;These features are related to CPU capabilities or just used to indicated which CPU family is used.</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;## CPU Capabilities</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;These correspond to features/capabilities provided by certain CPUs</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;### Cortex M Specific Features</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;These features are only available on (some) ARM Cortex M MCUs</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;| `cpu_check_address`               | The @ref cpu_check_address can be used to check if accessing a given address would cause a bus fault. |</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;| `cortexm_stack_limit`             | ARM Cortex-M PSPLIM/MSPLIM registers are available.                           |</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;| `cortexm_svc`                     | ARM Cortex-M Supervisor Calls are available.                                  |</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;| `cortexm_fpu`                     | A hardware floating point unit is available.                                  |</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;| `cortexm_mpu`                     | A memory protection unit (MPU) is available.                                  |</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;#### nRF Capabilities</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;These features are only available on (some) nordic nRF MCUs</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;| `vdd_lc_filter_reg1`              | An LC filter for use with the internal DC/DC converter is present. If this is the case, the DC/DC converter is used over the LDO regulator for improved power efficiency. |</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;| `vdd_lc_filter_reg0`              | The MCU supports a high voltage supply via an two-stage regulator and the board has an LC filter required for using the two-stage DC/DC converter. This enables the two-stage DC/DC converter. |</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;### AVR-8 Specific Features</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;#### ATmega Specific Features</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;These features are only available on (some) ATmega MCUs.</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;| `atmega_pcint0`                   | Required pin-mapping for pin change interrupt on bank 0 is available. See section on pin change interrupts in @ref cpu_atmega_common |</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;| `atmega_pcint1`                   | Required pin-mapping for pin change interrupt on bank 1 is available. See section on pin change interrupts in @ref cpu_atmega_common |</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;| `atmega_pcint2`                   | Required pin-mapping for pin change interrupt on bank 2 is available. See section on pin change interrupts in @ref cpu_atmega_common |</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;| `atmega_pcint3`                   | Required pin-mapping for pin change interrupt on bank 3 is available. See section on pin change interrupts in @ref cpu_atmega_common |</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;#### ATxmega Specific Features</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;These features are only available on (some) ATxmega MCUs.</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;| `atxmega_ebi`                     | MCU supports the external bus interface (EBI) to either extend RAM with external RAM or attach memory mapped peripherals such as (some) displays. |</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;### EFM32 Specific Features</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;| `efm32_coretemp`                  | Y R U not using `periph_temperature` for this?                                |</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;| `gecko_sdk_librail_nonfpu`        | The CPU offers librail support if the FPU is disabled. Librail is shipped as pre-compiled blobs. Thus, we have to adapt to their choice how to process floats. |</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;| `gecko_sdk_librail_fpu`           | The CPU offers librail support if the FPU is enabled. Librail is shipped as pre-compiled blobs. Thus, we have to adapt to their choice how to process floats. |</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;### ESP Specific Features</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;These features are only available on (some) ESP MCUs.</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;| `esp_jtag`                        | The MCU supports JTAG for programming and debugging. Enable this feature to expose the interface at the cost of having fewer pins as GPIOs available. |</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;| `esp_now`                         | An ESP NOW-compatible radio is present.                                       |</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;| `esp_spiffs`                      | A Serial Peripheral Interface Flash File System can be used.                  |</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;| `esp_wifi`                        | An ESP WiFi radio is present.                                                 |</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;| `esp_wifi_ap`                     | ESP WiFi SoftAP support is present.                                           |</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;| `esp_wifi_enterprise`             | The ESP WiFi interface supports WPA2 enterprise mode.                         |</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;| `esp_ble_esp32`                   | The ESP32x SoC uses the SDK Bluetooth LE library for the ESP32 variant.       |</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;| `esp_ble_esp32c3`                 | The ESP32x SoC uses the SDK Bluetooth LE library for the ESP32-C3 or ESP32-S3 variant. |</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;| `esp_hw_counter`                  | The used ESP32x SoC supports HW counters that can be used as timers.          |</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;| `esp_rmt`                         | The ESP32x SoC has an RMT (Remote Control Transceiver) peripheral.            |</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;| `esp_rtc_timer_32k`               | An external 32.768 kHz crystal is connected to the ESP32x Soc on the board.   |</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;| `esp_spi_ram`                     | An external RAM is connected via the SPI interface to the ESP32x SoC on the board. |</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;| `esp_spi_oct`                     | Octal SPI mode is used for Flash and SPI RAM. In this case additional GPIOs are used for the SPI interface and cannot be used for other purposes. |</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;| `esp_ble`                         | An ESP32 Bluetooth LE transceiver is present.                                 |</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;### nordic nRF Specific Features</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;| `radio_nrf802154`                 | An nRF MCU with a peripheral radio that supports IEEE 802.15.4 is present.    |</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;| `radio_nrfble`                    | An nRF MCU with a peripheral radio that supports Bluetooth LE is present.     |</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;| `radio_nrfmin`                    | An nRF MCU with a peripheral radio that supports nordics proprietary link layer protocol is present. |</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;## CPU Grouping</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;These are not actually features/capabilities, but just indicate to which CPU family a certain CPU belongs</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;| `cpu_native`                      | The board is simulated by a native program running on the host                |</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;### Atmel / Microchip AVR-8 Grouping</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;#### ATmega Grouping</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;| `cpu_core_atmega`                 | The MCU has an ATmega CPU                                                     |</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;| `cpu_atmega8`                     | The MCU is an ATmega8                                                         |</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;| `cpu_atmega32u4`                  | The MCU is an ATmega32U4                                                      |</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;| `cpu_atmega128rfa1`               | The MCU is an ATmega128RFA1                                                   |</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;| `cpu_atmega256rfr2`               | The MCU is an ATmega256RFR2                                                   |</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;| `cpu_atmega328p`                  | The MCU is an ATmega328P                                                      |</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;| `cpu_atmega1281`                  | The MCU is an ATmega1281                                                      |</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;| `cpu_atmega1284p`                 | The MCU is an ATmega1284P                                                     |</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;| `cpu_atmega2560`                  | The MCU is an ATmega2560                                                      |</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;#### ATxmega Grouping</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;| `cpu_core_atxmega`                | The MCU has an ATxmega CPU                                                    |</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;| `cpu_atxmega`                     | The MCU is an ATxmega XYZ CPU                                                 |</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;### ARM Cortex-M and Classic ARM Grouping</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;| `cpu_core_cortexm`                | The MCU has an ARM Cortex-M CPU (any family)                                  |</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;| `cpu_stm32`                       | The MCU has an STM32 MCU                                                      |</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;#### Atmel / Microchip SAM Grouping</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;##### SAM0 Grouping</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;| `cpu_samd21`                      | The MCU has an Atmel/Microchip SAM D10/D11/D20/D21 CPU                        |</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;| `cpu_samd5x`                      | The MCU has an Atmel/Microchip SAM D5x CPU                                    |</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;| `cpu_saml1x`                      | The MCU has an Atmel/Microchip SAM L1x CPU                                    |</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;| `cpu_saml21`                      | The MCU has an Atmel/Microchip SAM L2x / L3x CPU                              |</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;##### SAM3 Grouping</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;| `cpu_sam3`                        | The MCU has an Atmel/Microchip SAM 3 CPU                                      |</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;##### SAM4S Grouping</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;| `cpu_sam4s`                       | The MCU has an Atmel/Microchip SAM 4S CPU                                     |</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;#### GigaDevice Semiconductor Inc Grouping</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;| `cpu_gd32v`                       | The MCU is part of the GigaDevice GD32V family                                |</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;#### nordic nRF Grouping</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;| `cpu_nrf51`                       | The MCU has an nordic nRF51 CPU                                               |</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;| `cpu_nrf52`                       | The MCU has an nordic nRF52 CPU                                               |</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;| `cpu_nrf53`                       | The MCU has an nordic nRF53 CPU                                               |</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;| `cpu_nrf9160`                     | The MCU has an nordic nRF9160 CPU                                             |</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;#### NXP Grouping</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;| `cpu_kinetis`                     | The MCU is part of the NXP Kinetis family                                     |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;| `cpu_lpc1768`                     | The MCU is an NXP LPC1768                                                     |</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;| `cpu_lpc23xx`                     | The MCU is part of the NXP LPC23xx classic ARM family                         |</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;| `cpu_qn908x`                      | The MCU is part of the NXP QN908x family                                      |</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;#### Nintendo Grouping</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;| `cpu_arm7tdmi_gba`                | The MCU of the Game Boy Advance.                                              |</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;#### Raspberry Pi Grouping</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;| `cpu_rpx0xx`                      | The MCU is part of the Raspberry PI RPx0xx family.                            |</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;#### Silicon Laboratories EFM32 Grouping</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;| `cpu_efm32`                       | The MCU is part of the Silicon Labs EFM32 family                              |</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;#### SiFive, Inc. Grouping</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;| `cpu_fe310`                       | The MCU is in SiFive Freedom E310                                             |</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;#### STMicroelectronics STM32 Grouping</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;| `cpu_stm32c0`                     | The MCU has an STM32 C0 MCU                                                   |</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;| `cpu_stm32f0`                     | The MCU has an STM32 F0 MCU                                                   |</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;| `cpu_stm32f1`                     | The MCU has an STM32 F1 MCU                                                   |</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;| `cpu_stm32f2`                     | The MCU has an STM32 F2 MCU                                                   |</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;| `cpu_stm32f3`                     | The MCU has an STM32 F3 MCU                                                   |</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;| `cpu_stm32f4`                     | The MCU has an STM32 F4 MCU                                                   |</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;| `cpu_stm32f7`                     | The MCU has an STM32 F7 MCU                                                   |</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;| `cpu_stm32g0`                     | The MCU has an STM32 G0 MCU                                                   |</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;| `cpu_stm32g4`                     | The MCU has an STM32 G4 MCU                                                   |</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;| `cpu_stm32l0`                     | The MCU has an STM32 L0 MCU                                                   |</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;| `cpu_stm32l1`                     | The MCU has an STM32 L1 MCU                                                   |</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;| `cpu_stm32l4`                     | The MCU has an STM32 L4 MCU                                                   |</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;| `cpu_stm32l5`                     | The MCU has an STM32 L5 MCU                                                   |</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;| `cpu_stm32mp1`                    | The MCU has an STM32 MP1 MCU                                                  |</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;| `cpu_stm32u5`                     | The MCU has an STM32 U5 MCU                                                   |</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;| `cpu_stm32wb`                     | The MCU has an STM32 WB MCU                                                   |</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;| `cpu_stm32wl`                     | The MCU has an STM32 WL MCU                                                   |</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;#### Texas Instruments ARM MCU Grouping</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;| `cpu_cc26x2_cc13x2`               | The CPU in an TI CC26x2 or an TI CC13x2                                       |</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;| `cpu_cc26x0_cc13x0`               | The CPU in an TI CC26x0 or an TI CC13x0                                       |</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;| `cpu_cc2538`                      | The CPU in an TI CC2538                                                       |</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;| `cpu_lm4f120`                     | The CPU is an TI LM4F120                                                      |</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;### Expressif ESP Grouping</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;| `cpu_esp32`                       | The MCU is part of the ESP32 family                                           |</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;| `cpu_esp8266`                     | The MCU is an ESP8266                                                         |</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;### Texas Instruments MSP430 MCU Grouping</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;| `cpu_msp430`                      | The MCU is member of the MSP430 family.                                       |</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;| `cpu_msp430_x1xx`                 | The MCU is member of the MSP430 x1xx family.                                  |</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;| `cpu_msp430_f2xx_g2xx`            | The MCU is member of the MSP430 F2xx/G2xx family.                             |</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;# Arduino Features</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;These features indicate that an Arduino style I/O mapping is available, in which common descriptors refer to a GPIO pin / IC bus / SPI bus / PWM output / ADC input / etc. at a well-known location on a well-known board form factor.</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;## Arduino I/O Mapping Features</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;These features indicate presence of I/O mappings (e.g. well-known preprocessor macro names such as `ARDUINO_PIN_0` for a GPIO pin that is routed to pin `D0` on the board.</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;| `arduino_analog`                  | Indicates that Arduino analog pins mappings are provided.                     |</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;| `arduino_dac`                     | Indicates that Arduino DAC pins mappings are provided.                        |</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;| `arduino_i2c`                     | Indicates that Arduino IC bus mappings are provided.                         |</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;| `arduino_pins`                    | Indicates that Arduino digital pins mappings are provided.                    |</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;| `arduino_pwm`                     | Indicates that Arduino digital pin to PWM mappings are provided.              |</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;| `arduino_spi`                     | Indicates that Arduino SPI bus mappings are provided.                         |</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;| `arduino_uart`                    | Indicates that Arduino UART device mappings are provided.                     |</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;## Arduino Form Factor Features</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;These features indicate compatibility with a specific form factor, e.g. Arduino UNO or Adafruit Feather</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;| `arduino_shield_isp`              | Indicates that the board is mechanically and electrically compatible with shields that mate with the ISP header for SPI connectivity. |</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;| `arduino_shield_mega`             | Indicates that the board is mechanically and electrically compatible with shields developed for the Arduino Mega 2560. (Note: Except the ISP header, that requires `arduino_shield_isp` in addition.) |</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;| `arduino_shield_nano`             | Indicates that the board is mechanically and electrically compatible with shields developed for the Arduino Nano. (Note: Except the ISP header, that requires `arduino_shield_isp` in addition.) |</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;| `arduino_shield_uno`              | Indicates that the board is mechanically and electrically compatible with shields developed for the Arduino Nano. (Note: Except the ISP header, that requires `arduino_shield_isp` in addition.) |</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;# RAM Related Features</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;These features indicate presence of special RAM regions or features</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;| `backup_ram`                      | A special portion of RAM is retained during deep sleep. Variables can be placed there by annotating them with the `BACKUP_RAM` attribute. |</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;| `periph_rtc_mem`                  | The RTC peripheral provides storage memory for deep sleep. Unlike `backup_ram`, this memory is not mapped in the address space and requires calls to @ref rtc_mem_read and @ref rtc_mem_write to access. |</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;| `puf_sram`                        | The @ref sys_puf_sram module can be used to harvest entropy from uninitialized SRAM on cold boot to seed PRNGs. |</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;# Bluetooth Low Energy Features</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;The capabilities of the integrated (peripheral) BLE transceiver are modules using these features.</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;| `ble_adv_ext`                     | Support for Bluetooth LE 5 Advertising Extension                              |</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;| `ble_nimble`                      | Support for the NimBLE stack                                                  |</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;| `ble_nimble_netif`                | NimBLE supports the netif API, so that network stacks such as GNRC can be used on top. See @ref pkg_nimble_netif for details. |</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;| `ble_phy_2mbit`                   | The BLE radio supports the 2Mbit PHY mode                                     |</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;| `ble_phy_coded`                   | The BLE radio supports the CODED PHY mode                                     |</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;# Toolchain Features</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;These features are used to indicate which toolchains are supported, which languages they support, which libraries (e.g. picolibc, newlibc, libstdc++, etc.) are supported. Unless using `BUILD_IN_DOCKER=1`, those toolchains/libraries need to be installed on the system for the given platform to actually be usable, though.</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;| `cpp`                             | The C++ programming language is supported. Note that libstdc++ support is not implied and indicated by a separate feature. |</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;| `libstdcpp`                       | When using C++, a libstdc++ is available.                                     |</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;| `picolibc`                        | The picolibc C library is available for the platform.                         |</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;| `newlib`                          | The newlib C library is available for the platform.                           |</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;| `rust_target`                     | The Rust target definition (&quot;triple&quot;) is known. This is a mandatory requirement to build Rust code. |</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;| `emulator_renode`                 | The platform is compatible with the Renode emulator.                          |</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;# Peripheral Features</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;These features indicate presence of peripheral IP block, presence of a corresponding driver in RIOT, and any required board specific configuration needed.</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;| `periph_cpuid`                    | The CPU has identification information available. In the best case this is a globally unique ID, in the worst case it is some calibration parameters to compensate production variance that may or may not allow telling the CPU apart from any given other. |</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;| `periph_pwm`                      | A Pulse-Width Modulation (PWM) peripheral is present.                         |</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;| `periph_qdec`                     | A Quadrature Decoder (QDEC) peripheral is present.                            |</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;| `periph_temperature`              | The MCU has a built-in temperature sensor.                                    |</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;| `periph_vbat`                     | Backup battery monitoring is supported                                        |</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;| `periph_freqm`                    | A Frequency Meter peripheral is present.                                      |</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;| `periph_dma`                      | A DMA peripheral is present. Enabling this feature affects the implementation of other peripheral drivers. E.g. SPI/IC/UART/... transfers may use the DMA (possible only when transfers are longer than a certain cut-off). The main benefit is that other threads can run while the thread issuing the, say SPI transfer, is blocked until the transfer is completed. It often also speeds up longer transfers. |</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;| `periph_pm`                       | The MCU supports power management (PM) and RIOT can make use of that.         |</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;| `periph_ltdc`                     | An LCD/TFT Display Controller (LTDC) peripheral is present. (Currently only provided by some STM32 MCUs.) |</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;| `periph_pio`                      | A Programmable IO (PIO) is present. (Currently only RP2040)                   |</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;## General-Purpose Input/Output (GPIO)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;| `periph_gpio_fast_read`           | This feature is currently available on Microchip SAM0 based MCUs only. Enabling this feature reduces read latency for an increase in power consumption. It affects both the classic GPIO API driver and the GPIO LL driver. |</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;### Pin Level Peripheral GPIO API</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;This is a pin-level API that caters most use cases. Most code should be using this API over GPIO LL.</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;| `periph_gpio`                     | The classic GPIO API is implemented                                           |</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;| `periph_gpio_irq`                 | The classic GPIO driver supports external interrupts.                         |</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;| `periph_gpio_tamper_wake`         | This features is currently available on Microchip SAMD5x MCUs only. Enabling this features allows GPIO IRQs to wake the CPU even in deep sleep. The SAMD5x is not the only MCU that can be woken from lower power modes via GPIO, but it is currently the only MCU were this feature is configurable. |</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;### GPIO LL API</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;This is a lower level GPIO API that allows port based access. It exposes a number of advanced features and lower latency GPIO access at the cost of a more complex and more frequently changing API. You should only use this if the Pin Level Peripheral GPIO API is not catering your use case well enough.</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;| `periph_gpio_ll`                  | The GPIO LL driver is implemented for the MCU&#39;s GPIO peripheral.              |</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;| `periph_gpio_ll_irq`              | The GPIO LL driver has IRQ support.                                           |</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;| `periph_gpio_ll_irq_level_triggered_high` | Level triggered IRQs are supported for level high.                            |</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;| `periph_gpio_ll_irq_level_triggered_low` | Level triggered IRQs are supported for level low.                             |</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;| `periph_gpio_ll_irq_edge_triggered_both` | Edge triggered IRQs are supported with both falling and rising edges as trigger |</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;| `periph_gpio_ll_irq_unmask`       | The GPIO LL driver supports unmasking interrupts without clearing pending IRQs that came in while masked. |</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;| `periph_gpio_ll_disconnect`       | Some or all GPIO pins can be electrically disconnected from the MCU (high impedance state) with the GPIO LL API. |</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;| `periph_gpio_ll_input_pull_down`  | Some or all GPIO pins can enable an internal pull down resistor when the GPIO is configured in input mode. |</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;| `periph_gpio_ll_input_pull_keep`  | Some or all GPIO pins can enable internal pull resistors that pull towards the current bus level (pull down when bus is low, pull up when bus is high). |</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;| `periph_gpio_ll_input_pull_up`    | Some or all GPIO pins can enable an internal pull up resistor when the GPIO is configured in input mode. |</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;| `periph_gpio_ll_open_drain`       | Some or all pins can be configured in open drain mode.                        |</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;| `periph_gpio_ll_open_drain_pull_up` | Some or all GPIO pins can enable an internal pull up resistor when the GPIO is configured in open drain mode. |</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;| `periph_gpio_ll_open_source`      | Some or all pins can be configured in open source mode.                       |</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;| `periph_gpio_ll_open_source_pull_down` | Some or all GPIO pins can enable an internal pull down resistor when the GPIO is configured in open source mode. |</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;| `periph_gpio_ll_switch_dir`       | The GPIO LL driver allows switching the direction between input and (push-pull) output in an efficient manner. The main use case is bit-banging bidirectional protocols when open-drain / open-source mode is not supported. Another use case is controlling GPIOs at high speed with three output states (high, low, high impedance), as e.g. needed for Charlieplexing |</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;## Serial Interfaces</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;Features related to serial interfaces</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;### UART Features</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;Features related to the Universal Asynchronous Receiver-Transmitter peripheral</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;| `periph_uart`                     | An UART peripheral is present.                                                |</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;| `periph_lpuart`                   | A low-power UART peripheral is present.                                       |</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;| `periph_uart_collision`           | The UART peripheral supports hardware collision detection.                    |</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;| `periph_uart_hw_fc`               | The UART peripheral supports hardware flow control.                           |</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;| `periph_uart_modecfg`             | The UART peripheral allows configuration to non-default modes.                |</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;| `periph_uart_tx_ondemand`         | Indicates that the UART peripheral can enable / disable the TX line using @ref uart_enable_tx / @ref uart_disable_tx |</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;| `periph_uart_nonblocking`         | The UART peripheral allows non-blocking operations.                           |</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;| `periph_uart_reconfigure`         | The UART pins can be made available as regular GPIOS using @ref uart_deinit_pins and be attached back to the UART peripheral using @ref uart_init_pins |</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;| `periph_uart_rxstart_irq`         | The UART can issue an interrupt when the start condition detected. Use @ref uart_rxstart_irq_configure to associate a callback with the ISR of a given UART peripheral. |</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;### SPI Features</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;Features related to the Serial Peripheral Interface peripheral</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;| `periph_spi`                      | An SPI peripheral is present.                                                 |</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;| `periph_spi_on_qspi`              | The QSPI peripheral can be used in SPI mode.                                  |</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;| `periph_spi_reconfigure`          | The SPI pins can be made available as regular GPIOs using @ref spi_deinit_pins and re-attached to the SPI peripheral using @ref spi_init_pins |</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;| `periph_spi_gpio_mode`            | The SPI peripheral supports specifying the GPIO mode of each SPI pin upon initialization of the peripheral. |</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;### IC Features</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;Features related to the Inter-Integrated Circuit peripheral</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;| `periph_i2c`                      | An IC peripheral is present.                                                 |</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;| `pio_i2c`                         | An IC bus can be provided via the PIO peripheral.                            |</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;| `periph_i2c_reconfigure`          | The IC pins can be made available as regular GPIOs using @ref i2c_deinit_pins and re-attached to the IC peripheral using @ref i2c_init_pins |</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;### USB Features</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;Features related to the Universal Serial Bus</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;| `periph_usbdev`                   | An USB peripheral is present.                                                 |</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;| `periph_usbdev_hs`                | The USB peripheral supports High-Speed.                                       |</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;| `periph_usbdev_hs_utmi`           | An USB high-speed peripheral with internal UTMI+ HS PHY is present.           |</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;| `periph_usbdev_hs_ulpi`           | An USB high-speed peripheral with ULPI HS PHY is present.                     |</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;## Analog Features</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;Features related to ADCs/DACs</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;| `periph_adc`                      | An ADC peripheral is present.                                                 |</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;| `periph_adc_continuous`           | The ADC peripheral can be left on between measurements.                       |</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;| `periph_dac`                      | A DAC peripheral is present.                                                  |</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;## Integrated Connectivity</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;Peripheral network and communication interfaces.</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;| `periph_can`                      | A CAN peripheral is present.                                                  |</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;| `can_rx_mailbox`                  | CAN controller RX mailbox is supported                                        |</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;| `periph_eth`                      | An Ethernet peripheral is present.                                            |</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;## SD / MMC Card Features</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;| `periph_sdmmc`                    | An SDIO/SD/MMC peripheral is present and used by the board. This feature shall be provided by the board configuration, if available. |</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;| `periph_sdmmc_8bit`               | The SDIO/SD/MMC peripheral supports the 8-bit bus width and at least one component of the board is connected with 8 data lines. This feature shall be provided by the board configuration, if available. |</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;| `periph_sdmmc_auto_clk`           | The SDIO/SD/MMC peripheral supports the Auto-CLK feature, i.e. the automatic activation and deactivation of the SD CLK signal when required. This feature shall be provided by the MCU if supported. |</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;| `periph_sdmmc_auto_cmd12`         | The SDIO/SD/MMC peripheral supports the Auto-CMD12 feature, i.e. CMD12 is sent automatically to stop the transmission in multiple block operations. This feature shall be provided by the MCU if supported. |</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;| `periph_sdmmc_clk`                | The SDIO/SD/MMC peripheral has special clock functionality used by the peripheral driver. |</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;| `periph_sdmmc_hs`                 | The SDIO/SD/MMC peripheral supports the high speed access, that is 50 MHz for SD and 52 MHz for MMC. This feature shall be provided by the MCU. |</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;| `periph_sdmmc_mmc`                | The SDIO/SD/MMC peripheral supports MMC/eMMCs. This feature shall be provided by the MCU. |</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;| `periph_sdmmc_sdhc`               | The SDIO/SD/MMC peripheral is compliant with the SD Host Controller Specification. This feature shall be provided by the MCU. |</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;## Flash Features</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;| `periph_flashpage`                | A Flashpage peripheral is present.                                            |</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;| `periph_flashpage_in_address_space` | Static memory sections can fundamentally be turned into flash pages.          |</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;| `periph_flashpage_pagewise`       | The Flashpage peripheral supports pagewise writing.                           |</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;| `periph_flashpage_rwee`           | The Flashpage peripheral is of the Read While Write.                          |</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;| `periph_flashpage_aux`            | It is possible to partition off a part of the internal flash for an auxiliary slot. |</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;## Other Peripheral Storage Features</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;| `periph_eeprom`                   | An EEPROM peripheral is present.                                              |</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;| `periph_fmc`                      | An Flexible Memory Controller (FMC) or an Flexible Static Memory Controller (FSMC) is present. It can be used to extend memory or drive display controllers. |</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;| `periph_fmc_16bit`                | The FMC/FSMC peripheral supports a 16-bit data bus                            |</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;| `periph_fmc_32bit`                | The FMC/FSMC peripheral supports a 32-bit data bus                            |</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;| `periph_fmc_sdram`                | A board configuration is provided to attach map the board&#39;s SDRAM into the address space using the FMC/FSMC. |</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;| `periph_fmc_nor_sram`             | A board configuration is provided to attach map the board&#39;s NOR flash or (P)SRAM into the address space using the FMC/FSMC. |</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;| `periph_nvm`                      | A non-volatile memory peripheral is present. This is currently only provided by ATxmega MCUs to read the production signature which then is used as CPU ID. |</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;## Timer Features</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;Features related to timers</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;| `periph_rtc`                      | An Real Time Clock (RTC) peripheral is present. This timer works with time broken down into year, month, day, hour, minute, second. |</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;| `periph_rtc_ms`                   | The RTC peripheral can provide sub-second timestamps.                         |</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;| `periph_rtt`                      | An Real Time Timer (RTT) (a.k.a. Real Time Counter) peripheral is present. This timer is similar to `periph_timer`, except for using a different API (for no reason), being low power, slower ticking, and typically less affected by clock drift. |</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;| `periph_rtt_set_counter`          | The RTT peripheral implements @ref rtt_set_counter                            |</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;| `periph_rtt_overflow`             | The RTT provides an overflow callback.                                        |</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;| `periph_wdt`                      | A Watchdog Timer (WDT) peripheral is present.                                 |</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;| `periph_wdt_cb`                   | The WDT peripheral allows setting a callback function to be called before the reboot is actually triggered. |</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;| `periph_wdt_warning_period`       | By setting @ref CONFIG_WDT_WARNING_PERIOD the time when the WDT callback is triggered can be set. It specifies how many milliseconds before the reboot the callback should be executed. |</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;### High Frequency Timers</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;Features related to high frequency timers, a.k.a. `periph_timer`</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;| `periph_timer`                    | A high frequency timer peripheral is present.                                 |</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;| `periph_timer_periodic`           | The Timer peripheral allows setting periodic timeouts in addition to the mandatory one-shot timeouts. |</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;| `periph_timer_poll`               | The Timer peripheral allows polling if a one-shot timer channel has already been expired using @ref timer_poll_channel to allow high accuracy busy waiting. |</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;| `periph_timer_query_freqs`        | The timer driver supports querying supported frequencies.                     |</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;### PTP Timers</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;These features are related to the hardware requirements to implement the Precision Time Protocol.</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;| `periph_ptp`                      | A PTP clock is present. The clock must have nanoseconds as unit and be at least 64 bit wide. |</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;| `periph_ptp_speed_adjustment`     | The PTP clock speed can be adjusted. This can be used for clock drift correction and synchronization without &quot;jumping&quot; to the new network time, but rather pace faster/slow for some time until the clocks are back in sync. |</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;| `periph_ptp_timer`                | The PTP clock can be used as timer (so that (absolute) timeouts can be set on the clock). |</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;| `periph_ptp_txrx_timestamps`      | The PTP clock can provide exact time stamps of the reception and transmission of frames (typically received at the peripheral Ethernet interface). |</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;## Platform Specific</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;Things specific to a single MCU family / MCU vendor</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;| `board_bat_voltage`               | Measures battery voltage based on ADC sampling.                               |</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;| `periph_ics`                      | An NXP Kinetis Internal Clock Source Controller (ICS peripheral) is present.  |</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;| `periph_mcg`                      | An Kinetis Multipurpose Clock Generator (MCG peripheral) is present.          |</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;| `periph_mcg_lite`                 | An Kinetis Multipurpose Clock Generator (MCG peripheral) is present in the lite version. |</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;| `periph_coretimer`                | A RISC-V CLINT timer is available and usable via the High Speed timer API. The CLINT only supports running at the RTC clock, typically 32.678 kHz, though. |</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;| `periph_pmp`                      | A RISC-V physical memory protection (PMP) peripheral is present. (Similar to ARM&#39;s MPU) |</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;| `periph_clic`                     | A RISC-V Core-local Interrupt Controller (CLIC) peripheral is present.        |</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;| `periph_plic`                     | A RISC-V Platform-local Interrupt Controller (PLIC) peripheral is present.    |</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;## Cryptographic Features</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;Hardware acceleration for cryptographic primitives, hardware random number generators, and other features useful for cryptography.</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;Please keep in mind that some of the cryptographic primitives provided by the hardware have not aged well in terms of security. They may still be nifty for use cases other than security, though.</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;| `periph_cryptocell_310`           | A cryptocell peripheral is present.                                           |</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;| `periph_hash_md5`                 | MD5 hardware acceleration present.                                            |</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;| `periph_hash_sha_1`               | SHA-1 hardware acceleration present.                                          |</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;| `periph_hash_sha_224`             | SHA-224 hardware acceleration present.                                        |</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;| `periph_hash_sha_256`             | SHA-256 hardware acceleration present.                                        |</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;| `periph_hash_sha_384`             | SHA-384 hardware acceleration present.                                        |</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;| `periph_hash_sha_512`             | SHA-512 hardware acceleration present.                                        |</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;| `periph_hash_sha_512_224`         | SHA-512/224 hardware acceleration present.                                    |</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;| `periph_hash_sha_512_256`         | SHA-512/256 hardware acceleration present.                                    |</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;| `periph_hash_sha3_256`            | SHA-3/256 hardware acceleration present.                                      |</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;| `periph_hash_sha3_384`            | SHA-3/384 hardware acceleration present.                                      |</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;| `periph_hash_sha3_512`            | SHA-3/512 hardware acceleration present.                                      |</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;| `periph_hmac_sha_256`             | HMAC SHA-256 hardware acceleration present.                                   |</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;| `periph_hwrng`                    | A Hardware Random Number Generator (HWRNG) peripheral is present.             |</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;| `periph_cipher_aes_128_cbc`       | AES 128 CBC hardware acceleration present                                     |</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;| `periph_cipher_chacha20`          | ChaCha20 hardware acceleration present                                        |</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;| `periph_ecc_p192r1`               | ECC P192R1 hardware acceleration peripheral present.                          |</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;| `periph_ecc_p256r1`               | ECC P256R1 hardware acceleration peripheral present.                          |</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;| `periph_ecc_ed25519`              | ECC Edwards25519 hardware acceleration peripheral present.                    |</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;# Other Features</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;Features that did not fit in any category</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;| `dbgpin`                          | The platform provides the necessary initialization hooks for the `dbgpin` module. |</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;| `no_idle_thread`                  | The MCU can idle without an idle thread                                       |</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;| `riotboot`                        | The `riotboot` bootloader is supported.                                       |</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;| `ssp`                             | Stack Smashing Protection is supported.                                       |</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;| `tinyusb_device`                  | The TinyUSB network stack is supported and can be selected with `USEPKG += tinyusb`. |</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;| `bootloader_stm32`                | The MCU has a STM32 bootloader in ROM that can be used for flashing.          |</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;# Board Features</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;These features indicate features of the board</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;| `netif`                           | The board has a network interface                                             |</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;| `netif_ethernet`                  | The board has an Ethernet network interface                                   |</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;| `netif_openwsn`                   | The board has a network interface suitable for OpenWSN                        |</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;| `highlevel_stdio`                 | A high-level stdio method (such as CDC ACM) is used. This requires a running thread and set-up and will not print during a crash. |</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;| `motor_driver`                    | A motor_driver configuration is present.                                      |</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;| `sdcard_spi`                      | An SD-Card SPI configuration is provided.                                     |</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;## STM32L496G Discovery Board Features</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;Features available and selectable on the `stm32l496-disco` board only</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;| Feature                           | Description                                                                   |</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;|:--------------------------------- |:----------------------------------------------------------------------------- |</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;| `periph_spi_stmod`                | By default, solder bridges SB6, SB7, SB8 are closed and USART1 is connected to the Pmod/STMmod+ connector. If these solder bridges are open and solder bridges SB4, SB5 and SB6 are closed instead, SPI2 is connected to the STMmod+/Pmod connector. Request this feature to use SPI2 with this board configuration. |</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Mar 12 2025 10:21:19 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
