INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Half Adder and Half Subtractor/Experiment 1.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Half Adder and Half Subtractor/Experiment 1.srcs/sources_1/new/Half_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Half Adder and Half Subtractor/Experiment 1.srcs/sim_1/new/Test_Bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Half Adder and Half Subtractor/Experiment 1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
