Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  4 00:20:22 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_UART_packet_wrapper_timing_summary_routed.rpt -pb test_UART_packet_wrapper_timing_summary_routed.pb -rpx test_UART_packet_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_UART_packet_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.642        0.000                      0                 1353        0.051        0.000                      0                 1353        3.000        0.000                       0                   654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
sys_clock                                {0.000 5.000}      10.000          100.000         
  clk_out1_test_UART_packet_clk_wiz_0_2  {0.000 5.000}      10.000          100.000         
  clkfbout_test_UART_packet_clk_wiz_0_2  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_test_UART_packet_clk_wiz_0_2        4.642        0.000                      0                 1328        0.051        0.000                      0                 1328        4.020        0.000                       0                   650  
  clkfbout_test_UART_packet_clk_wiz_0_2                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      clk_out1_test_UART_packet_clk_wiz_0_2  clk_out1_test_UART_packet_clk_wiz_0_2        5.673        0.000                      0                   25        0.599        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_UART_packet_clk_wiz_0_2
  To Clock:  clk_out1_test_UART_packet_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        4.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.429ns (30.598%)  route 3.241ns (69.402%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          1.217     0.861    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.327     1.188 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.785     1.973    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.351     2.324 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.295     2.619    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.332     2.951 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.945     3.896    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_1
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.477     8.482    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.538    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.842ns (19.082%)  route 3.571ns (80.918%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.148     1.793    test_UART_packet_i/AXI4Stream_UART_0/U0/s00_axis_tx_aresetn
    SLICE_X15Y103        LUT3 (Prop_lut3_I1_O)        0.299     2.092 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.430     2.522    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.124     2.646 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.992     3.638    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.657     8.661    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.571     9.232    
                         clock uncertainty           -0.074     9.158    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.626    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.626    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.072ns (25.862%)  route 3.073ns (74.138%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          1.217     0.861    test_UART_packet_i/AXI4Stream_UART_0/U0/m00_axis_rx_aresetn
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.327     1.188 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.785     1.973    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X35Y98         LUT4 (Prop_lut4_I2_O)        0.326     2.299 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          1.071     3.371    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.477     8.482    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.455    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.708ns (37.168%)  route 2.887ns (62.832%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.148     1.793    test_UART_packet_i/AXI4Stream_UART_0/U0/s00_axis_tx_aresetn
    SLICE_X15Y103        LUT3 (Prop_lut3_I1_O)        0.299     2.092 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.739     2.831    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X13Y98         LUT5 (Prop_lut5_I3_O)        0.124     2.955 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     2.955    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.487 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.487    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.821 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.821    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_6
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.441     8.445    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.062     8.923    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.687ns (36.879%)  route 2.887ns (63.121%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.148     1.793    test_UART_packet_i/AXI4Stream_UART_0/U0/s00_axis_tx_aresetn
    SLICE_X15Y103        LUT3 (Prop_lut3_I1_O)        0.299     2.092 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.739     2.831    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X13Y98         LUT5 (Prop_lut5_I3_O)        0.124     2.955 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     2.955    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.487 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.487    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.800 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.800    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_4
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.441     8.445    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.062     8.923    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.580ns (14.627%)  route 3.385ns (85.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X32Y101        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.319 f  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.442     1.123    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X34Y94         LUT4 (Prop_lut4_I2_O)        0.124     1.247 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=36, routed)          1.944     3.191    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.484     8.489    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y38         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.491     8.979    
                         clock uncertainty           -0.074     8.905    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.373    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.613ns (35.841%)  route 2.887ns (64.159%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.148     1.793    test_UART_packet_i/AXI4Stream_UART_0/U0/s00_axis_tx_aresetn
    SLICE_X15Y103        LUT3 (Prop_lut3_I1_O)        0.299     2.092 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.739     2.831    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X13Y98         LUT5 (Prop_lut5_I3_O)        0.124     2.955 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     2.955    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.487 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.487    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.726 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.726    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_5
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.441     8.445    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.062     8.923    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.597ns (35.613%)  route 2.887ns (64.387%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.148     1.793    test_UART_packet_i/AXI4Stream_UART_0/U0/s00_axis_tx_aresetn
    SLICE_X15Y103        LUT3 (Prop_lut3_I1_O)        0.299     2.092 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.739     2.831    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X13Y98         LUT5 (Prop_lut5_I3_O)        0.124     2.955 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     2.955    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.487 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.487    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.710 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.710    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_7
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.441     8.445    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.062     8.923    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.822ns (38.683%)  route 2.888ns (61.317%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.148     1.793    test_UART_packet_i/AXI4Stream_UART_0/U0/s00_axis_tx_aresetn
    SLICE_X15Y103        LUT3 (Prop_lut3_I1_O)        0.299     2.092 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.739     2.831    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X13Y98         LUT5 (Prop_lut5_I3_O)        0.124     2.955 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2/O
                         net (fo=1, routed)           0.000     2.955    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/S[0]
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.487 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.487    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.601 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.602    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.936 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.936    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_6
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.616     8.621    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.062     9.179    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.070ns (23.019%)  route 3.578ns (76.981%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.927     2.572    test_UART_packet_i/digilent_jstk2_0/U0/aresetn
    SLICE_X19Y110        LUT2 (Prop_lut2_I1_O)        0.325     2.897 r  test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_i_2/O
                         net (fo=2, routed)           0.651     3.548    test_UART_packet_i/digilent_jstk2_0/U0/state_sts0
    SLICE_X18Y110        LUT6 (Prop_lut6_I4_O)        0.326     3.874 r  test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_i_1/O
                         net (fo=1, routed)           0.000     3.874    test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.612     8.617    test_UART_packet_i/digilent_jstk2_0/U0/aclk
    SLICE_X18Y110        FDRE                                         r  test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_reg/C
                         clock pessimism              0.571     9.187    
                         clock uncertainty           -0.074     9.113    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)        0.029     9.142    test_UART_packet_i/digilent_jstk2_0/U0/btn_jstk_reg_reg
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                  5.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.205%)  route 0.116ns (22.795%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.565    -0.616    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.360    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[4]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.163 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.109 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.109    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.160    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.899%)  route 0.269ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.645    -0.536    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X14Y108        FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[1]/Q
                         net (fo=1, routed)           0.269    -0.103    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[1]
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.963    -0.727    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.456    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.160    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.403ns (77.688%)  route 0.116ns (22.312%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.565    -0.616    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.360    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[4]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.163 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.098 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.160    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.206%)  route 0.257ns (66.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.645    -0.536    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X15Y108        FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[5]/Q
                         net (fo=1, routed)           0.257    -0.150    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.963    -0.727    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.456    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.213    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.218%)  route 0.259ns (64.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.562    -0.619    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X29Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.259    -0.219    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[7]_0[7]
    SLICE_X40Y98         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.832    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X40Y98         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[6]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.072    -0.282    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.190ns (40.557%)  route 0.278ns (59.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.560    -0.621    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X35Y93         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.278    -0.202    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[2]
    SLICE_X38Y94         LUT2 (Prop_lut2_I0_O)        0.049    -0.153 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X38Y94         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.829    -0.860    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X38Y94         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.131    -0.225    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.505%)  route 0.242ns (56.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.562    -0.619    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X36Y97         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=5, routed)           0.242    -0.237    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[4]
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.192 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/gray_enc[4]
    SLICE_X33Y96         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.829    -0.860    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X33Y96         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.092    -0.264    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.683%)  route 0.276ns (68.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.645    -0.536    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X15Y108        FDRE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/m_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.132    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.963    -0.727    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y42         RAMB18E1                                     r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.456    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.242    -0.214    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.428ns (78.714%)  route 0.116ns (21.286%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.565    -0.616    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y99         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.115    -0.360    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/Q[4]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.163 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.163    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.073 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[10]_i_1_n_6
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y100        FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105    -0.160    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_UART_packet_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.247ns (51.538%)  route 0.232ns (48.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.561    -0.620    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y94         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.472 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.232    -0.240    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X34Y94         LUT5 (Prop_lut5_I0_O)        0.099    -0.141 r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000    -0.141    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[1]
    SLICE_X34Y94         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.828    -0.861    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X34Y94         FDRE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y94         FDRE (Hold_fdre_C_D)         0.121    -0.236    test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_UART_packet_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y98     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y94     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y96     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y96     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y97     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y97     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y96     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y95     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y97     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y104    test_UART_packet_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y96     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y96     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y95     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y95     test_UART_packet_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_UART_packet_clk_wiz_0_2
  To Clock:  clkfbout_test_UART_packet_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_UART_packet_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    test_UART_packet_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_test_UART_packet_clk_wiz_0_2
  To Clock:  clk_out1_test_UART_packet_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        5.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.747ns (20.701%)  route 2.862ns (79.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.289     1.933    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aresetn
    SLICE_X15Y107        LUT1 (Prop_lut1_I0_O)        0.328     2.261 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.573     2.834    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X15Y107        FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.614     8.619    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X15Y107        FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y107        FDCE (Recov_fdce_C_CLR)     -0.608     8.507    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.747ns (20.701%)  route 2.862ns (79.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.289     1.933    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aresetn
    SLICE_X15Y107        LUT1 (Prop_lut1_I0_O)        0.328     2.261 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.573     2.834    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X15Y107        FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.614     8.619    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X15Y107        FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y107        FDCE (Recov_fdce_C_CLR)     -0.608     8.507    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.747ns (20.701%)  route 2.862ns (79.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.737    -0.775    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X33Y102        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.356 r  test_UART_packet_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=60, routed)          2.289     1.933    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aresetn
    SLICE_X15Y107        LUT1 (Prop_lut1_I0_O)        0.328     2.261 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           0.573     2.834    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X15Y107        FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.614     8.619    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X15Y107        FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.571     9.189    
                         clock uncertainty           -0.074     9.115    
    SLICE_X15Y107        FDCE (Recov_fdce_C_CLR)     -0.608     8.507    test_UART_packet_i/jstk_uart_bridge_0_0/U0/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.483%)  route 2.152ns (82.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.152     1.835    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.483%)  route 2.152ns (82.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.152     1.835    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.483%)  route 2.152ns (82.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.152     1.835    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.456ns (17.483%)  route 2.152ns (82.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.152     1.835    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.512%)  route 2.148ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.148     1.830    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.512%)  route 2.148ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.148     1.830    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@10.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.456ns (17.512%)  route 2.148ns (82.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.738    -0.774    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.318 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.148     1.830    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         1.438     8.442    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  6.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.811%)  route 0.366ns (72.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.643    -0.538    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X35Y101        FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.397 f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/Q
                         net (fo=25, routed)          0.366    -0.031    test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg_n_0
    SLICE_X35Y101        FDCE                                         f  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.917    -0.772    test_UART_packet_i/jstk_uart_bridge_0_0/U0/aclk
    SLICE_X35Y101        FDCE                                         r  test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg/C
                         clock pessimism              0.234    -0.538    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    test_UART_packet_i/jstk_uart_bridge_0_0/U0/data_ready_rx_reg
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.389%)  route 0.626ns (81.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.626     0.230    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X34Y98         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.829    -0.860    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X34Y98         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.423    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.339%)  route 0.628ns (81.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.628     0.232    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y106        FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y106        FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.339%)  route 0.628ns (81.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.628     0.232    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y106        FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y106        FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.339%)  route 0.628ns (81.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.628     0.232    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y106        FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y106        FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.565    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.339%)  route 0.628ns (81.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.628     0.232    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y106        FDPE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.921    -0.768    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y106        FDPE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.270    -0.498    
    SLICE_X10Y106        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.569    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.003%)  route 0.866ns (85.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.866     0.470    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.832    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.003%)  route 0.866ns (85.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.866     0.470    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.832    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.003%)  route 0.866ns (85.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.866     0.470    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.832    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_test_UART_packet_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns - clk_out1_test_UART_packet_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.141ns (14.003%)  route 0.866ns (85.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.644    -0.537    test_UART_packet_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X25Y103        FDRE                                         r  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.396 f  test_UART_packet_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.866     0.470    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_UART_packet_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_UART_packet_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_UART_packet_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_UART_packet_i/clk_wiz_0/inst/clk_in1_test_UART_packet_clk_wiz_0_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_UART_packet_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_UART_packet_i/clk_wiz_0/inst/clk_out1_test_UART_packet_clk_wiz_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_UART_packet_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=648, routed)         0.832    -0.858    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    test_UART_packet_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.917    





