{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701782640820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701782640822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 14:24:00 2023 " "Processing started: Tue Dec  5 14:24:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701782640822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701782640822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NESFPGA -c NESFPGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off NESFPGA -c NESFPGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701782640822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Decode/predecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Decode/predecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode-Behavioral " "Found design unit 1: predecode-Behavioral" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701782665702 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode " "Found entity 1: predecode" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701782665702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701782665702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb_predecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/tb_predecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_predecode-Behavioral " "Found design unit 1: tb_predecode-Behavioral" {  } { { "simulation/tb_predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701782665729 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_predecode " "Found entity 1: tb_predecode" {  } { { "simulation/tb_predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701782665729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701782665729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "predecode " "Elaborating entity \"predecode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701782665858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_cc predecode.vhd(44) " "VHDL Process Statement warning at predecode.vhd(44): signal \"s_cc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665869 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_aaa predecode.vhd(47) " "VHDL Process Statement warning at predecode.vhd(47): signal \"s_aaa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bbb predecode.vhd(68) " "VHDL Process Statement warning at predecode.vhd(68): signal \"s_bbb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_aaa predecode.vhd(100) " "VHDL Process Statement warning at predecode.vhd(100): signal \"s_aaa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bbb predecode.vhd(121) " "VHDL Process Statement warning at predecode.vhd(121): signal \"s_bbb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_aaa predecode.vhd(147) " "VHDL Process Statement warning at predecode.vhd(147): signal \"s_aaa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bbb predecode.vhd(166) " "VHDL Process Statement warning at predecode.vhd(166): signal \"s_bbb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_xx predecode.vhd(185) " "VHDL Process Statement warning at predecode.vhd(185): signal \"s_xx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y predecode.vhd(185) " "VHDL Process Statement warning at predecode.vhd(185): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_N predecode.vhd(187) " "VHDL Process Statement warning at predecode.vhd(187): signal \"s_flag_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_N predecode.vhd(191) " "VHDL Process Statement warning at predecode.vhd(191): signal \"s_flag_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_V predecode.vhd(195) " "VHDL Process Statement warning at predecode.vhd(195): signal \"s_flag_V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_V predecode.vhd(199) " "VHDL Process Statement warning at predecode.vhd(199): signal \"s_flag_V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_C predecode.vhd(203) " "VHDL Process Statement warning at predecode.vhd(203): signal \"s_flag_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_C predecode.vhd(207) " "VHDL Process Statement warning at predecode.vhd(207): signal \"s_flag_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_Z predecode.vhd(211) " "VHDL Process Statement warning at predecode.vhd(211): signal \"s_flag_Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_flag_Z predecode.vhd(215) " "VHDL Process Statement warning at predecode.vhd(215): signal \"s_flag_Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_addressing_mode predecode.vhd(41) " "VHDL Process Statement warning at predecode.vhd(41): inferring latch(es) for signal or variable \"o_addressing_mode\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_register_select predecode.vhd(41) " "VHDL Process Statement warning at predecode.vhd(41): inferring latch(es) for signal or variable \"o_register_select\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_register_select\[0\] predecode.vhd(41) " "Inferred latch for \"o_register_select\[0\]\" at predecode.vhd(41)" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_register_select\[1\] predecode.vhd(41) " "Inferred latch for \"o_register_select\[1\]\" at predecode.vhd(41)" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addressing_mode\[0\] predecode.vhd(41) " "Inferred latch for \"o_addressing_mode\[0\]\" at predecode.vhd(41)" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addressing_mode\[1\] predecode.vhd(41) " "Inferred latch for \"o_addressing_mode\[1\]\" at predecode.vhd(41)" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_addressing_mode\[2\] predecode.vhd(41) " "Inferred latch for \"o_addressing_mode\[2\]\" at predecode.vhd(41)" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701782665870 "|predecode"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701782666265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 14:24:26 2023 " "Processing ended: Tue Dec  5 14:24:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701782666265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701782666265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701782666265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701782666265 ""}
