From e220b134607aa2933e1130d02e43c610b89334cf Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Tue, 3 Mar 2020 15:30:36 +0700
Subject: [PATCH 120/268] arm64: dts: renesas: r8a774b1: Add INTC-EX device
 node

Adds a device node for the Interrupt Controller for External
Devices (INTC-EX) on RZ/G2N.

Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index fc7aec6..e2658658 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -208,6 +208,22 @@
 			reg = <0 0xe6060000 0 0x50c>;
 		};
 
+		intc_ex: interrupt-controller@e61c0000 {
+			compatible = "renesas,intc-ex-r8a774b1", "renesas,irqc";
+			#interrupt-cells = <2>;
+			interrupt-controller;
+			reg = <0 0xe61c0000 0 0x200>;
+			interrupts =	<GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH
+					 GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 407>;
+			power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+			resets = <&cpg 407>;
+		};
+
 		cpg: clock-controller@e6150000 {
 			compatible = "renesas,r8a774b1-cpg-mssr";
 			reg = <0 0xe6150000 0 0x1000>;
-- 
2.7.4

