

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Mon May  6 23:13:42 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.917|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_readItem0_fu_118  |readItem0  |    ?|    ?|    ?|    ?|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      66|    -|
|FIFO             |        0|      -|       5|      44|    -|
|Instance         |       58|      -|    3961|    9624|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      78|    -|
|Register         |        -|      -|     123|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       58|      0|    4089|    9812|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        6|      0|   ~0   |       4|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+------+------+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+----------------------+---------+-------+------+------+
    |grp_readItem0_fu_118    |readItem0             |        0|      0|  1326|  6753|
    |unite_AXILiteS_s_axi_U  |unite_AXILiteS_s_axi  |        0|      0|    74|   104|
    |unite_control_s_axi_U   |unite_control_s_axi   |        0|      0|    68|   104|
    |unite_gmem0_m_axi_U     |unite_gmem0_m_axi     |       58|      0|  2493|  2663|
    +------------------------+----------------------+---------+-------+------+------+
    |Total                   |                      |       58|      0|  3961|  9624|
    +------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |pipe_0_stream_V_fifo_U  |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_153_p2                       |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |tmp_i_fu_148_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  66|          68|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |gmem0_ARVALID            |   9|          2|    1|          2|
    |gmem0_RREADY             |   9|          2|    1|          2|
    |i_i_reg_107              |   9|          2|   31|         62|
    |pipe_0_stream_V_write    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         16|   36|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |grp_readItem0_fu_118_ap_start_reg  |   1|   0|    1|          0|
    |i_i_reg_107                        |  31|   0|   31|          0|
    |num_read_reg_159                   |  32|   0|   32|          0|
    |tmp_i_reg_181                      |   1|   0|    1|          0|
    |tmp_reg_176                        |  27|   0|   32|          5|
    |u_adjs_data_V1_reg_165             |  25|   0|   25|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 123|   0|  128|          5|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+------+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits |  Protocol  | Source Object|    C Type    |
+------------------------+-----+------+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |     5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |    32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |     4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |     5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |    32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |     2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |     1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |     2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_control_AWVALID   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |     5|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |     4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |     5|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |     2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |     2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |     1| ap_ctrl_hs |     unite    | return value |
|ap_rst_n                |  in |     1| ap_ctrl_hs |     unite    | return value |
|interrupt               | out |     1| ap_ctrl_hs |     unite    | return value |
|m_axi_gmem0_AWVALID     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR      | out |    32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID        | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN       | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK      | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE     | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS       | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA       | out |  1024|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB       | out |   128|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID         | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR      | out |    32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID        | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN       | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK      | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE     | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT      | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS       | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA       |  in |  1024|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST       |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID         |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER       |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP       |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP       |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID         |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER       |  in |     1|    m_axi   |     gmem0    |    pointer   |
+------------------------+-----+------+------------+--------------+--------------+

