\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [0][-]{chapter.2}{Background and Goals}{}% 2
\BOOKMARK [1][-]{section.2.1}{Why Branch Prediction?}{chapter.2}% 3
\BOOKMARK [1][-]{section.2.2}{Canonical Branch Predictor}{chapter.2}% 4
\BOOKMARK [1][-]{section.2.3}{Field Programmable Gate Arrays \(FPGAs\)}{chapter.2}% 5
\BOOKMARK [1][-]{section.2.4}{Design Goals}{chapter.2}% 6
\BOOKMARK [0][-]{chapter.3}{The Minimalistic FPGA-Friendly Branch predictor}{}% 7
\BOOKMARK [1][-]{section.3.1}{Target Prediction}{chapter.3}% 8
\BOOKMARK [2][-]{subsection.3.1.1}{Target Address Pre-calculation}{section.3.1}% 9
\BOOKMARK [2][-]{subsection.3.1.2}{Return Address Stack}{section.3.1}% 10
\BOOKMARK [2][-]{subsection.3.1.3}{Eliminating the BTB}{section.3.1}% 11
\BOOKMARK [1][-]{section.3.2}{Direction Prediction}{chapter.3}% 12
\BOOKMARK [1][-]{section.3.3}{FPGA implementation optimizations}{chapter.3}% 13
\BOOKMARK [2][-]{subsection.3.3.1}{Eliminating the BTB}{section.3.3}% 14
\BOOKMARK [2][-]{subsection.3.3.2}{FPGA-Friendly Direction Predictor Indexing}{section.3.3}% 15
\BOOKMARK [2][-]{subsection.3.3.3}{Instruction Decoding}{section.3.3}% 16
\BOOKMARK [0][-]{chapter.4}{Evaluation}{}% 17
\BOOKMARK [1][-]{section.4.1}{Methodology}{chapter.4}% 18
\BOOKMARK [1][-]{section.4.2}{Target Prediction}{chapter.4}% 19
\BOOKMARK [1][-]{section.4.3}{Direction Prediction}{chapter.4}% 20
\BOOKMARK [2][-]{subsection.4.3.1}{The Minimalistic FPGA-Friendly Branch predictor}{section.4.3}% 21
\BOOKMARK [2][-]{subsection.4.3.2}{The Overriding Branch predictor}{section.4.3}% 22
\BOOKMARK [1][-]{section.4.4}{Area and Frequency}{chapter.4}% 23
\BOOKMARK [2][-]{subsection.4.4.1}{Performance}{section.4.4}% 24
\BOOKMARK [0][-]{chapter.5}{Conclusion}{}% 25
\BOOKMARK [0][-]{chapter.5}{Bibliography}{}% 26
