- status: 0 - openlane design prep
  runtime_s: 6.43
  runtime_ts: 0h0m6s432ms
- status: 1 - synthesis - yosys
  runtime_s: 2.19
  runtime_ts: 0h0m2s185ms
- status: 2 - sta - openroad
  runtime_s: 0.58
  runtime_ts: 0h0m0s581ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.48
  runtime_ts: 0h0m1s484ms
- status: 4 - ioplace - openroad
  runtime_s: 0.73
  runtime_ts: 0h0m0s728ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s763ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.77
  runtime_ts: 0h0m0s774ms
- status: 7 - global placement - openroad
  runtime_s: 1.24
  runtime_ts: 0h0m1s242ms
- status: 8 - sta - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s701ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 3.14
  runtime_ts: 0h0m3s142ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.79
  runtime_ts: 0h0m0s787ms
- status: 11 - sta - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s687ms
- status: 12 - cts - openroad
  runtime_s: 62.9
  runtime_ts: 0h1m2s902ms
- status: 13 - sta - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s707ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 2.92
  runtime_ts: 0h0m2s924ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 3.26
  runtime_ts: 0h0m3s264ms
- status: 16 - sta - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s714ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 2.94
  runtime_ts: 0h0m2s944ms
- status: 18 - sta - openroad
  runtime_s: 0.71
  runtime_ts: 0h0m0s712ms
- status: 20 - write verilog - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s685ms
- status: 21 - sta - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s683ms
- status: 21 - global routing - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s683ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.83
  runtime_ts: 0h0m0s829ms
- status: 23 - detailed_routing - openroad
  runtime_s: 17.21
  runtime_ts: 0h0m17s210ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.46
  runtime_ts: 0h0m0s456ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.83
  runtime_ts: 0h0m0s832ms
- status: 26 - sta - openroad
  runtime_s: 2.82
  runtime_ts: 0h0m2s819ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.85
  runtime_ts: 0h0m0s846ms
- status: 28 - sta - openroad
  runtime_s: 2.75
  runtime_ts: 0h0m2s754ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s809ms
- status: 30 - sta - openroad
  runtime_s: 2.77
  runtime_ts: 0h0m2s769ms
- status: 31 - sta - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s685ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s721ms
- status: 33 - gdsii - magic
  runtime_s: 1.87
  runtime_ts: 0h0m1s871ms
- status: 33 - lef - magic
  runtime_s: 1.12
  runtime_ts: 0h0m1s121ms
- status: 34 - gdsii - klayout
  runtime_s: 0.98
  runtime_ts: 0h0m0s981ms
- status: 35 - xor - klayout
  runtime_s: 0.76
  runtime_ts: 0h0m0s763ms
- status: 36 - spice extraction - magic
  runtime_s: 1.04
  runtime_ts: 0h0m1s38ms
- status: 38 - write verilog - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s797ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.97
  runtime_ts: 0h0m0s972ms
- status: 39 - lvs - netgen
  runtime_s: 0.23
  runtime_ts: 0h0m0s234ms
- status: 40 - drc - magic
  runtime_s: 2.25
  runtime_ts: 0h0m2s246ms
- status: 41 - antenna check - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s808ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.39
  runtime_ts: 0h0m0s386ms
---
- status: routed
  runtime_s: 119.0
  runtime_ts: 0h1m59s0ms
- status: flow completed
  runtime_s: 146.0
  runtime_ts: 0h2m26s0ms
