# This is a makefile that compiles and links a C++ project
# It uses variables and macros for flexibility
# Define variables for compiler and flags
CC = g++
CFLAGS = -c -Wall

# Define directories and files
SRCDIR = src
BUILDDIR = build
TARGET = bin/output
SOURCES = $(wildcard $(SRCDIR)/*.cpp)
OBJECTS = $(patsubst $(SRCDIR)/%.cpp, $(BUILDDIR)/%.o, $(SOURCES))

# Specify build targets and dependencies
all: $(TARGET)
	
# Link object files to generate final executable
$(TARGET): $(OBJECTS)
	$(CC) $^ -o $@

# Compile each source file to an object file
$(BUILDDIR)/%.o: $(SRCDIR)/%.cpp
	$(CC) $(CFLAGS) $< -o $@

# Specify clean target for removing all generated files
clean:
	rm -rf $(BUILDDIR)/* $(TARGET)

# Declare phony targets to avoid conflicts with file names
.PHONY: all clean