#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 24 11:34:29 2018
# Process ID: 5128
# Log file: C:/Users/Administrator/Desktop/verilog/lab_3/lab_3.runs/synth_1/dynamic_scan.vds
# Journal file: C:/Users/Administrator/Desktop/verilog/lab_3/lab_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dynamic_scan.tcl -notrace
Command: synth_design -top dynamic_scan -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 263.984 ; gain = 91.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dynamic_scan' [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:10]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/Administrator/Desktop/verilog/lab_3/divider.v:3]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [C:/Users/Administrator/Desktop/verilog/lab_3/divider.v:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:11]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Administrator/Desktop/verilog/lab_3/counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/Administrator/Desktop/verilog/lab_3/counter.v:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:12]
INFO: [Synth 8-638] synthesizing module 'decoder3_8' [C:/Users/Administrator/Desktop/verilog/lab_3/decoder3_8.v:3]
WARNING: [Synth 8-567] referenced signal 'num' should be on the sensitivity list [C:/Users/Administrator/Desktop/verilog/lab_3/decoder3_8.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder3_8' (3#1) [C:/Users/Administrator/Desktop/verilog/lab_3/decoder3_8.v:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:13]
INFO: [Synth 8-638] synthesizing module 'rom8x4' [C:/Users/Administrator/Desktop/verilog/lab_3/rom8x4.v:3]
INFO: [Synth 8-256] done synthesizing module 'rom8x4' (4#1) [C:/Users/Administrator/Desktop/verilog/lab_3/rom8x4.v:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:14]
INFO: [Synth 8-638] synthesizing module 'pattern' [C:/Users/Administrator/Desktop/verilog/lab_3/pattern.v:3]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [C:/Users/Administrator/Desktop/verilog/lab_3/pattern.v:6]
INFO: [Synth 8-256] done synthesizing module 'pattern' (5#1) [C:/Users/Administrator/Desktop/verilog/lab_3/pattern.v:3]
INFO: [Synth 8-256] done synthesizing module 'dynamic_scan' (6#1) [C:/Users/Administrator/Desktop/verilog/lab_3/dynamic_scan.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 299.141 ; gain = 126.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 299.141 ; gain = 126.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/verilog/lab_3/lab3_nexys4.xdc]
