
---------- Begin Simulation Statistics ----------
final_tick                                17366811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1386868                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686644                       # Number of bytes of host memory used
host_op_rate                                  1721271                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.68                       # Real time elapsed on the host
host_tick_rate                             4723145767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5099313                       # Number of instructions simulated
sim_ops                                       6328987                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017367                       # Number of seconds simulated
sim_ticks                                 17366811000                       # Number of ticks simulated
system.cpu.Branches                            148336                       # Number of branches fetched
system.cpu.committedInsts                     5099313                       # Number of instructions committed
system.cpu.committedOps                       6328987                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1278823                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           133                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      265242                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     7009642                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         17366811                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               17366810.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1118110                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4449535                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       143780                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   3060                       # Number of float alu accesses
system.cpu.num_fp_insts                          3060                       # number of float instructions
system.cpu.num_fp_register_reads                 4923                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2323                       # number of times the floating registers were written
system.cpu.num_func_calls                        1210                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               6326166                       # Number of integer alu accesses
system.cpu.num_int_insts                      6326166                       # number of integer instructions
system.cpu.num_int_register_reads            13633345                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6039831                       # number of times the integer registers were written
system.cpu.num_load_insts                     1278815                       # Number of load instructions
system.cpu.num_mem_refs                       1544057                       # number of memory refs
system.cpu.num_store_insts                     265242                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  1140      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                   4655751     73.56%     73.58% # Class of executed instruction
system.cpu.op_class::IntMult                   125011      1.98%     75.55% # Class of executed instruction
system.cpu.op_class::IntDiv                      1132      0.02%     75.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                      16      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                      298      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      409      0.01%     75.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      692      0.01%     75.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                     464      0.01%     75.60% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdShift                     68      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::MemRead                  1278108     20.19%     95.80% # Class of executed instruction
system.cpu.op_class::MemWrite                  264893      4.19%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 707      0.01%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                349      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    6329044                       # Class of executed instruction
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4193                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               603                       # Transaction distribution
system.membus.trans_dist::ReadExResp              603                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1914                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       161152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       161152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  161152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2517                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2525000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           13410500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2105                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           357                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1118                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                617                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               617                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2105                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1870                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5045                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6915                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        45312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       151680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   196992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2726                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000367                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.019153                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2725     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2726                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4905000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             6042000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2124000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst      7008919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7008919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7008919                       # number of overall hits
system.cpu.icache.overall_hits::total         7008919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          708                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            708                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          708                       # number of overall misses
system.cpu.icache.overall_misses::total           708                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67678000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67678000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67678000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67678000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7009627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7009627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7009627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7009627                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95590.395480                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95590.395480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95590.395480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95590.395480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          708                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          708                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          708                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          708                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66262000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66262000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66262000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66262000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93590.395480                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93590.395480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93590.395480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93590.395480                       # average overall mshr miss latency
system.cpu.icache.replacements                    454                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7008919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7008919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          708                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           708                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67678000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7009627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7009627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95590.395480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95590.395480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66262000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66262000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93590.395480                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93590.395480                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.406653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7009627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               708                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9900.603107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.406653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14019962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14019962                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1541994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1541994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1541994                       # number of overall hits
system.cpu.dcache.overall_hits::total         1541994                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2014                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2014                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2014                       # number of overall misses
system.cpu.dcache.overall_misses::total          2014                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    197320000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    197320000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    197320000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    197320000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1544008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1544008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1544008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1544008                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001304                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001304                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001304                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 97974.180735                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97974.180735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 97974.180735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97974.180735                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          356                       # number of writebacks
system.cpu.dcache.writebacks::total               356                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2014                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2014                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    193292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    193292000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    193292000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    193292000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001304                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001304                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001304                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001304                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95974.180735                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95974.180735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95974.180735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95974.180735                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1277378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1277378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    134767000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    134767000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1278775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1278775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001092                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96468.861847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96468.861847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    131973000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131973000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94468.861847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94468.861847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       264616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         264616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       265233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       265233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101382.495948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101382.495948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     61319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99382.495948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99382.495948                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.028491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1544008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            766.637537                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   981.028491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3090030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3090030                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  17366811000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              58                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             147                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 205                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             58                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            147                       # number of overall hits
system.l2cache.overall_hits::total                205                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           650                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1867                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2517                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          650                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1867                       # number of overall misses
system.l2cache.overall_misses::total             2517                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     62920000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    184163000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    247083000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     62920000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    184163000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    247083000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          708                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2014                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2722                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          708                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2014                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2722                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.918079                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.927011                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.924688                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.918079                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.927011                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.924688                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        96800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 98641.135512                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 98165.673421                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        96800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 98641.135512                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 98165.673421                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          650                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1867                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2517                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          650                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1867                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2517                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     49920000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    146823000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    196743000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     49920000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    146823000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    196743000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.918079                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.927011                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.924688                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.918079                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.927011                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.924688                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        76800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 78641.135512                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 78165.673421                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        76800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 78641.135512                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 78165.673421                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          356                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          356                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          356                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          356                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           14                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               14                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          603                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            603                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59174000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59174000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          617                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          617                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.977310                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.977310                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 98132.669983                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 98132.669983                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          603                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          603                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     47114000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     47114000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.977310                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.977310                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78132.669983                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78132.669983                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           58                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          133                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          191                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          650                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1264                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1914                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     62920000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    124989000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    187909000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          708                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.918079                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.904796                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.909264                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        96800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 98883.702532                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 98176.071055                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          650                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1264                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1914                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     49920000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     99709000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    149629000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.918079                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.904796                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.909264                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        76800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78883.702532                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78176.071055                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2309.482975                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   4192                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2517                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.665475                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   591.081935                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1718.401040                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.144307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.419532                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.563839                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2513                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2319                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.613525                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                36061                       # Number of tag accesses
system.l2cache.tags.data_accesses               36061                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           41600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          119488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              161088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        41600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          41600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              650                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1867                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2517                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2395374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6880250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9275623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2395374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2395374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            3685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  3685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            3685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2395374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6880250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9279309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       650.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1867.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9495                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2517                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2517                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                164                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                226                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                182                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               156                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.78                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      20356750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    12585000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 67550500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8087.70                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 26837.70                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1772                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  70.40                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2517                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2517                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          739                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     215.989175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    133.168301                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    264.227380                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           357     48.31%     48.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          218     29.50%     77.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           48      6.50%     84.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      1.89%     86.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           24      3.25%     89.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           14      1.89%     91.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      1.89%     93.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           13      1.76%     94.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           37      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           739                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  161088                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   161088                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                          9.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    17366712000                       # Total gap between requests
system.mem_ctrl.avgGap                     6897026.21                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        41600                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       119488                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2395373.566281109583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6880249.920379741117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          650                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1867                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16571500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     50979000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25494.62                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     27305.30                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     70.37                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               2841720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1495230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              7775460                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1370647200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         743053710                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6043126080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          8168939400                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         470.376478                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  15703267000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    579800000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1083744000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2477580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1309275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             10195920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1370647200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         627672600                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        6140289120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          8152591695                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         469.435160                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  15957392500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    579800000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    829618500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  17366811000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
