--
--	Conversion of EasyBoard_5LP.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Jul 16 16:46:23 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
TERMINAL Net_4491 : bit;
TERMINAL Net_4490 : bit;
TERMINAL Net_4489 : bit;
TERMINAL Net_4488 : bit;
TERMINAL Net_4487 : bit;
TERMINAL Net_4486 : bit;
TERMINAL Net_4485 : bit;
TERMINAL Net_4484 : bit;
TERMINAL Net_4483 : bit;
TERMINAL Net_4482 : bit;
TERMINAL Net_4481 : bit;
TERMINAL Net_4480 : bit;
TERMINAL Net_4479 : bit;
TERMINAL Net_4478 : bit;
TERMINAL Net_4477 : bit;
TERMINAL Net_4476 : bit;
TERMINAL Net_4475 : bit;
TERMINAL Net_4474 : bit;
TERMINAL Net_4473 : bit;
TERMINAL Net_4472 : bit;
TERMINAL Net_4471 : bit;
TERMINAL Net_4470 : bit;
TERMINAL Net_4469 : bit;
TERMINAL Net_4468 : bit;
TERMINAL Net_4467 : bit;
TERMINAL Net_4466 : bit;
TERMINAL Net_4465 : bit;
TERMINAL Net_4464 : bit;
TERMINAL Net_4463 : bit;
TERMINAL Net_4462 : bit;
TERMINAL Net_4461 : bit;
TERMINAL Net_4460 : bit;
TERMINAL Net_4408 : bit;
TERMINAL \WaveDAC_1:Net_211\ : bit;
TERMINAL \WaveDAC_1:Net_189\ : bit;
TERMINAL \WaveDAC_1:Net_256\ : bit;
TERMINAL \WaveDAC_1:Net_190\ : bit;
TERMINAL \WaveDAC_1:Net_254\ : bit;
SIGNAL \WaveDAC_1:Net_183\ : bit;
SIGNAL Net_3734 : bit;
SIGNAL \WaveDAC_1:Net_107\ : bit;
SIGNAL Net_3735 : bit;
SIGNAL \WaveDAC_1:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC_1:Net_134\ : bit;
SIGNAL \WaveDAC_1:Net_336\ : bit;
SIGNAL \WaveDAC_1:demux:tmp__demux_1_reg\ : bit;
SIGNAL Net_3871 : bit;
SIGNAL \WaveDAC_1:VDAC8:Net_83\ : bit;
SIGNAL \WaveDAC_1:VDAC8:Net_81\ : bit;
SIGNAL \WaveDAC_1:VDAC8:Net_82\ : bit;
TERMINAL \WaveDAC_1:VDAC8:Net_77\ : bit;
SIGNAL \WaveDAC_1:Net_280\ : bit;
SIGNAL \WaveDAC_1:Net_279\ : bit;
SIGNAL \WaveDAC_1:Net_80\ : bit;
SIGNAL \WaveDAC_1:cydff_1\ : bit;
SIGNAL Net_3732 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_2016 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL Net_3844 : bit;
SIGNAL Net_2011 : bit;
TERMINAL \WaveDAC_0:Net_211\ : bit;
TERMINAL \WaveDAC_0:Net_189\ : bit;
TERMINAL \WaveDAC_0:Net_256\ : bit;
TERMINAL \WaveDAC_0:Net_190\ : bit;
TERMINAL \WaveDAC_0:Net_254\ : bit;
SIGNAL \WaveDAC_0:Net_183\ : bit;
SIGNAL Net_3635 : bit;
SIGNAL \WaveDAC_0:Net_107\ : bit;
SIGNAL Net_3636 : bit;
SIGNAL \WaveDAC_0:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC_0:Net_134\ : bit;
SIGNAL \WaveDAC_0:Net_336\ : bit;
SIGNAL \WaveDAC_0:demux:tmp__demux_1_reg\ : bit;
SIGNAL \WaveDAC_0:VDAC8:Net_83\ : bit;
SIGNAL \WaveDAC_0:VDAC8:Net_81\ : bit;
SIGNAL \WaveDAC_0:VDAC8:Net_82\ : bit;
TERMINAL \WaveDAC_0:VDAC8:Net_77\ : bit;
TERMINAL Net_3683 : bit;
SIGNAL \WaveDAC_0:Net_280\ : bit;
SIGNAL \WaveDAC_0:Net_279\ : bit;
SIGNAL \WaveDAC_0:Net_80\ : bit;
SIGNAL \WaveDAC_0:cydff_1\ : bit;
SIGNAL tmpOE__FNG_OUT_0_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_0_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_0_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_0_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_17_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_17_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_17_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_17_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_16_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_16_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_16_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_16_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_15_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_15_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_15_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_15_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_14_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_14_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_14_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_14_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_13_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_13_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_13_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_13_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_12_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_12_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_12_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_12_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_6_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_6_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_6_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_6_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_5_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_5_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_5_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_5_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_4_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_4_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_4_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_4_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_3_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_3_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_3_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_3_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_1_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_1_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_1_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_1_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_2_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_2_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_2_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_2_net_0 : bit;
SIGNAL tmpOE__LED_0_net_0 : bit;
SIGNAL tmpFB_0__LED_0_net_0 : bit;
SIGNAL tmpIO_0__LED_0_net_0 : bit;
TERMINAL tmpSIOVREF__LED_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_0_net_0 : bit;
SIGNAL tmpOE__LED_1_net_0 : bit;
SIGNAL tmpFB_0__LED_1_net_0 : bit;
SIGNAL tmpIO_0__LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_1_net_0 : bit;
SIGNAL \SPIS:BSPIS:cnt_reset\ : bit;
SIGNAL Net_4075 : bit;
SIGNAL \SPIS:BSPIS:inv_ss\ : bit;
SIGNAL \SPIS:BSPIS:tx_load\ : bit;
SIGNAL \SPIS:BSPIS:load\ : bit;
SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk_src\ : bit;
SIGNAL Net_4074 : bit;
SIGNAL \SPIS:BSPIS:dp_clk_src\ : bit;
SIGNAL \SPIS:Net_81\ : bit;
SIGNAL \SPIS:BSPIS:clock_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk\ : bit;
SIGNAL \SPIS:BSPIS:dp_clock\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
SIGNAL Net_4076 : bit;
SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:mosi_fin\ : bit;
SIGNAL \SPIS:Net_75\ : bit;
SIGNAL \SPIS:BSPIS:control_7\ : bit;
SIGNAL \SPIS:BSPIS:control_6\ : bit;
SIGNAL \SPIS:BSPIS:control_5\ : bit;
SIGNAL \SPIS:BSPIS:control_4\ : bit;
SIGNAL \SPIS:BSPIS:control_3\ : bit;
SIGNAL \SPIS:BSPIS:control_2\ : bit;
SIGNAL \SPIS:BSPIS:control_1\ : bit;
SIGNAL \SPIS:BSPIS:control_0\ : bit;
SIGNAL \SPIS:Net_182\ : bit;
SIGNAL \SPIS:BSPIS:count_6\ : bit;
SIGNAL \SPIS:BSPIS:count_5\ : bit;
SIGNAL \SPIS:BSPIS:count_4\ : bit;
SIGNAL \SPIS:BSPIS:count_3\ : bit;
SIGNAL \SPIS:BSPIS:count_2\ : bit;
SIGNAL \SPIS:BSPIS:count_1\ : bit;
SIGNAL \SPIS:BSPIS:count_0\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_zero\ : bit;
SIGNAL Net_4078 : bit;
SIGNAL Net_4080 : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
SIGNAL \SPIS:BSPIS:reset\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:mosi_from_dpR\ : bit;
SIGNAL \SPIS:BSPIS:nc1\ : bit;
SIGNAL \SPIS:BSPIS:nc2\ : bit;
SIGNAL \SPIS:BSPIS:nc3\ : bit;
SIGNAL \SPIS:BSPIS:nc4\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:carry\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:sh_right\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:sh_left\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:msb\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cap_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cap_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cfb\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:mosi_from_dpL\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_4073 : bit;
SIGNAL Net_4077 : bit;
SIGNAL Net_4081 : bit;
SIGNAL tmpOE__SPIS_MOSI_net_0 : bit;
SIGNAL tmpIO_0__SPIS_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__SPIS_MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPIS_MOSI_net_0 : bit;
SIGNAL tmpOE__SPIS_SCLK_net_0 : bit;
SIGNAL tmpIO_0__SPIS_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SPIS_SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPIS_SCLK_net_0 : bit;
SIGNAL tmpOE__SPIS_SS_net_0 : bit;
SIGNAL tmpIO_0__SPIS_SS_net_0 : bit;
TERMINAL tmpSIOVREF__SPIS_SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPIS_SS_net_0 : bit;
SIGNAL tmpOE__SPIS_MISO_net_0 : bit;
SIGNAL tmpFB_0__SPIS_MISO_net_0 : bit;
SIGNAL tmpIO_0__SPIS_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__SPIS_MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPIS_MISO_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_11_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_11_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_11_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_11_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_10_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_10_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_10_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_10_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_9_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_9_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_9_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_9_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_8_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_8_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_8_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_8_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_7_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_7_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_7_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_7_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_18_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_18_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_18_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_18_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_19_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_19_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_19_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_19_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_20_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_20_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_20_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_20_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_21_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_21_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_21_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_21_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_21_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_22_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_22_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_22_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_22_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_23_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_23_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_23_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_23_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_23_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_24_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_24_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_24_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_24_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_25_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_25_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_25_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_25_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_26_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_26_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_26_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_26_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_27_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_27_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_27_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_27_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_28_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_28_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_28_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_28_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_28_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_29_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_29_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_29_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_29_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_29_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_30_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_30_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_30_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_30_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_30_net_0 : bit;
SIGNAL tmpOE__FNG_OUT_31_net_0 : bit;
SIGNAL tmpFB_0__FNG_OUT_31_net_0 : bit;
SIGNAL tmpIO_0__FNG_OUT_31_net_0 : bit;
TERMINAL tmpSIOVREF__FNG_OUT_31_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FNG_OUT_31_net_0 : bit;
SIGNAL \WaveDAC_1:cydff_1\\D\ : bit;
SIGNAL \WaveDAC_0:cydff_1\\D\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\WaveDAC_1:Net_183\ <= ((not \WaveDAC_1:Net_134\ and Net_3871));

\WaveDAC_1:Net_107\ <= ((\WaveDAC_1:Net_134\ and Net_3871));

\WaveDAC_0:Net_183\ <= ((not \WaveDAC_0:Net_134\ and Net_3844));

\WaveDAC_0:Net_107\ <= ((Net_3844 and \WaveDAC_0:Net_134\));

\SPIS:BSPIS:inv_ss\ <= (not Net_4075);

\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

\SPIS:BSPIS:rx_buf_overrun\ <= ((not \SPIS:BSPIS:mosi_buf_overrun_fin\ and \SPIS:BSPIS:mosi_buf_overrun_reg\));

\SPIS:BSPIS:dp_clk_src\ <= (not Net_4074);

Net_4076 <= ((not Net_4075 and \SPIS:BSPIS:miso_from_dp\));

\SPIS:BSPIS:mosi_buf_overrun\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:dpMOSI_fifo_full\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:tx_status_0\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\ and \SPIS:BSPIS:miso_tx_empty_reg_fin\));

\SPIS:BSPIS:rx_status_4\ <= (not \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

\SPIS:BSPIS:mosi_to_dp\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\ and Net_4073)
	OR (not \SPIS:BSPIS:count_0\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_1\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_2\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_3\ and \SPIS:BSPIS:mosi_tmp\));

\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8808d97d-8a01-48a8-8b93-0d5fee8bd985/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
WaveDAC_1_Mux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>32,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00000000000000000000000000000000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_4491, Net_4490, Net_4489, Net_4488,
			Net_4487, Net_4486, Net_4485, Net_4484,
			Net_4483, Net_4482, Net_4481, Net_4480,
			Net_4479, Net_4478, Net_4477, Net_4476,
			Net_4475, Net_4474, Net_4473, Net_4472,
			Net_4471, Net_4470, Net_4469, Net_4468,
			Net_4467, Net_4466, Net_4465, Net_4464,
			Net_4463, Net_4462, Net_4461, Net_4460),
		hw_ctrl_en=>(others => zero),
		vout=>Net_4408);
\WaveDAC_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC_1:Net_211\);
\WaveDAC_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC_1:Net_189\,
		signal2=>\WaveDAC_1:Net_256\);
\WaveDAC_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC_1:Net_190\,
		signal2=>\WaveDAC_1:Net_211\);
\WaveDAC_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC_1:Net_254\);
\WaveDAC_1:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC_1:Net_183\,
		trq=>zero,
		nrq=>Net_3734);
\WaveDAC_1:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC_1:Net_107\,
		trq=>zero,
		nrq=>Net_3735);
\WaveDAC_1:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>Net_3871,
		strobe_udb=>Net_3871,
		vout=>\WaveDAC_1:Net_189\,
		iout=>\WaveDAC_1:VDAC8:Net_77\);
\WaveDAC_1:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC_1:VDAC8:Net_77\);
\WaveDAC_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_4408,
		signal2=>\WaveDAC_1:Net_256\);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_2016,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2016);
WaveDAC_0_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"30513673-7c59-46f7-88b1-d9179ae88633",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>120,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3844,
		dig_domain_out=>open);
\WaveDAC_0:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC_0:Net_211\);
\WaveDAC_0:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC_0:Net_189\,
		signal2=>\WaveDAC_0:Net_256\);
\WaveDAC_0:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC_0:Net_190\,
		signal2=>\WaveDAC_0:Net_211\);
\WaveDAC_0:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC_0:Net_254\);
\WaveDAC_0:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC_0:Net_183\,
		trq=>zero,
		nrq=>Net_3635);
\WaveDAC_0:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC_0:Net_107\,
		trq=>zero,
		nrq=>Net_3636);
\WaveDAC_0:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>Net_3844,
		strobe_udb=>Net_3844,
		vout=>\WaveDAC_0:Net_189\,
		iout=>\WaveDAC_0:VDAC8:Net_77\);
\WaveDAC_0:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC_0:VDAC8:Net_77\);
\WaveDAC_0:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_3683,
		signal2=>\WaveDAC_0:Net_256\);
FNG_OUT_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_0_net_0),
		analog=>Net_4460,
		io=>(tmpIO_0__FNG_OUT_0_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_0_net_0);
WaveDAC_1_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15a1b6a7-2811-4a33-9c0a-f3ac0c5a3513",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>120,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3871,
		dig_domain_out=>open);
FNG_OUT_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aa002b05-a812-4366-9f70-1b356e285bf5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_17_net_0),
		analog=>Net_4477,
		io=>(tmpIO_0__FNG_OUT_17_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_17_net_0);
FNG_OUT_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"47024cac-02be-4129-9338-9de22738cc4b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_16_net_0),
		analog=>Net_4476,
		io=>(tmpIO_0__FNG_OUT_16_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_16_net_0);
FNG_OUT_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c04f6aa2-e1ea-4814-958e-f7138ee181ad",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_15_net_0),
		analog=>Net_4475,
		io=>(tmpIO_0__FNG_OUT_15_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_15_net_0);
FNG_OUT_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7d7f3e89-15b7-4270-a516-789619fef125",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_14_net_0),
		analog=>Net_4474,
		io=>(tmpIO_0__FNG_OUT_14_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_14_net_0);
FNG_OUT_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ba5d5a8-87a4-430a-b3f3-fcada8e5fabc",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_13_net_0),
		analog=>Net_4473,
		io=>(tmpIO_0__FNG_OUT_13_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_13_net_0);
FNG_OUT_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0cfac24-4084-4dc8-91c7-9593fac9340e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_12_net_0),
		analog=>Net_4472,
		io=>(tmpIO_0__FNG_OUT_12_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_12_net_0);
FNG_OUT_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"abed7c5c-edf8-48e6-84ba-c7ed011429d3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_6_net_0),
		analog=>Net_4466,
		io=>(tmpIO_0__FNG_OUT_6_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_6_net_0);
FNG_OUT_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c6088a0-853f-413f-8bc8-c88bf3196e51",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_5_net_0),
		analog=>Net_4465,
		io=>(tmpIO_0__FNG_OUT_5_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_5_net_0);
FNG_OUT_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c3d3d9d-4617-417d-abec-ce06c0ea16d1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_4_net_0),
		analog=>Net_4464,
		io=>(tmpIO_0__FNG_OUT_4_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_4_net_0);
FNG_OUT_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"685b318e-da19-49a5-b11c-1030cfe23246",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_3_net_0),
		analog=>Net_4463,
		io=>(tmpIO_0__FNG_OUT_3_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_3_net_0);
FNG_OUT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1c94e792-cc31-42ef-aaa4-4d1d10b2c619",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_1_net_0),
		analog=>Net_4461,
		io=>(tmpIO_0__FNG_OUT_1_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_1_net_0);
FNG_OUT_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6a66f7fc-b432-40d9-a151-91e13bc137ec",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_2_net_0),
		analog=>Net_4462,
		io=>(tmpIO_0__FNG_OUT_2_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_2_net_0);
LED_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80854bb1-1892-423b-8f80-ba91b4108a81",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_0_net_0),
		siovref=>(tmpSIOVREF__LED_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_0_net_0);
LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f4a6230c-bd90-43a6-b05a-6367c26adb9e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_1_net_0),
		siovref=>(tmpSIOVREF__LED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_1_net_0);
WaveDAC_0_Mux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>32,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00000000000000000000000000000000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_4491, Net_4490, Net_4489, Net_4488,
			Net_4487, Net_4486, Net_4485, Net_4484,
			Net_4483, Net_4482, Net_4481, Net_4480,
			Net_4479, Net_4478, Net_4477, Net_4476,
			Net_4475, Net_4474, Net_4473, Net_4472,
			Net_4471, Net_4470, Net_4469, Net_4468,
			Net_4467, Net_4466, Net_4465, Net_4464,
			Net_4463, Net_4462, Net_4461, Net_4460),
		hw_ctrl_en=>(others => zero),
		vout=>Net_3683);
\SPIS:BSPIS:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4077,
		enable=>one,
		clock_out=>\SPIS:BSPIS:clock_fin\);
\SPIS:BSPIS:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_4074,
		enable=>one,
		clock_out=>\SPIS:BSPIS:prc_clk\);
\SPIS:BSPIS:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS:BSPIS:dp_clk_src\,
		enable=>one,
		clock_out=>\SPIS:BSPIS:dp_clock\);
\SPIS:BSPIS:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:tx_load\,
		sc_out=>\SPIS:BSPIS:dpcounter_one_fin\);
\SPIS:BSPIS:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		sc_out=>\SPIS:BSPIS:miso_tx_empty_reg_fin\);
\SPIS:BSPIS:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:mosi_buf_overrun\,
		sc_out=>\SPIS:BSPIS:mosi_buf_overrun_reg\);
\SPIS:BSPIS:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		sc_out=>\SPIS:BSPIS:dpMOSI_fifo_full_reg\);
\SPIS:BSPIS:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS:BSPIS:dp_clock\,
		reset=>Net_4075,
		load=>zero,
		enable=>\SPIS:BSPIS:inv_ss\,
		count=>(\SPIS:BSPIS:count_6\, \SPIS:BSPIS:count_5\, \SPIS:BSPIS:count_4\, \SPIS:BSPIS:count_3\,
			\SPIS:BSPIS:count_2\, \SPIS:BSPIS:count_1\, \SPIS:BSPIS:count_0\),
		tc=>open);
\SPIS:BSPIS:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:byte_complete\, zero, zero, zero,
			\SPIS:BSPIS:miso_tx_empty_reg_fin\, \SPIS:BSPIS:tx_status_1\, \SPIS:BSPIS:tx_status_0\),
		interrupt=>Net_4078);
\SPIS:BSPIS:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:dpMOSI_fifo_full_reg\, \SPIS:BSPIS:rx_buf_overrun\, \SPIS:BSPIS:rx_status_4\, \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_4080);
\SPIS:BSPIS:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS:BSPIS:dp_clock\,
		cs_addr=>(\SPIS:BSPIS:inv_ss\, zero, \SPIS:BSPIS:tx_load\),
		route_si=>\SPIS:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS:BSPIS:mosi_from_dpR\,
		f0_bus_stat=>\SPIS:BSPIS:nc1\,
		f0_blk_stat=>\SPIS:BSPIS:nc2\,
		f1_bus_stat=>\SPIS:BSPIS:nc3\,
		f1_blk_stat=>\SPIS:BSPIS:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SPIS:BSPIS:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SPIS:BSPIS:sR16:Dp:sh_right\,
		sol=>\SPIS:BSPIS:sR16:Dp:sh_left\,
		msbi=>\SPIS:BSPIS:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SPIS:BSPIS:sR16:Dp:cmp_eq_1\, \SPIS:BSPIS:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SPIS:BSPIS:sR16:Dp:cmp_lt_1\, \SPIS:BSPIS:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SPIS:BSPIS:sR16:Dp:cmp_zero_1\, \SPIS:BSPIS:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SPIS:BSPIS:sR16:Dp:cmp_ff_1\, \SPIS:BSPIS:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SPIS:BSPIS:sR16:Dp:cap_1\, \SPIS:BSPIS:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\SPIS:BSPIS:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS:BSPIS:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS:BSPIS:dp_clock\,
		cs_addr=>(\SPIS:BSPIS:inv_ss\, zero, \SPIS:BSPIS:tx_load\),
		route_si=>\SPIS:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS:BSPIS:miso_from_dp\,
		f0_bus_stat=>\SPIS:BSPIS:tx_status_1\,
		f0_blk_stat=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS:BSPIS:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SPIS:BSPIS:sR16:Dp:carry\,
		co=>open,
		sir=>\SPIS:BSPIS:sR16:Dp:sh_left\,
		sor=>\SPIS:BSPIS:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SPIS:BSPIS:sR16:Dp:msb\,
		cei=>(\SPIS:BSPIS:sR16:Dp:cmp_eq_1\, \SPIS:BSPIS:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SPIS:BSPIS:sR16:Dp:cmp_lt_1\, \SPIS:BSPIS:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\SPIS:BSPIS:sR16:Dp:cmp_zero_1\, \SPIS:BSPIS:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\SPIS:BSPIS:sR16:Dp:cmp_ff_1\, \SPIS:BSPIS:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\SPIS:BSPIS:sR16:Dp:cap_1\, \SPIS:BSPIS:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\SPIS:BSPIS:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SPIS_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7655c701-f538-45c1-86c8-edc0fd213aaf",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4077,
		dig_domain_out=>open);
SPIS_MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f2e701c5-d701-4ee2-a926-4f99075b795e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_4073,
		analog=>(open),
		io=>(tmpIO_0__SPIS_MOSI_net_0),
		siovref=>(tmpSIOVREF__SPIS_MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPIS_MOSI_net_0);
SPIS_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"58ebce43-1d6b-47c0-9f02-581983c283b3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_4074,
		analog=>(open),
		io=>(tmpIO_0__SPIS_SCLK_net_0),
		siovref=>(tmpSIOVREF__SPIS_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPIS_SCLK_net_0);
SPIS_SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fbb46ca9-1cff-49db-b5b4-499856b7a7e0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_4075,
		analog=>(open),
		io=>(tmpIO_0__SPIS_SS_net_0),
		siovref=>(tmpSIOVREF__SPIS_SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPIS_SS_net_0);
SPIS_MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c555e9f2-cb38-4e7d-b3a1-83a227e84544",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_4076,
		fb=>(tmpFB_0__SPIS_MISO_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPIS_MISO_net_0),
		siovref=>(tmpSIOVREF__SPIS_MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPIS_MISO_net_0);
FNG_OUT_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"585643b1-06f2-4b1b-a1a4-4cc2a62e83b9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_11_net_0),
		analog=>Net_4471,
		io=>(tmpIO_0__FNG_OUT_11_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_11_net_0);
FNG_OUT_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0ad2d65-e3cd-4d05-a04e-271979bf55a0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_10_net_0),
		analog=>Net_4470,
		io=>(tmpIO_0__FNG_OUT_10_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_10_net_0);
FNG_OUT_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3cf8e9e-aaad-49de-8089-04cb5902dcef",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_9_net_0),
		analog=>Net_4469,
		io=>(tmpIO_0__FNG_OUT_9_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_9_net_0);
FNG_OUT_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c6ac0c2-8277-4969-9aed-ca8cb0522112",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_8_net_0),
		analog=>Net_4468,
		io=>(tmpIO_0__FNG_OUT_8_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_8_net_0);
FNG_OUT_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"74c4ed51-9d16-47ea-88ce-8fad3e2dc71c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_7_net_0),
		analog=>Net_4467,
		io=>(tmpIO_0__FNG_OUT_7_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_7_net_0);
FNG_OUT_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eb33897d-620e-4d40-b949-9296182838c3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_18_net_0),
		analog=>Net_4478,
		io=>(tmpIO_0__FNG_OUT_18_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_18_net_0);
FNG_OUT_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4a10b152-796b-4f90-96a3-0b9461aa4bde",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_19_net_0),
		analog=>Net_4479,
		io=>(tmpIO_0__FNG_OUT_19_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_19_net_0);
FNG_OUT_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e791b61a-961e-4483-906f-0f8f91156ebf",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_20_net_0),
		analog=>Net_4480,
		io=>(tmpIO_0__FNG_OUT_20_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_20_net_0);
FNG_OUT_21:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27beddc9-6e12-49c9-acf0-e89c0f7f2810",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_21_net_0),
		analog=>Net_4481,
		io=>(tmpIO_0__FNG_OUT_21_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_21_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_21_net_0);
FNG_OUT_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"255f7eed-bbae-4df7-a174-9f4c32bab5f4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_22_net_0),
		analog=>Net_4482,
		io=>(tmpIO_0__FNG_OUT_22_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_22_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_22_net_0);
FNG_OUT_23:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"725a1959-45af-4541-9d69-de7189c705b1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_23_net_0),
		analog=>Net_4483,
		io=>(tmpIO_0__FNG_OUT_23_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_23_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_23_net_0);
FNG_OUT_24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac7f3b30-1f5c-4934-a9bb-880bcc0a5da3",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_24_net_0),
		analog=>Net_4484,
		io=>(tmpIO_0__FNG_OUT_24_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_24_net_0);
FNG_OUT_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f1e2ff0-ae39-427b-b194-9047a1af7647",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_25_net_0),
		analog=>Net_4485,
		io=>(tmpIO_0__FNG_OUT_25_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_25_net_0);
FNG_OUT_26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"859d9982-7f1c-4d11-bb10-2ae646ada1ee",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_26_net_0),
		analog=>Net_4486,
		io=>(tmpIO_0__FNG_OUT_26_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_26_net_0);
FNG_OUT_27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8276ebeb-787f-4753-abf3-7472d7319268",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_27_net_0),
		analog=>Net_4487,
		io=>(tmpIO_0__FNG_OUT_27_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_27_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_27_net_0);
FNG_OUT_28:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c80d59e1-e913-40fb-9850-396dc8b3fee8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_28_net_0),
		analog=>Net_4488,
		io=>(tmpIO_0__FNG_OUT_28_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_28_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_28_net_0);
FNG_OUT_29:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66905a7e-e98f-4164-b55c-5bccd4bb2d81",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_29_net_0),
		analog=>Net_4489,
		io=>(tmpIO_0__FNG_OUT_29_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_29_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_29_net_0);
FNG_OUT_30:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"323afb18-d3b2-456d-bbbc-37536883660f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_30_net_0),
		analog=>Net_4490,
		io=>(tmpIO_0__FNG_OUT_30_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_30_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_30_net_0);
FNG_OUT_31:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f12789ee-9b6c-4f78-9cea-483707c28754",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__FNG_OUT_31_net_0),
		analog=>Net_4491,
		io=>(tmpIO_0__FNG_OUT_31_net_0),
		siovref=>(tmpSIOVREF__FNG_OUT_31_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FNG_OUT_31_net_0);
\WaveDAC_1:cydff_1\:cy_dff
	PORT MAP(d=>zero,
		clk=>Net_3871,
		q=>\WaveDAC_1:Net_134\);
\WaveDAC_0:cydff_1\:cy_dff
	PORT MAP(d=>zero,
		clk=>Net_3844,
		q=>\WaveDAC_0:Net_134\);
\SPIS:BSPIS:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:dpcounter_one_fin\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:dpcounter_one_reg\);
\SPIS:BSPIS:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:mosi_buf_overrun_reg\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:mosi_buf_overrun_fin\);
\SPIS:BSPIS:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_4073,
		clk=>\SPIS:BSPIS:prc_clk\,
		q=>\SPIS:BSPIS:mosi_tmp\);

END R_T_L;
