-- generated by newgenasym Tue Jun 03 14:11:58 2008

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \virtex-5\ is
    port (    
	\1_sint_720\: INOUT  STD_LOGIC;    
	\2_sint_720\: INOUT  STD_LOGIC;    
	\3_sint_720\: INOUT  STD_LOGIC;    
	\400mhz_in\: INOUT  STD_LOGIC;    
	\4_sint_720\: INOUT  STD_LOGIC;    
	AVDD_0:    IN     STD_LOGIC;    
	AVSS_0:    IN     STD_LOGIC;    
	CCLK_0:    INOUT  STD_LOGIC;    
	\clk_i_out+\: INOUT  STD_LOGIC;    
	\clk_i_out-\: INOUT  STD_LOGIC;    
	\clk_q_out+\: INOUT  STD_LOGIC;    
	\clk_q_out-\: INOUT  STD_LOGIC;    
	CLK_SINT_720: INOUT  STD_LOGIC;    
	CLKO:      INOUT  STD_LOGIC;    
	COM1_RX:   INOUT  STD_LOGIC;    
	COM1_TX:   INOUT  STD_LOGIC;    
	COM1_USB:  INOUT  STD_LOGIC;    
	COM2_RX:   INOUT  STD_LOGIC;    
	COM2_TX:   INOUT  STD_LOGIC;    
	COM2_USB:  INOUT  STD_LOGIC;    
	CS_B_0:    INOUT  STD_LOGIC;    
	D0:        INOUT  STD_LOGIC;    
	D_IN_0:    INOUT  STD_LOGIC;    
	D_OUT_BUSY_0: INOUT  STD_LOGIC;    
	DDS_CRYSTAL_OUT: INOUT  STD_LOGIC;    
	DDS_CS:    INOUT  STD_LOGIC;    
	DDS_PWRDWNCTL: INOUT  STD_LOGIC;    
	DDS_RESET: INOUT  STD_LOGIC;    
	DDS_SCLK:  INOUT  STD_LOGIC;    
	DDS_SDIO:  INOUT  STD_LOGIC;    
	DDS_SDO:   INOUT  STD_LOGIC;    
	DONE_0:    INOUT  STD_LOGIC;    
	DXN_0:     INOUT  STD_LOGIC;    
	DXP_0:     INOUT  STD_LOGIC;    
	ETALON_IN_20MHZ: INOUT  STD_LOGIC;    
	FA:        INOUT  STD_LOGIC;    
	FB:        INOUT  STD_LOGIC;    
	FC:        INOUT  STD_LOGIC;    
	FCS_B:     INOUT  STD_LOGIC;    
	FRD:       INOUT  STD_LOGIC;    
	FS0:       INOUT  STD_LOGIC;    
	FS1:       INOUT  STD_LOGIC;    
	FS2:       INOUT  STD_LOGIC;    
	FWR:       INOUT  STD_LOGIC;    
	HSWAPEN_0: INOUT  STD_LOGIC;    
	\i+q\:     INOUT  STD_LOGIC;    
	\i+q*\:    INOUT  STD_LOGIC;    
	\i+q_clk\: INOUT  STD_LOGIC;    
	\i+q_clk*\: INOUT  STD_LOGIC;    
	\i/o_update\: INOUT  STD_LOGIC;    
	I2C_CLK:   INOUT  STD_LOGIC;    
	I2C_DATA:  INOUT  STD_LOGIC;    
	\i_clk*\:  INOUT  STD_LOGIC;    
	I_CLK_P:   INOUT  STD_LOGIC;    
	\i_d0*\:   INOUT  STD_LOGIC;    
	I_D0_P:    INOUT  STD_LOGIC;    
	\i_d1*\:   INOUT  STD_LOGIC;    
	I_D1_P:    INOUT  STD_LOGIC;    
	\i_d2*\:   INOUT  STD_LOGIC;    
	I_D2_P:    INOUT  STD_LOGIC;    
	\i_d3*\:   INOUT  STD_LOGIC;    
	I_D3_P:    INOUT  STD_LOGIC;    
	\i_d4*\:   INOUT  STD_LOGIC;    
	I_D4_P:    INOUT  STD_LOGIC;    
	\i_d5*\:   INOUT  STD_LOGIC;    
	I_D5_P:    INOUT  STD_LOGIC;    
	\i_d6*\:   INOUT  STD_LOGIC;    
	I_D6_P:    INOUT  STD_LOGIC;    
	\i_d7*\:   INOUT  STD_LOGIC;    
	I_D7_P:    INOUT  STD_LOGIC;    
	\i_dc0*\:  INOUT  STD_LOGIC;    
	I_DC0_P:   INOUT  STD_LOGIC;    
	\i_out+\:  INOUT  STD_LOGIC;    
	\i_out-\:  INOUT  STD_LOGIC;    
	IFCLK:     INOUT  STD_LOGIC;    
	INIT_B_0:  INOUT  STD_LOGIC;    
	LE_SINT_720: INOUT  STD_LOGIC;    
	M0_0:      INOUT  STD_LOGIC;    
	M1_0:      INOUT  STD_LOGIC;    
	M2_0:      INOUT  STD_LOGIC;    
	MISO_SINT_720: INOUT  STD_LOGIC;    
	MOSI:      INOUT  STD_LOGIC;    
	MOSI_SINT_720: INOUT  STD_LOGIC;    
	\out_clk_i_lvds*\: INOUT  STD_LOGIC;    
	OUT_CLK_I_LVDS_P: INOUT  STD_LOGIC;    
	\out_clk_q_lvds*\: INOUT  STD_LOGIC;    
	OUT_CLK_Q_LVDS_P: INOUT  STD_LOGIC;    
	\out_i_lvds*\: INOUT  STD_LOGIC;    
	OUT_I_LVDS_P: INOUT  STD_LOGIC;    
	\out_q_lvds*\: INOUT  STD_LOGIC;    
	OUT_Q_LVDS_P: INOUT  STD_LOGIC;    
	PA0:       INOUT  STD_LOGIC;    
	PA1:       INOUT  STD_LOGIC;    
	PA3:       INOUT  STD_LOGIC;    
	POWERDOWN_SINT_720: INOUT  STD_LOGIC;    
	PROGRAM_B: INOUT  STD_LOGIC;    
	\q_clk*\:  INOUT  STD_LOGIC;    
	Q_CLK_P:   INOUT  STD_LOGIC;    
	\q_d0*\:   INOUT  STD_LOGIC;    
	Q_D0_P:    INOUT  STD_LOGIC;    
	\q_d1*\:   INOUT  STD_LOGIC;    
	Q_D1_P:    INOUT  STD_LOGIC;    
	\q_d2*\:   INOUT  STD_LOGIC;    
	Q_D2_P:    INOUT  STD_LOGIC;    
	\q_d3*\:   INOUT  STD_LOGIC;    
	Q_D3_P:    INOUT  STD_LOGIC;    
	\q_d4*\:   INOUT  STD_LOGIC;    
	Q_D4_P:    INOUT  STD_LOGIC;    
	\q_d5*\:   INOUT  STD_LOGIC;    
	Q_D5_P:    INOUT  STD_LOGIC;    
	\q_d6*\:   INOUT  STD_LOGIC;    
	Q_D6_P:    INOUT  STD_LOGIC;    
	\q_d7*\:   INOUT  STD_LOGIC;    
	Q_D7_P:    INOUT  STD_LOGIC;    
	\q_dc0*\:  INOUT  STD_LOGIC;    
	Q_DC0_P:   INOUT  STD_LOGIC;    
	\q_out+\:  INOUT  STD_LOGIC;    
	\q_out-\:  INOUT  STD_LOGIC;    
	RDWR_B_0:  INOUT  STD_LOGIC;    
	\ref_clock_dds*\: INOUT  STD_LOGIC;    
	REF_CLOCK_DDS_P: INOUT  STD_LOGIC;    
	RESERV10:  INOUT  STD_LOGIC;    
	RESERV11:  INOUT  STD_LOGIC;    
	RESET:     INOUT  STD_LOGIC;    
	REZERV_T1: INOUT  STD_LOGIC;    
	REZERV_T10: INOUT  STD_LOGIC;    
	REZERV_T11: INOUT  STD_LOGIC;    
	REZERV_T12: INOUT  STD_LOGIC;    
	REZERV_T13: INOUT  STD_LOGIC;    
	REZERV_T14: INOUT  STD_LOGIC;    
	REZERV_T15: INOUT  STD_LOGIC;    
	REZERV_T16: INOUT  STD_LOGIC;    
	REZERV_T17: INOUT  STD_LOGIC;    
	REZERV_T18: INOUT  STD_LOGIC;    
	REZERV_T19: INOUT  STD_LOGIC;    
	REZERV_T2: INOUT  STD_LOGIC;    
	REZERV_T20: INOUT  STD_LOGIC;    
	REZERV_T21: INOUT  STD_LOGIC;    
	REZERV_T22: INOUT  STD_LOGIC;    
	REZERV_T23: INOUT  STD_LOGIC;    
	REZERV_T24: INOUT  STD_LOGIC;    
	REZERV_T25: INOUT  STD_LOGIC;    
	REZERV_T26: INOUT  STD_LOGIC;    
	REZERV_T27: INOUT  STD_LOGIC;    
	REZERV_T28: INOUT  STD_LOGIC;    
	REZERV_T29: INOUT  STD_LOGIC;    
	REZERV_T3: INOUT  STD_LOGIC;    
	REZERV_T30: INOUT  STD_LOGIC;    
	REZERV_T31: INOUT  STD_LOGIC;    
	REZERV_T32: INOUT  STD_LOGIC;    
	REZERV_T33: INOUT  STD_LOGIC;    
	REZERV_T34: INOUT  STD_LOGIC;    
	REZERV_T35: INOUT  STD_LOGIC;    
	REZERV_T36: INOUT  STD_LOGIC;    
	REZERV_T37: INOUT  STD_LOGIC;    
	REZERV_T38: INOUT  STD_LOGIC;    
	REZERV_T39: INOUT  STD_LOGIC;    
	REZERV_T4: INOUT  STD_LOGIC;    
	REZERV_T40: INOUT  STD_LOGIC;    
	REZERV_T41: INOUT  STD_LOGIC;    
	REZERV_T42: INOUT  STD_LOGIC;    
	REZERV_T43: INOUT  STD_LOGIC;    
	REZERV_T44: INOUT  STD_LOGIC;    
	REZERV_T45: INOUT  STD_LOGIC;    
	REZERV_T46: INOUT  STD_LOGIC;    
	REZERV_T47: INOUT  STD_LOGIC;    
	REZERV_T48: INOUT  STD_LOGIC;    
	REZERV_T49: INOUT  STD_LOGIC;    
	REZERV_T5: INOUT  STD_LOGIC;    
	REZERV_T50: INOUT  STD_LOGIC;    
	REZERV_T51: INOUT  STD_LOGIC;    
	REZERV_T52: INOUT  STD_LOGIC;    
	REZERV_T53: INOUT  STD_LOGIC;    
	REZERV_T54: INOUT  STD_LOGIC;    
	REZERV_T55: INOUT  STD_LOGIC;    
	REZERV_T56: INOUT  STD_LOGIC;    
	REZERV_T57: INOUT  STD_LOGIC;    
	REZERV_T58: INOUT  STD_LOGIC;    
	REZERV_T59: INOUT  STD_LOGIC;    
	REZERV_T6: INOUT  STD_LOGIC;    
	REZERV_T60: INOUT  STD_LOGIC;    
	REZERV_T61: INOUT  STD_LOGIC;    
	REZERV_T62: INOUT  STD_LOGIC;    
	REZERV_T63: INOUT  STD_LOGIC;    
	REZERV_T7: INOUT  STD_LOGIC;    
	REZERV_T8: INOUT  STD_LOGIC;    
	REZERV_T9: INOUT  STD_LOGIC;    
	RSVD:      IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	SLOE:      INOUT  STD_LOGIC;    
	SPI_CLK:   INOUT  STD_LOGIC;    
	SPI_CS1:   INOUT  STD_LOGIC;    
	SPI_CS2:   INOUT  STD_LOGIC;    
	SPI_CS3:   INOUT  STD_LOGIC;    
	SPI_CS4:   INOUT  STD_LOGIC;    
	SPI_CS5:   INOUT  STD_LOGIC;    
	SPI_MISO:  INOUT  STD_LOGIC;    
	SPI_MOSI:  INOUT  STD_LOGIC;    
	TCK_0:     INOUT  STD_LOGIC;    
	TDI_0:     INOUT  STD_LOGIC;    
	TDO_0:     INOUT  STD_LOGIC;    
	TEST_SINT_720: INOUT  STD_LOGIC;    
	TMS_0:     INOUT  STD_LOGIC;    
	VBATT_0:   IN     STD_LOGIC;    
	VCC_CONFIG: IN     STD_LOGIC;    
	VCO_OUT:   INOUT  STD_LOGIC;    
	VN_0:      INOUT  STD_LOGIC;    
	VP_0:      INOUT  STD_LOGIC;    
	VREFN_0:   INOUT  STD_LOGIC;    
	VREFP_0:   INOUT  STD_LOGIC;    
	VTUNE2:    INOUT  STD_LOGIC;    
	VTUNE3:    INOUT  STD_LOGIC;    
	VTUNE4:    INOUT  STD_LOGIC;    
	W0:        INOUT  STD_LOGIC;    
	W1:        INOUT  STD_LOGIC;    
	W10:       INOUT  STD_LOGIC;    
	W11:       INOUT  STD_LOGIC;    
	W2:        INOUT  STD_LOGIC;    
	W20:       INOUT  STD_LOGIC;    
	W21:       INOUT  STD_LOGIC;    
	W22:       INOUT  STD_LOGIC;    
	W23:       INOUT  STD_LOGIC;    
	W24:       INOUT  STD_LOGIC;    
	W25:       INOUT  STD_LOGIC;    
	W26:       INOUT  STD_LOGIC;    
	W27:       INOUT  STD_LOGIC;    
	W3:        INOUT  STD_LOGIC;    
	W4:        INOUT  STD_LOGIC;    
	W5:        INOUT  STD_LOGIC;    
	W6:        INOUT  STD_LOGIC;    
	W7:        INOUT  STD_LOGIC;    
	W8:        INOUT  STD_LOGIC;    
	W9:        INOUT  STD_LOGIC;    
	WAKEUP:    INOUT  STD_LOGIC;    
	ZAHVAT_F_720: INOUT  STD_LOGIC;    
	ZAHVAT_T_80: INOUT  STD_LOGIC);
end \virtex-5\;
