TimeQuest Timing Analyzer report for fifo_sum
Wed Dec 07 14:37:07 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Hold: 'sys_clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'sys_clk'
 27. Slow 1200mV 0C Model Hold: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'sys_clk'
 40. Fast 1200mV 0C Model Hold: 'sys_clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; fifo_sum                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; sys_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.16 MHz ; 125.16 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; sys_clk ; -6.990 ; -457.015         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; sys_clk ; 0.398 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; sys_clk ; -3.201 ; -317.415                       ;
+---------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.990 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.062      ; 8.053      ;
; -6.762 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.062      ; 7.825      ;
; -6.696 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 7.773      ;
; -6.646 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.062      ; 7.709      ;
; -6.581 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.062      ; 7.644      ;
; -6.480 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 7.557      ;
; -6.352 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 7.429      ;
; -6.306 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 7.383      ;
; -6.206 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 7.283      ;
; -6.160 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 7.237      ;
; -5.994 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.062      ; 7.057      ;
; -5.548 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.625      ;
; -5.465 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.542      ;
; -5.332 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.062      ; 6.395      ;
; -5.320 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.078      ; 6.399      ;
; -5.250 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.327      ;
; -5.220 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.297      ;
; -5.174 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.078      ; 6.253      ;
; -5.144 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.078      ; 6.223      ;
; -5.104 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.181      ;
; -5.074 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.151      ;
; -5.028 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.078      ; 6.107      ;
; -4.998 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.078      ; 6.077      ;
; -4.958 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.035      ;
; -4.928 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 6.005      ;
; -4.865 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 5.942      ;
; -4.505 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.399     ; 5.107      ;
; -4.493 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.399     ; 5.095      ;
; -4.469 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.399     ; 5.071      ;
; -4.434 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.399     ; 5.036      ;
; -4.371 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.078      ; 5.450      ;
; -4.278 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.076      ; 5.355      ;
; -4.199 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.401     ; 4.799      ;
; -4.112 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.401     ; 4.712      ;
; -4.082 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.401     ; 4.682      ;
; -4.065 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.401     ; 4.665      ;
; -4.000 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.920      ;
; -3.994 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.914      ;
; -3.994 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.914      ;
; -3.991 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.911      ;
; -3.991 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.911      ;
; -3.985 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.905      ;
; -3.985 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.905      ;
; -3.985 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.905      ;
; -3.985 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.905      ;
; -3.775 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.695      ;
; -3.766 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.686      ;
; -3.766 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.686      ;
; -3.657 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.577      ;
; -3.648 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.568      ;
; -3.648 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.568      ;
; -3.598 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.518      ;
; -3.597 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.517      ;
; -3.596 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.516      ;
; -3.595 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.515      ;
; -3.592 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.512      ;
; -3.592 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.512      ;
; -3.591 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.511      ;
; -3.590 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.510      ;
; -3.590 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.510      ;
; -3.589 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.509      ;
; -3.589 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.509      ;
; -3.373 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.293      ;
; -3.372 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.292      ;
; -3.371 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.291      ;
; -3.370 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.290      ;
; -3.338 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.258      ;
; -3.329 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.249      ;
; -3.329 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.249      ;
; -3.311 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.225      ;
; -3.305 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.219      ;
; -3.305 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.219      ;
; -3.300 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.214      ;
; -3.299 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.213      ;
; -3.298 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.218      ;
; -3.297 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.211      ;
; -3.294 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.208      ;
; -3.294 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.208      ;
; -3.293 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.293 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.207      ;
; -3.292 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.206      ;
; -3.292 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.212      ;
; -3.292 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.212      ;
; -3.291 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.205      ;
; -3.291 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.205      ;
; -3.291 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.205      ;
; -3.287 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.201      ;
; -3.287 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.201      ;
; -3.286 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.200      ;
; -3.286 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.200      ;
; -3.285 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.199      ;
; -3.285 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.087     ; 4.199      ;
; -3.277 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.197      ;
; -3.268 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.188      ;
; -3.268 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.188      ;
; -3.255 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.175      ;
; -3.254 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.174      ;
; -3.253 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.173      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[6]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.138      ;
; 0.399 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[4]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.137      ;
; 0.404 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[0]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.144      ;
; 0.409 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[7]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.149      ;
; 0.411 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[5]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.149      ;
; 0.427 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[3]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.165      ;
; 0.440 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.180      ;
; 0.448 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.175      ;
; 0.451 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[4]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.500      ; 1.205      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart_tx:uart_tx_inst|work_en                                                                                                                                                               ; uart_tx:uart_tx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                  ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                  ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart_rx:uart_rx_inst|work_en                                                                                                                                                               ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.460 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[2]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.198      ;
; 0.466 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                            ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.758      ;
; 0.470 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.500      ; 1.224      ;
; 0.470 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[1]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.210      ;
; 0.473 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.213      ;
; 0.476 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.203      ;
; 0.477 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.500      ; 1.231      ;
; 0.477 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.204      ;
; 0.481 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.210      ;
; 0.482 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.209      ;
; 0.482 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.211      ;
; 0.484 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.224      ;
; 0.485 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.214      ;
; 0.487 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.228      ;
; 0.488 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.215      ;
; 0.489 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.230      ;
; 0.489 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.218      ;
; 0.489 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.218      ;
; 0.491 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.232      ;
; 0.492 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.219      ;
; 0.495 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.224      ;
; 0.496 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.237      ;
; 0.498 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.500      ; 1.252      ;
; 0.499 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                             ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.226      ;
; 0.508 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.235      ;
; 0.509 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.238      ;
; 0.511 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                               ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                               ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.803      ;
; 0.520 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                            ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.812      ;
; 0.522 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.249      ;
; 0.524 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.177      ;
; 0.530 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.183      ;
; 0.535 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.188      ;
; 0.538 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.191      ;
; 0.540 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.193      ;
; 0.543 ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                               ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.835      ;
; 0.546 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.199      ;
; 0.559 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.212      ;
; 0.559 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.212      ;
; 0.563 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.401      ; 1.218      ;
; 0.567 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.399      ; 1.220      ;
; 0.580 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.401      ; 1.235      ;
; 0.644 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1_reg                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.936      ;
; 0.683 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|rd_en                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.975      ;
; 0.686 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en2                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.978      ;
; 0.695 ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                            ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.987      ;
; 0.698 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.425      ;
; 0.734 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.475      ;
; 0.743 ; uart_tx:uart_tx_inst|baud_cnt[12]                                                                                                                                                          ; uart_tx:uart_tx_inst|bit_flag                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.083      ; 1.038      ;
; 0.745 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                          ; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|rd_en                                                                                                                                                     ; fifi_sum_ctrl:fifi_sum_ctrl_inst|sum_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.474      ;
; 0.747 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.045      ;
; 0.753 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.048      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[0]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[2]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[6]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; sys_clk    ; 2.659 ; 2.974 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx        ; sys_clk    ; -2.159 ; -2.474 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 8.418 ; 8.589 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 8.119 ; 8.285 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 137.42 MHz ; 137.42 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -6.277 ; -415.147        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.381 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.201 ; -317.415                      ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.277 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.086      ; 7.365      ;
; -6.053 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.086      ; 7.141      ;
; -5.993 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 7.094      ;
; -5.954 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.086      ; 7.042      ;
; -5.898 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.086      ; 6.986      ;
; -5.769 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.870      ;
; -5.670 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.771      ;
; -5.620 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.721      ;
; -5.544 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.645      ;
; -5.494 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.595      ;
; -5.447 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.086      ; 6.535      ;
; -5.012 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.113      ;
; -4.938 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 6.039      ;
; -4.862 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.086      ; 5.950      ;
; -4.775 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.876      ;
; -4.701 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.802      ;
; -4.662 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.763      ;
; -4.649 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.750      ;
; -4.610 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.711      ;
; -4.575 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.676      ;
; -4.536 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.637      ;
; -4.523 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.624      ;
; -4.484 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.585      ;
; -4.449 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[1]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.550      ;
; -4.410 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.511      ;
; -4.405 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.506      ;
; -4.071 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.722      ;
; -4.057 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.708      ;
; -4.034 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[4] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.685      ;
; -4.003 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.654      ;
; -3.943 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 5.044      ;
; -3.842 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[0]  ; sys_clk      ; sys_clk     ; 1.000        ; 0.099      ; 4.943      ;
; -3.770 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.421      ;
; -3.716 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.645      ;
; -3.715 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.644      ;
; -3.712 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.641      ;
; -3.707 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.636      ;
; -3.707 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.636      ;
; -3.706 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.635      ;
; -3.706 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.635      ;
; -3.703 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.632      ;
; -3.703 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.632      ;
; -3.694 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.345      ;
; -3.662 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.313      ;
; -3.652 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.351     ; 4.303      ;
; -3.439 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.368      ;
; -3.430 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.359      ;
; -3.430 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.359      ;
; -3.415 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.344      ;
; -3.406 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.335      ;
; -3.406 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.335      ;
; -3.341 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.270      ;
; -3.340 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.269      ;
; -3.340 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.269      ;
; -3.340 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.269      ;
; -3.339 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.268      ;
; -3.338 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.267      ;
; -3.337 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.266      ;
; -3.336 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.265      ;
; -3.336 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.265      ;
; -3.335 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.264      ;
; -3.071 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.996      ;
; -3.070 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.995      ;
; -3.067 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.992      ;
; -3.064 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.993      ;
; -3.063 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.992      ;
; -3.063 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.992      ;
; -3.062 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.991      ;
; -3.060 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.985      ;
; -3.059 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.984      ;
; -3.058 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.983      ;
; -3.058 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.987      ;
; -3.057 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.982      ;
; -3.056 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.981      ;
; -3.054 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.979      ;
; -3.050 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.975      ;
; -3.049 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.978      ;
; -3.049 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.978      ;
; -3.049 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.974      ;
; -3.046 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.971      ;
; -3.046 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.971      ;
; -3.045 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.970      ;
; -3.045 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.970      ;
; -3.044 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.969      ;
; -3.044 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.969      ;
; -3.043 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.968      ;
; -3.042 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.972      ;
; -3.042 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.967      ;
; -3.041 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.966      ;
; -3.041 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.971      ;
; -3.040 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.969      ;
; -3.040 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0] ; sys_clk      ; sys_clk     ; 1.000        ; -0.077     ; 3.965      ;
; -3.039 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.968      ;
; -3.039 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.968      ;
; -3.038 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.967      ;
; -3.038 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 3.968      ;
; -2.972 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.901      ;
; -2.963 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 3.892      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[4]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.040      ;
; 0.383 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[6]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.041      ;
; 0.387 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[0]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.045      ;
; 0.392 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[5]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.051      ;
; 0.394 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[7]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.052      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_inst|work_en                                                                                                                                                               ; uart_tx:uart_tx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                  ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                  ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_inst|work_en                                                                                                                                                               ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.407 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[3]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.066      ;
; 0.417 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                            ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.419 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.077      ;
; 0.425 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.073      ;
; 0.430 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[4]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.441      ; 1.101      ;
; 0.437 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[2]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.096      ;
; 0.446 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.441      ; 1.117      ;
; 0.447 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.105      ;
; 0.449 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[1]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.107      ;
; 0.449 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.097      ;
; 0.451 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.099      ;
; 0.452 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.441      ; 1.123      ;
; 0.453 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.101      ;
; 0.455 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.103      ;
; 0.456 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.114      ;
; 0.456 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.104      ;
; 0.459 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.120      ;
; 0.459 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.107      ;
; 0.459 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.107      ;
; 0.459 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.107      ;
; 0.459 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.107      ;
; 0.461 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.109      ;
; 0.462 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.123      ;
; 0.465 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.126      ;
; 0.466 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.114      ;
; 0.467 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.128      ;
; 0.471 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.441      ; 1.142      ;
; 0.475 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                             ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.123      ;
; 0.478 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                            ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                               ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                               ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.128      ;
; 0.483 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.131      ;
; 0.488 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.136      ;
; 0.489 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.071      ;
; 0.498 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.080      ;
; 0.500 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.082      ;
; 0.501 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.083      ;
; 0.506 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.088      ;
; 0.508 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.090      ;
; 0.512 ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                               ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.779      ;
; 0.521 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.103      ;
; 0.521 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.103      ;
; 0.523 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.105      ;
; 0.526 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.108      ;
; 0.538 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.352      ; 1.120      ;
; 0.600 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1_reg                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.867      ;
; 0.618 ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                            ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.885      ;
; 0.635 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|rd_en                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.902      ;
; 0.638 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en2                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.905      ;
; 0.646 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.294      ;
; 0.671 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|rd_en                                                                                                                                                     ; fifi_sum_ctrl:fifi_sum_ctrl_inst|sum_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.937      ;
; 0.674 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.942      ;
; 0.676 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.944      ;
; 0.676 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.944      ;
; 0.677 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                            ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.945      ;
; 0.678 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                  ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.944      ;
; 0.680 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.341      ;
; 0.686 ; uart_tx:uart_tx_inst|baud_cnt[12]                                                                                                                                                          ; uart_tx:uart_tx_inst|bit_flag                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.954      ;
; 0.692 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.418      ; 1.340      ;
; 0.692 ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                          ; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                           ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                           ; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.967      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[0]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[2]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[6]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; sys_clk    ; 2.378 ; 2.514 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx        ; sys_clk    ; -1.930 ; -2.071 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 7.588 ; 7.912 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 7.300 ; 7.612 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -2.253 ; -93.524         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.137 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -209.743                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.253 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.004      ; 3.244      ;
; -2.168 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.004      ; 3.159      ;
; -2.104 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.004      ; 3.095      ;
; -2.096 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 3.094      ;
; -2.019 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.004      ; 3.010      ;
; -2.011 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 3.009      ;
; -1.948 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.946      ;
; -1.926 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.924      ;
; -1.880 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.878      ;
; -1.842 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.840      ;
; -1.780 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.004      ; 2.771      ;
; -1.569 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.567      ;
; -1.557 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.004      ; 2.548      ;
; -1.556 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.554      ;
; -1.550 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.548      ;
; -1.503 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.501      ;
; -1.499 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.497      ;
; -1.486 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.484      ;
; -1.482 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.480      ;
; -1.435 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.433      ;
; -1.431 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.429      ;
; -1.418 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.416      ;
; -1.414 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.412      ;
; -1.372 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.370      ;
; -1.334 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.332      ;
; -1.302 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.300      ;
; -1.185 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.991      ;
; -1.184 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.990      ;
; -1.171 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[4]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.977      ;
; -1.154 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.960      ;
; -1.153 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.103      ;
; -1.152 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.150      ;
; -1.152 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.102      ;
; -1.149 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.099      ;
; -1.142 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.092      ;
; -1.141 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.091      ;
; -1.141 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.091      ;
; -1.140 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.090      ;
; -1.138 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.088      ;
; -1.137 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.087      ;
; -1.130 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|po_data[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; 0.011      ; 2.128      ;
; -1.057 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 2.007      ;
; -1.046 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.996      ;
; -1.045 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.995      ;
; -1.043 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.849      ;
; -1.005 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.955      ;
; -1.001 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.807      ;
; -0.994 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.944      ;
; -0.993 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.799      ;
; -0.993 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.943      ;
; -0.981 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.181     ; 1.787      ;
; -0.978 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.928      ;
; -0.977 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.927      ;
; -0.977 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.927      ;
; -0.977 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.927      ;
; -0.976 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.926      ;
; -0.976 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.926      ;
; -0.975 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.925      ;
; -0.974 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.924      ;
; -0.973 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.971 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.921      ;
; -0.882 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.832      ;
; -0.881 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.831      ;
; -0.881 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.831      ;
; -0.879 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.829      ;
; -0.876 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.823      ;
; -0.875 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.825      ;
; -0.875 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.822      ;
; -0.872 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.819      ;
; -0.871 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.818      ;
; -0.870 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.817      ;
; -0.870 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.817      ;
; -0.869 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.816      ;
; -0.869 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.816      ;
; -0.868 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.815      ;
; -0.867 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.814      ;
; -0.866 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.813      ;
; -0.865 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.812      ;
; -0.864 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.814      ;
; -0.863 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.813      ;
; -0.850 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.800      ;
; -0.849 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.796      ;
; -0.849 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.796      ;
; -0.848 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.795      ;
; -0.848 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.795      ;
; -0.847 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.794      ;
; -0.846 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.793      ;
; -0.845 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.792      ;
; -0.845 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.792      ;
; -0.843 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                                                ; sys_clk      ; sys_clk     ; 1.000        ; -0.040     ; 1.790      ;
; -0.839 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.789      ;
; -0.838 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1                                                                                                                                                                   ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.788      ;
; -0.838 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.788      ;
; -0.835 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.786      ;
; -0.834 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1                                                                                                                                                                   ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.784      ;
; -0.834 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.785      ;
; -0.831 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.782      ;
; -0.830 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.780      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[4]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.465      ;
; 0.138 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[0]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.466      ;
; 0.141 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[5]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[7]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[6]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.470      ;
; 0.147 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[3]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.475      ;
; 0.151 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[1]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.479      ;
; 0.155 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[4]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.490      ;
; 0.157 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[0]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.485      ;
; 0.159 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[2]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[5]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.495      ;
; 0.161 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[6]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[2]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.498      ;
; 0.164 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.488      ;
; 0.166 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data2[1]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.491      ;
; 0.171 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[3]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.508      ;
; 0.174 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.504      ;
; 0.174 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.497      ;
; 0.176 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.506      ;
; 0.177 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]      ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.500      ;
; 0.179 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.503      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|work_en                                                                                                                                        ; uart_tx:uart_tx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full           ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full           ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|work_en                                                                                                                                        ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                     ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.482      ;
; 0.198 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                        ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                        ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.489      ;
; 0.204 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.489      ;
; 0.204 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.489      ;
; 0.206 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.491      ;
; 0.206 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.491      ;
; 0.207 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.492      ;
; 0.210 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.495      ;
; 0.210 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.495      ;
; 0.212 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.497      ;
; 0.215 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4] ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.500      ;
; 0.215 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                     ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.335      ;
; 0.231 ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.351      ;
; 0.256 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1_reg                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en1                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.376      ;
; 0.261 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.584      ;
; 0.263 ; uart_rx:uart_rx_inst|start_flag                                                                                                                                     ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.383      ;
; 0.273 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|rd_en                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_en2                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.394      ;
; 0.280 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.610      ;
; 0.287 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.610      ;
; 0.288 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full           ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.407      ;
; 0.289 ; uart_tx:uart_tx_inst|baud_cnt[12]                                                                                                                                   ; uart_tx:uart_tx_inst|bit_flag                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.410      ;
; 0.290 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|rd_en                                                                                                                              ; fifi_sum_ctrl:fifi_sum_ctrl_inst|sum_flag                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.409      ;
; 0.291 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                     ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.414      ;
; 0.297 ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                    ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                    ; uart_tx:uart_tx_inst|baud_cnt[3]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                    ; uart_tx:uart_tx_inst|baud_cnt[5]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                    ; uart_tx:uart_tx_inst|baud_cnt[7]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                    ; uart_tx:uart_tx_inst|baud_cnt[9]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                   ; uart_tx:uart_tx_inst|baud_cnt[11]                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                    ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|wr_data1[7]                                                                                                                        ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.628      ;
; 0.300 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                         ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                    ; uart_tx:uart_tx_inst|baud_cnt[8]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                    ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.421      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[0]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[1]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[2]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[3]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[4]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[5]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[6]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_col[7]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[0]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[1]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[2]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[3]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[4]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[5]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[6]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|cnt_row[7]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst1|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; fifi_sum_ctrl:fifi_sum_ctrl_inst|fifo1:fifo1_inst2|scfifo:scfifo_component|scfifo_u521:auto_generated|a_dpfifo_5c21:dpfifo|dpram_e811:FIFOram|altsyncram_e3k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; sys_clk    ; 1.258 ; 1.904 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx        ; sys_clk    ; -1.039 ; -1.680 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 4.104 ; 3.953 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 3.966 ; 3.820 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.990   ; 0.137 ; N/A      ; N/A     ; -3.201              ;
;  sys_clk         ; -6.990   ; 0.137 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -457.015 ; 0.0   ; 0.0      ; 0.0     ; -317.415            ;
;  sys_clk         ; -457.015 ; 0.000 ; N/A      ; N/A     ; -317.415            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx        ; sys_clk    ; 2.659 ; 2.974 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx        ; sys_clk    ; -1.039 ; -1.680 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 8.418 ; 8.589 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; tx        ; sys_clk    ; 3.966 ; 3.820 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 2615     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 2615     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Dec 07 14:37:05 2022
Info: Command: quartus_sta fifo_sum -c fifo_sum
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fifo_sum.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.990            -457.015 sys_clk 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -317.415 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.277            -415.147 sys_clk 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -317.415 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.253             -93.524 sys_clk 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -209.743 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4669 megabytes
    Info: Processing ended: Wed Dec 07 14:37:07 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


