

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Tue Nov  4 00:15:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_3 = alloca i32 1"   --->   Operation 5 'alloca' 'y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 6 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln65 = store i3 0, i3 %i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 8 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln59 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 9 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %y_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 12 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_eq  i3 %i_4, i3 5" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 13 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %i_4, i3 1" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 14 'add' 'add_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.body.i.split, void %for.inc19.i.preheader.exitStub" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 15 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %i_4" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 16 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%sub_ln66 = sub i3 4, i3 %i_4" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 17 'sub' 'sub_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %sub_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 18 'zext' 'zext_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%H_filter_FIR_int_41_addr = getelementptr i32 %H_filter_FIR_int_41, i64 0, i64 %zext_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 19 'getelementptr' 'H_filter_FIR_int_41_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%H_filter_FIR_int_41_load = load i3 %H_filter_FIR_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 20 'load' 'H_filter_FIR_int_41_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_FIR_dec_int_41_addr = getelementptr i15 %b_FIR_dec_int_41, i64 0, i64 %zext_ln65" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 21 'getelementptr' 'b_FIR_dec_int_41_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%b_FIR_dec_int_41_load = load i3 %b_FIR_dec_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 22 'load' 'b_FIR_dec_int_41_load' <Predicate = (!icmp_ln65)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln65 = store i3 %add_ln65, i3 %i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 23 'store' 'store_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%y_3_load = load i14 %y_3"   --->   Operation 41 'load' 'y_3_load' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %y_3_out, i14 %y_3_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.61>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%FIR_accu32_load = load i32 %FIR_accu32" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 24 'load' 'FIR_accu32_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 25 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 27 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_int_41_load = load i3 %H_filter_FIR_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 28 'load' 'H_filter_FIR_int_41_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i32 %H_filter_FIR_int_41_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 29 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] ( I:0.67ns O:0.67ns )   --->   "%b_FIR_dec_int_41_load = load i3 %b_FIR_dec_int_41_addr" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 30 'load' 'b_FIR_dec_int_41_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i15 %b_FIR_dec_int_41_load" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 31 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.42ns)   --->   "%mul_ln66 = mul i46 %sext_ln66, i46 %sext_ln66_1" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 32 'mul' 'mul_ln66' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %FIR_accu32_load, i16 0" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 33 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i46 %mul_ln66" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 34 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.09ns)   --->   "%add_ln66 = add i48 %shl_ln2, i48 %sext_ln66_2" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 35 'add' 'add_ln66' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%FIR_accu32_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln66, i32 16, i32 47" [FIR_HLS.cpp:66->FIR_HLS.cpp:32]   --->   Operation 36 'partselect' 'FIR_accu32_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i48.i32.i32, i48 %add_ln66, i32 31, i32 44" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 37 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln59 = store i32 %FIR_accu32_1, i32 %FIR_accu32" [FIR_HLS.cpp:59->FIR_HLS.cpp:32]   --->   Operation 38 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln65 = store i14 %trunc_ln2, i14 %y_3" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 39 'store' 'store_ln65' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.body.i" [FIR_HLS.cpp:65->FIR_HLS.cpp:32]   --->   Operation 40 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.777ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln65', FIR_HLS.cpp:65->FIR_HLS.cpp:32) of constant 0 on local variable 'i', FIR_HLS.cpp:65->FIR_HLS.cpp:32 [7]  (0.427 ns)
	'load' operation 3 bit ('i', FIR_HLS.cpp:65->FIR_HLS.cpp:32) on local variable 'i', FIR_HLS.cpp:65->FIR_HLS.cpp:32 [12]  (0.000 ns)
	'sub' operation 3 bit ('sub_ln66', FIR_HLS.cpp:66->FIR_HLS.cpp:32) [22]  (0.673 ns)
	'getelementptr' operation 3 bit ('H_filter_FIR_int_41_addr', FIR_HLS.cpp:66->FIR_HLS.cpp:32) [24]  (0.000 ns)
	'load' operation 32 bit ('H_filter_FIR_int_41_load', FIR_HLS.cpp:66->FIR_HLS.cpp:32) on array 'H_filter_FIR_int_41' [25]  (0.677 ns)

 <State 2>: 5.614ns
The critical path consists of the following:
	'load' operation 32 bit ('H_filter_FIR_int_41_load', FIR_HLS.cpp:66->FIR_HLS.cpp:32) on array 'H_filter_FIR_int_41' [25]  (0.677 ns)
	'mul' operation 46 bit ('mul_ln66', FIR_HLS.cpp:66->FIR_HLS.cpp:32) [30]  (3.420 ns)
	'add' operation 48 bit ('add_ln66', FIR_HLS.cpp:66->FIR_HLS.cpp:32) [33]  (1.090 ns)
	'store' operation 0 bit ('store_ln59', FIR_HLS.cpp:59->FIR_HLS.cpp:32) of variable 'FIR_accu32', FIR_HLS.cpp:66->FIR_HLS.cpp:32 on local variable 'FIR_accu32', FIR_HLS.cpp:59->FIR_HLS.cpp:32 [37]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
