Source Block: miaow/src/verilog/rtl/lsu/lsu.v@210:220@HdlIdDef
      .out_lddst_stsrc_addr(rd_lddst_stsrc_addr),
      .addr_incre_amt(addr_incre_amt)
      );

   //flops_rd_ex
   wire [31:0] ex_wr_data;
   wire [2047:0] addr_calc_vector_source_b;
   wire [127:0]  addr_calc_scalar_source_a;
   wire [31:0] 	 addr_calc_scalar_source_b;
   wire [15:0] 	 addr_calc_imm_value0;
   wire [31:0] 	 addr_calc_opcode;

Diff Content:
- 215    wire [31:0] ex_wr_data;

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu.v@213:223

   //flops_rd_ex
   wire [31:0] ex_wr_data;
   wire [2047:0] addr_calc_vector_source_b;
   wire [127:0]  addr_calc_scalar_source_a;
   wire [31:0] 	 addr_calc_scalar_source_b;
   wire [15:0] 	 addr_calc_imm_value0;
   wire [31:0] 	 addr_calc_opcode;
   wire [11:0] 	 transit_lddst_stsrc_addr;
   wire [3:0] 	 ex_rd_en;
   wire [3:0] 	 ex_wr_en;

Clone Blocks 2:
miaow/src/verilog/rtl/lsu/lsu.v@211:221
      .addr_incre_amt(addr_incre_amt)
      );

   //flops_rd_ex
   wire [31:0] ex_wr_data;
   wire [2047:0] addr_calc_vector_source_b;
   wire [127:0]  addr_calc_scalar_source_a;
   wire [31:0] 	 addr_calc_scalar_source_b;
   wire [15:0] 	 addr_calc_imm_value0;
   wire [31:0] 	 addr_calc_opcode;
   wire [11:0] 	 transit_lddst_stsrc_addr;

Clone Blocks 3:
miaow/src/verilog/rtl/lsu/lsu.v@212:222
      );

   //flops_rd_ex
   wire [31:0] ex_wr_data;
   wire [2047:0] addr_calc_vector_source_b;
   wire [127:0]  addr_calc_scalar_source_a;
   wire [31:0] 	 addr_calc_scalar_source_b;
   wire [15:0] 	 addr_calc_imm_value0;
   wire [31:0] 	 addr_calc_opcode;
   wire [11:0] 	 transit_lddst_stsrc_addr;
   wire [3:0] 	 ex_rd_en;

