Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Dec  1 23:00:38 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.847    -1499.805                   3115                63124        0.011        0.000                      0                63124        3.750        0.000                       0                 29842  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.847    -1499.805                   3115                63028        0.011        0.000                      0                63028        3.750        0.000                       0                 29842  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.810        0.000                      0                   96        0.649        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3115  Failing Endpoints,  Worst Slack       -3.847ns,  Total Violation    -1499.805ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.847ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.642ns  (logic 3.421ns (25.077%)  route 10.221ns (74.923%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.917 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1/CO[3]
                         net (fo=1, routed)           0.617    16.534    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_28
    SLICE_X8Y45          LUT2 (Prop_lut2_I1_O)        0.124    16.658 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1027]_i_2/O
                         net (fo=1, routed)           0.000    16.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1027]_i_2_n_0
    SLICE_X8Y45          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.580    12.759    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X8Y45          FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1027]/C
                         clock pessimism              0.129    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.077    12.811    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1027]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                 -3.847    

Slack (VIOLATED) :        -3.279ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1025]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.107ns  (logic 3.503ns (26.727%)  route 9.604ns (73.273%))
  Logic Levels:           19  (CARRY4=5 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.123 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.123    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1_n_6
    SLICE_X10Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1025]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1025]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1025]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                 -3.279    

Slack (VIOLATED) :        -3.259ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[1].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1027]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 3.421ns (26.583%)  route 9.448ns (73.417%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.793     3.087    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[1].adder_i/clk
    SLICE_X99Y17         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[1].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y17         FDRE (Prop_fdre_C_Q)         0.456     3.543 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[1].adder_i/C0_reg/Q
                         net (fo=1, routed)           0.899     4.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[1].adder_i/C0_0
    SLICE_X83Y16         LUT5 (Prop_lut5_I4_O)        0.124     4.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[1].adder_i/result[143]_i_2/O
                         net (fo=73, routed)          0.968     5.534    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X79Y16         LUT5 (Prop_lut5_I2_O)        0.124     5.658 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[3].adder_i/result[215]_i_2/O
                         net (fo=73, routed)          0.161     5.819    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X79Y16         LUT5 (Prop_lut5_I2_O)        0.124     5.943 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/result[287]_i_2/O
                         net (fo=73, routed)          0.527     6.470    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X77Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.594 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/result[359]_i_2/O
                         net (fo=73, routed)          0.457     7.051    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X74Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.175 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[9].adder_i/result[431]_i_2/O
                         net (fo=73, routed)          0.304     7.479    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[11].adder_i/result[503]_i_2/O
                         net (fo=73, routed)          0.751     8.354    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.124     8.478 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[13].adder_i/result[575]_i_2/O
                         net (fo=73, routed)          1.236     9.714    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.124     9.838 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[15].adder_i/result[647]_i_2/O
                         net (fo=73, routed)          0.271    10.110    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.234 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[17].adder_i/result[719]_i_2/O
                         net (fo=73, routed)          0.834    11.067    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X47Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.191 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[19].adder_i/result[791]_i_2/O
                         net (fo=73, routed)          0.221    11.413    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X47Y48         LUT5 (Prop_lut5_I2_O)        0.124    11.537 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[21].adder_i/result[863]_i_2/O
                         net (fo=73, routed)          0.347    11.884    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X45Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.008 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[23].adder_i/result[935]_i_2/O
                         net (fo=73, routed)          0.544    12.552    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X38Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[25].adder_i/result[1007]_i_2__0/O
                         net (fo=73, routed)          0.897    13.573    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/carries_25
    SLICE_X25Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.697 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.423    14.120    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result[1011]_i_10_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.757 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.757    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.874 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.874    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.991 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.991    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.108 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1023]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.108    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1023]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.225 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1026]_i_1/CO[3]
                         net (fo=1, routed)           0.607    15.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/carries_28
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.956 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result[1027]_i_2/O
                         net (fo=1, routed)           0.000    15.956    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result[1027]_i_2_n_0
    SLICE_X31Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1027]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.526    12.705    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/clk
    SLICE_X31Y52         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1027]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X31Y52         FDRE (Setup_fdre_C_D)        0.032    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/result_reg[1027]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                 -3.259    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.023ns  (logic 3.419ns (26.254%)  route 9.604ns (73.746%))
  Logic Levels:           19  (CARRY4=5 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.039 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.039    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1_n_5
    SLICE_X10Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -16.039    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.174ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1024]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.399ns (26.141%)  route 9.604ns (73.859%))
  Logic Levels:           19  (CARRY4=5 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.800 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.800    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.019 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.019    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1026]_i_1_n_7
    SLICE_X10Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1024]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1024]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1024]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 -3.174    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1021]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.990ns  (logic 3.386ns (26.067%)  route 9.604ns (73.933%))
  Logic Levels:           18  (CARRY4=4 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.006 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.006    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_6
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1021]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1021]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1021]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -16.006    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.982ns  (logic 3.378ns (26.021%)  route 9.604ns (73.979%))
  Logic Levels:           18  (CARRY4=4 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.998 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.998    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_4
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -15.998    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.078ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1022]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.906ns  (logic 3.302ns (25.585%)  route 9.604ns (74.415%))
  Logic Levels:           18  (CARRY4=4 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.922 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.922    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_5
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1022]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1022]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1022]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -15.922    
  -------------------------------------------------------------------
                         slack                                 -3.078    

Slack (VIOLATED) :        -3.058ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1020]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.886ns  (logic 3.282ns (25.470%)  route 9.604ns (74.530%))
  Logic Levels:           18  (CARRY4=4 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.683 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.683    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.902 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1023]_i_1_n_7
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1020]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y44         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1020]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1020]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                 -3.058    

Slack (VIOLATED) :        -3.045ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1017]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 3.269ns (25.395%)  route 9.604ns (74.605%))
  Logic Levels:           17  (CARRY4=3 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.722     3.016    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X87Y22         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y22         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/stage_reg_rep_replica/Q
                         net (fo=143, routed)         1.008     4.480    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/stage_reg_rep_n_0_repN_alias
    SLICE_X79Y22         LUT5 (Prop_lut5_I2_O)        0.124     4.604 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[1].adder_i/result[143]_i_2__0/O
                         net (fo=73, routed)          0.310     4.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/carries_1
    SLICE_X78Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.038 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[3].adder_i/result[215]_i_2__0/O
                         net (fo=73, routed)          0.454     5.492    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/carries_3
    SLICE_X72Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/result[287]_i_2__0/O
                         net (fo=73, routed)          0.448     6.064    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/carries_5
    SLICE_X69Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.188 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/result[359]_i_2__0/O
                         net (fo=73, routed)          1.089     7.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/carries_7
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.402 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[9].adder_i/result[431]_i_2__0/O
                         net (fo=73, routed)          0.321     7.723    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/carries_9
    SLICE_X44Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.847 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[11].adder_i/result[503]_i_2__0/O
                         net (fo=73, routed)          0.317     8.164    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/carries_11
    SLICE_X44Y23         LUT5 (Prop_lut5_I2_O)        0.124     8.288 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[13].adder_i/result[575]_i_2__0/O
                         net (fo=73, routed)          0.916     9.204    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/carries_13
    SLICE_X46Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[15].adder_i/result[647]_i_2__0/O
                         net (fo=73, routed)          0.632     9.961    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/carries_15
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.085 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[17].adder_i/result[719]_i_2__0/O
                         net (fo=73, routed)          0.180    10.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/carries_17
    SLICE_X53Y40         LUT5 (Prop_lut5_I2_O)        0.124    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[19].adder_i/result[791]_i_2__0/O
                         net (fo=73, routed)          0.513    10.902    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/carries_19
    SLICE_X53Y39         LUT5 (Prop_lut5_I2_O)        0.124    11.026 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[21].adder_i/result[863]_i_2__0/O
                         net (fo=73, routed)          0.506    11.533    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/carries_21
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.124    11.657 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[23].adder_i/result[935]_i_2__0/O
                         net (fo=73, routed)          1.041    12.698    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/carries_23
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    12.822 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[25].adder_i/result[1007]_i_2__2/O
                         net (fo=73, routed)          1.126    13.948    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/carries_25
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124    14.072 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10/O
                         net (fo=1, routed)           0.740    14.812    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result[1011]_i_10_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.449 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.449    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1011]_i_1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1015]_i_1_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.889 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.889    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1019]_i_1_n_6
    SLICE_X10Y43         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1017]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.581    12.760    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/clk
    SLICE_X10Y43         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1017]/C
                         clock pessimism              0.129    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.109    12.844    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/result_reg[1017]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -15.889    
  -------------------------------------------------------------------
                         slack                                 -3.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[15].adder_i/S1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.886%)  route 0.202ns (52.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.551     0.887    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[15].adder_i/clk
    SLICE_X49Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[15].adder_i/S1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[15].adder_i/S1_reg[10]/Q
                         net (fo=1, routed)           0.202     1.230    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[15].adder_i/S1[10]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.275 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[15].adder_i/result[550]_i_1__1/O
                         net (fo=1, routed)           0.000     1.275    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/p_14_out[10]
    SLICE_X50Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.813     1.179    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/clk
    SLICE_X50Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result_reg[550]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.120     1.264    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result_reg[550]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data_reg[691]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/msg_reg[691]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.047%)  route 0.167ns (52.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.607     0.943    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X90Y50         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data_reg[691]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.148     1.091 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data_reg[691]/Q
                         net (fo=4, routed)           0.167     1.257    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[691]
    SLICE_X91Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[691]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.882     1.248    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X91Y49         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[691]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X91Y49         FDRE (Hold_fdre_C_D)         0.019     1.237    rsa_project_i/rsa_wrapper_0/inst/msg_reg[691]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMD32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMS32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMS32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.166    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X38Y91         RAMS32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y91         RAMS32                                       r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y91         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.144    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y106   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y106   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y106   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y106   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y104   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y106   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y104   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y104   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y104   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y84    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y84    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y85    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y84    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y84    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.718ns (19.847%)  route 2.900ns (80.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.503     6.562    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.479    12.658    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.718ns (19.847%)  route 2.900ns (80.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.503     6.562    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y93         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.479    12.658    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y93         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDPE (Recov_fdpe_C_PRE)     -0.361    12.372    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.718ns (19.847%)  route 2.900ns (80.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.503     6.562    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.479    12.658    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.718ns (20.233%)  route 2.831ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.434     6.493    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y91         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.718ns (19.847%)  route 2.900ns (80.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.503     6.562    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y93         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.479    12.658    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y93         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y93         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.718ns (20.233%)  route 2.831ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.434     6.493    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    12.371    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.718ns (20.233%)  route 2.831ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.434     6.493    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    12.371    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.718ns (20.233%)  route 2.831ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.434     6.493    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    12.371    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.718ns (20.233%)  route 2.831ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.434     6.493    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    12.371    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.718ns (20.233%)  route 2.831ns (79.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.650     2.944    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X44Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.397     4.760    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.299     5.059 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.434     6.493    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y91         FDPE (Recov_fdpe_C_PRE)     -0.359    12.373    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  5.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.524%)  route 0.404ns (68.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.161     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.243     1.478    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y85         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y85         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X43Y85         FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.463%)  route 0.405ns (68.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.216     1.245    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.290 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.189     1.479    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y83         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.817     1.183    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y83         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.463%)  route 0.405ns (68.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.552     0.888    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y86         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.216     1.245    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.290 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.189     1.479    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X43Y83         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29843, routed)       0.817     1.183    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y83         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.670    





