Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 20:20:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_117_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No29_instance/Y_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.217ns (6.513%)  route 3.115ns (93.487%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 6.750 - 4.000 ) 
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.451ns (routing 0.548ns, distribution 1.903ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.499ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=104494, routed)      2.451     3.482    ModCount591_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X179Y603       FDCE                                         r  ModCount591_instance/count_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y603       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.558 r  ModCount591_instance/count_reg[2]_rep__2/Q
                         net (fo=102, routed)         2.056     5.614    MUX_Sum11_2_impl_1_instance/count_reg[2]_rep__2
    SLICE_X112Y622       MUXF7 (Prop_F7MUX_EF_SLICEL_S_O)
                                                      0.065     5.679 r  MUX_Sum11_2_impl_1_instance/Y_reg[33]_i_13/O
                         net (fo=1, routed)           0.000     5.679    MUX_Sum11_2_impl_1_instance/Y_reg[33]_i_13_n_0
    SLICE_X112Y622       MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     5.705 r  MUX_Sum11_2_impl_1_instance/Y_reg[33]_i_4/O
                         net (fo=1, routed)           1.010     6.715    MUX_Sum11_2_impl_1_instance/Y_reg[33]_i_4_n_0
    SLICE_X134Y611       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     6.765 r  MUX_Sum11_2_impl_1_instance/Y[33]_i_1/O
                         net (fo=1, routed)           0.049     6.814    Delay1No29_instance/count_reg[5][33]
    SLICE_X134Y611       FDCE                                         r  Delay1No29_instance/Y_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=104494, routed)      2.011     6.750    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X134Y611       FDCE                                         r  Delay1No29_instance/Y_reg[33]/C
                         clock pessimism              0.446     7.196    
                         clock uncertainty           -0.035     7.161    
    SLICE_X134Y611       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.186    Delay1No29_instance/Y_reg[33]
  -------------------------------------------------------------------
                         required time                          7.186    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.371    




