Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sat Apr 08 18:09:30 2017
| Host         : DESKTOP-ODF6HD0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------+----------------------------------+------------------+----------------+
|         Clock Signal        |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------------+----------------------------------+------------------+----------------+
|  insta/E[0]                 |                                    |                                  |                1 |              2 |
|  systemClock_IBUF_BUFG      | insta/byteCounter[3]_i_1_n_0       |                                  |                2 |              4 |
|  systemClock_IBUF_BUFG      | insta/shiftRegister                | insta/shiftRegister[7]_i_1_n_0   |                2 |              7 |
|  systemClock_IBUF_BUFG      | insta/receivedAddress[6]_i_2_n_0   | insta/receivedAddress[6]_i_1_n_0 |                2 |              8 |
|  systemClock_IBUF_BUFG      | insta/shiftRegisterSend[7]_i_1_n_0 |                                  |                2 |              8 |
|  insta/rwBit                |                                    |                                  |                2 |              8 |
|  systemClock_IBUF_BUFG      |                                    |                                  |                5 |             12 |
|  clockDivider/inst/clk_out1 |                                    |                                  |                8 |             31 |
+-----------------------------+------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     3 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


