// Seed: 3190896597
module module_0;
  always #("") begin
    id_1 <= 1 ? -id_1 * {"", 1} : id_1;
  end
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wire id_2
    , id_5,
    input tri id_3
);
  wire id_6;
  module_0();
endmodule
module module_2 (
    input  wor   id_0,
    input  wire  id_1,
    input  logic id_2,
    input  logic id_3,
    input  wor   id_4,
    output logic id_5
);
  always #1 begin
    id_5 <= 1;
    if (1) id_5 <= id_3;
    else id_5 <= id_2;
  end
  module_0();
endmodule
