
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.172340                       # Number of seconds simulated
sim_ticks                                172340228000                       # Number of ticks simulated
final_tick                               172340228000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 462981                       # Simulator instruction rate (inst/s)
host_op_rate                                   481727                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              198112467                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676660                       # Number of bytes of host memory used
host_seconds                                   869.91                       # Real time elapsed on the host
sim_insts                                   402752336                       # Number of instructions simulated
sim_ops                                     419059282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           68160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           41088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             206976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        68160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68160                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3234                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             395497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             238412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        567064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1200973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        395497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           395497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            395497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            238412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       567064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1200973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 206976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  206976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  172340152500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.673401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.688995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.504629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          221     37.21%     37.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          127     21.38%     58.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73     12.29%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      4.04%     74.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      1.35%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.36%     78.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.01%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.18%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     19.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          594                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    152345526                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               212983026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     47107.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65857.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2631                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   53290090.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2391900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1252350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12837720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         224343600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59161440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14632320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       434951040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       349944000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      40935615585                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            42035201355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            243.908237                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         172172148771                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     30451000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      95572000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 170307067250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    911303729                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      42012479                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    953821542                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1913520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10253040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         169026000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             45834270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11119200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       349171740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       246104640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      41039380260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            41873804550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.971736                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         172210559043                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22944500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      72004000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 170804137250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    640904243                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34532207                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    765705800                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                74169466                       # Number of BP lookups
system.cpu.branchPred.condPredicted          55757950                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          12464025                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50176762                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                45130289                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.942609                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5144109                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             473570                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          259010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             210516                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            48494                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          630                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        344680457                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12144698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      597657485                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    74169466                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           50484914                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     319908610                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                24992308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1861                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           284                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1478                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 189362585                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          344553085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.014510                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.084197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 27255282      7.91%      7.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                118278777     34.33%     42.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21230136      6.16%     48.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                177788890     51.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            344553085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.215183                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.733947                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 26718215                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8826019                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 293738119                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2849464                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               12421268                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             42550064                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 75036                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              605654799                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              50581683                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               12421268                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 65204424                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3683251                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2464433                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 258100389                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2679320                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              548627163                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              24672329                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 64719                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1328001                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    804                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           696830922                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2751966788                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        901305858                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946508                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                119884414                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             215207                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          91447                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4913427                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             43053411                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            63306472                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            299971                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            53585                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  516308495                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               92030                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 463055899                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          26081216                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        97341242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    304268755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          59922                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     344553085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.343932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.072126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           113632599     32.98%     32.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            43768410     12.70%     45.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           142703823     41.42%     87.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            43913169     12.74%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              535084      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       344553085                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                73664527     77.52%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6062881      6.38%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              15299963     16.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             380217881     82.11%     82.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1603526      0.35%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.03%     82.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41082573      8.87%     91.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            39997222      8.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              463055899                       # Type of FU issued
system.cpu.iq.rate                           1.343435                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    95027406                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.205218                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1391773459                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         613742977                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    446192927                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              558083275                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           321963                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5864752                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4369                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1229                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     25604337                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        63249                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               12421268                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3603452                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2514                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           516400547                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              43053411                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             63306472                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              91446                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    120                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2392                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1229                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2872250                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      9682624                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             12554874                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             447685078                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              39523707                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          15370821                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            22                       # number of nop insts executed
system.cpu.iew.exec_refs                     78559590                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 51253537                       # Number of branches executed
system.cpu.iew.exec_stores                   39035883                       # Number of stores executed
system.cpu.iew.exec_rate                     1.298841                       # Inst execution rate
system.cpu.iew.wb_sent                      446359339                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     446192943                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 318780178                       # num instructions producing a value
system.cpu.iew.wb_consumers                 766903593                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.294512                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.415672                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        65383963                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          12389139                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    328539725                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.275521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.788841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    151682305     46.17%     46.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     62959902     19.16%     65.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     70912883     21.58%     86.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     15955815      4.86%     91.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4382848      1.33%     93.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      9887134      3.01%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       610677      0.19%     96.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1410243      0.43%     96.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10737918      3.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    328539725                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752336                       # Number of instructions committed
system.cpu.commit.committedOps              419059282                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890794                       # Number of memory references committed
system.cpu.commit.loads                      37188659                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961034                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724595                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416918     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188659      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702119      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059282                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10737918                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    802213932                       # The number of ROB reads
system.cpu.rob.rob_writes                   984868964                       # The number of ROB writes
system.cpu.timesIdled                             881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          127372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752336                       # Number of Instructions Simulated
system.cpu.committedOps                     419059282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.855812                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.855812                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.168480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.168480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                720787576                       # number of integer regfile reads
system.cpu.int_regfile_writes               318344066                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1460526354                       # number of cc regfile reads
system.cpu.cc_regfile_writes                291743507                       # number of cc regfile writes
system.cpu.misc_regfile_reads                77492900                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              5986                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.500152                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60084644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7010                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8571.275892                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1061501000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.500152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998535                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120223002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120223002                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     38401058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38401058                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21682418                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21682418                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          585                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          585                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      60083476                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60083476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     60083476                       # number of overall hits
system.cpu.dcache.overall_hits::total        60083476                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4405                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        18945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18945                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        23350                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23350                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        23350                       # number of overall misses
system.cpu.dcache.overall_misses::total         23350                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    180106000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    180106000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    178268000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    178268000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        76500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    358374000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    358374000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    358374000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    358374000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     38405463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38405463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     60106826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     60106826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     60106826                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     60106826                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000873                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003407                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003407                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000388                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000388                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40886.719637                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40886.719637                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9409.765110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9409.765110                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        38250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        38250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15347.922912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15347.922912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15347.922912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15347.922912                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         9558                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              87                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.862069                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5986                       # number of writebacks
system.cpu.dcache.writebacks::total              5986                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1191                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        15149                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15149                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16340                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3214                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3796                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7010                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    127989500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    127989500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     42967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42967500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    170957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    170957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    170957000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    170957000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 39822.495333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39822.495333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11319.151739                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11319.151739                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24387.589158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24387.589158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24387.589158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24387.589158                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2099                       # number of replacements
system.cpu.icache.tags.tagsinuse           446.892979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           189359501                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2587                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          73196.560108                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   446.892979                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.872838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         378727735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        378727735                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    189359501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       189359501                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     189359501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        189359501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    189359501                       # number of overall hits
system.cpu.icache.overall_hits::total       189359501                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3073                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3073                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3073                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3073                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3073                       # number of overall misses
system.cpu.icache.overall_misses::total          3073                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    159781478                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159781478                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    159781478                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159781478                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    159781478                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159781478                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    189362574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    189362574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    189362574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    189362574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    189362574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    189362574                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51995.274325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51995.274325                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51995.274325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51995.274325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51995.274325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51995.274325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        45577                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               424                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   107.492925                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2099                       # number of writebacks
system.cpu.icache.writebacks::total              2099                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          486                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          486                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          486                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          486                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          486                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          486                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2587                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2587                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    133283483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133283483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    133283483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133283483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    133283483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133283483                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51520.480479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51520.480479                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51520.480479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51520.480479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51520.480479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51520.480479                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            17947                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               17947                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2085                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   647.901436                       # Cycle average of tags in use
system.l2.tags.total_refs                        3812                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1313                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.903275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      628.907644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.993791                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019772                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          585                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000580                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039490                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    147297                       # Number of tag accesses
system.l2.tags.data_accesses                   147297                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         4939                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4939                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2727                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2727                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3700                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1521                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2656                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1521                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6356                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7877                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1521                       # number of overall hits
system.l2.overall_hits::cpu.data                 6356                       # number of overall hits
system.l2.overall_hits::total                    7877                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               96                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  96                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1066                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             558                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1066                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 654                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1720                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1066                       # number of overall misses
system.l2.overall_misses::cpu.data                654                       # number of overall misses
system.l2.overall_misses::total                  1720                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13203000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13203000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    120721500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120721500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    105789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    105789500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     120721500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     118992500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        239714000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    120721500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    118992500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       239714000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         4939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4939                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2727                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2727                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2587                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7010                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9597                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2587                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7010                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9597                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.025290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025290                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.412060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.412060                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.173615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.173615                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.412060                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.093295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179223                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.412060                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.093295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179223                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 137531.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137531.250000                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113247.185741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113247.185741                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 189586.917563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 189586.917563                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113247.185741                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 181945.718654                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 139368.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113247.185741                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 181945.718654                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 139368.604651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         2928                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2928                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             93                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1065                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1707                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         2928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4635                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     96059884                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     96059884                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11960000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11960000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    114266500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114266500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    101931500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    101931500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    114266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    113891500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    228158000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    114266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    113891500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     96059884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    324217884                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.024499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.411674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.411674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.170815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.170815                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.411674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.091583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.411674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.091583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.482963                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 32807.337432                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 32807.337432                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 128602.150538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128602.150538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107292.488263                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107292.488263                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 185667.577413                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 185667.577413                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107292.488263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 177401.090343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 133660.222613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107292.488263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 177401.090343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 32807.337432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69949.921036                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3141                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       206976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  206976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3234                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3234    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3234                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4693659                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17018757                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        17682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         8103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          419                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1401                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172340228000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3146                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 27279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       299904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       831744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1131648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3155                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144134                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10914     85.59%     85.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1838     14.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12752                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16926000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3881498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10519990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
