============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  03:17:09 pm
  Module:                 sdrc_bank_ctl
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk          5249.4   0.0          0 
default    No paths   0.0            
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             1216 
Physical Instance count            0 
Sequential Instance Count        335 
Combinational Instance Count     881 
Hierarchical Instance Count        0 

Area
----
Cell Area                          3581.082
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    3581.082
Net Area                           0.000
Total Area (Cell+Physical+Net)     3581.082

Max Fanout                         335 (clk)
Min Fanout                         0 (bank0_fsm_timer0_tc_r[1])
Average Fanout                     2.6
Terms to net ratio                 3.5770
Terms to instance ratio            3.7829
Runtime                            57.512234 seconds
Elapsed Runtime                    61 seconds
Genus peak memory usage            1263.93 
Innovus peak memory usage          no_value 
Hostname                           vlsicadclient09
