Control Unit Operation
---
<!-- TOC -->

- [1. Function of A Processor(å¤„ç†å™¨çš„åŠŸèƒ½)](#1-function-of-a-processorå¤„ç†å™¨çš„åŠŸèƒ½)
- [2. Micro-Operations å¾®æ“ä½œ](#2-micro-operations-å¾®æ“ä½œ)
    - [2.1. Fetch Cycle(å–æŒ‡å‘¨æœŸ)](#21-fetch-cycleå–æŒ‡å‘¨æœŸ)
    - [2.2. Two Simple Rules of Grouping Microoperations(ä¸¤ç§å¯¹äºå¾®æ“ä½œè¿›è¡Œåˆ†ç»„çš„ç®€å•åŸåˆ™)](#22-two-simple-rules-of-grouping-microoperationsä¸¤ç§å¯¹äºå¾®æ“ä½œè¿›è¡Œåˆ†ç»„çš„ç®€å•åŸåˆ™)
    - [2.3. Indirect Cycle(é—´å€å‘¨æœŸ)](#23-indirect-cycleé—´å€å‘¨æœŸ)
    - [2.4. Interrupt Cycle(ä¸­æ–­å‘¨æœŸ)](#24-interrupt-cycleä¸­æ–­å‘¨æœŸ)
    - [2.5. Execute Cycle(æ‰§è¡Œå‘¨æœŸ)](#25-execute-cycleæ‰§è¡Œå‘¨æœŸ)
    - [2.6. Instruction Cycle(æŒ‡ä»¤å‘¨æœŸ)](#26-instruction-cycleæŒ‡ä»¤å‘¨æœŸ)
- [3. Functional Requirements of Processor Control å¤„ç†å™¨æ§åˆ¶éœ€è¦çš„åŠŸèƒ½](#3-functional-requirements-of-processor-control-å¤„ç†å™¨æ§åˆ¶éœ€è¦çš„åŠŸèƒ½)
    - [3.1. Input / Output of Control Unit æ§åˆ¶å•å…ƒçš„è¾“å…¥å’Œè¾“å‡º](#31-input--output-of-control-unit-æ§åˆ¶å•å…ƒçš„è¾“å…¥å’Œè¾“å‡º)
        - [3.1.1. Input(è¾“å…¥) æ§åˆ¶å•å…ƒçš„è¾“å…¥ç±»å‹](#311-inputè¾“å…¥-æ§åˆ¶å•å…ƒçš„è¾“å…¥ç±»å‹)
        - [3.1.2. Output(è¾“å‡º)](#312-outputè¾“å‡º)
    - [3.2. Control Signal(æ§åˆ¶ä¿¡å·)](#32-control-signalæ§åˆ¶ä¿¡å·)
    - [3.3. Minimal Nature of Control Unit(æ§åˆ¶å•å…ƒçš„æœ€å°æ€§è´¨)](#33-minimal-nature-of-control-unitæ§åˆ¶å•å…ƒçš„æœ€å°æ€§è´¨)
    - [3.4. Internal Processor Bus(å†…éƒ¨å¤„ç†å™¨æ€»çº¿)](#34-internal-processor-buså†…éƒ¨å¤„ç†å™¨æ€»çº¿)
    - [3.5. Control Unit Implementation æ§åˆ¶å•å…ƒçš„å®ç°](#35-control-unit-implementation-æ§åˆ¶å•å…ƒçš„å®ç°)
        - [3.5.1. Control unit inputs(æ§åˆ¶å•å…ƒè¾“å…¥)](#351-control-unit-inputsæ§åˆ¶å•å…ƒè¾“å…¥)
        - [3.5.2. Control unit inputs: IR æ§åˆ¶å•å…ƒçš„è¾“å…¥:IR(instruction register)](#352-control-unit-inputs-ir-æ§åˆ¶å•å…ƒçš„è¾“å…¥irinstruction-register)
        - [3.5.3. Control unit inputs: clock æ§åˆ¶å•å…ƒçš„è¾“å…¥:æ—¶é’Ÿ](#353-control-unit-inputs-clock-æ§åˆ¶å•å…ƒçš„è¾“å…¥æ—¶é’Ÿ)
        - [3.5.4. Control unit logic æ§åˆ¶å•å…ƒé€»è¾‘](#354-control-unit-logic-æ§åˆ¶å•å…ƒé€»è¾‘)
    - [3.6. Microprogramming Language å¾®ç¼–ç¨‹](#36-microprogramming-language-å¾®ç¼–ç¨‹)
        - [3.6.1. Basic Idea åŸºæœ¬æ€æƒ³](#361-basic-idea-åŸºæœ¬æ€æƒ³)
        - [3.6.2. Microinstruction Interpretation å¾®æ“ä½œ ä¸­æ–­](#362-microinstruction-interpretation-å¾®æ“ä½œ-ä¸­æ–­)
        - [3.6.3. Microprogrammed Control Unit å¾®ç¼–ç¨‹ æ§åˆ¶å•å…ƒ](#363-microprogrammed-control-unit-å¾®ç¼–ç¨‹-æ§åˆ¶å•å…ƒ)
        - [3.6.4. Adventages and Disadventages å’Œç¡¬è¿çº¿æ¯”è¾ƒ](#364-adventages-and-disadventages-å’Œç¡¬è¿çº¿æ¯”è¾ƒ)
    - [3.7. Task of Microprogrammed Control Unit å¾®ç¼–ç¨‹æ§åˆ¶å•å…ƒçš„ä»»åŠ¡](#37-task-of-microprogrammed-control-unit-å¾®ç¼–ç¨‹æ§åˆ¶å•å…ƒçš„ä»»åŠ¡)
    - [3.8. Microinstruction Sequencing æœªè®²](#38-microinstruction-sequencing-æœªè®²)
    - [3.9. Category ç±»åˆ«](#39-category-ç±»åˆ«)
    - [3.10. Address generation](#310-address-generation)
- [4. Microinstruction Execution](#4-microinstruction-execution)

<!-- /TOC -->

# 1. Function of A Processor(å¤„ç†å™¨çš„åŠŸèƒ½)
1. Operations (opcodes) æ“ä½œ
2. Addressing modes åœ°å€æ¨¡å¼
3. Registers å¯„å­˜å™¨
4. I/O module interface I/Oæ¨¡å—æ¥å£
5. Memory module interface å†…å­˜æ¨¡å—æ¥å£
6. Interrupts ä¸­æ–­æ¥å£
7. å‰ä¸‰ä¸ªæ˜¯è¢«**æŒ‡ä»¤é›†**å®šä¹‰ï¼Œä¸­é—´ä¸¤ä¸ªæ˜¯è¢«**ç¡®å®šçš„ç³»ç»Ÿæ€»çº¿**ç¡®å®šï¼Œæœ€åä¸€ä¸ªæ˜¯éƒ¨åˆ†ç”±**ç³»ç»Ÿæ€»çº¿**ï¼Œéƒ¨åˆ†ç”±æ”¯æŒçš„æ“ä½œæ€»çº¿çš„ç±»å‹å†³å®šã€‚

# 2. Micro-Operations å¾®æ“ä½œ
1. The operation of a computer, in executing a program, consists of a sequence of instruction cycles, with one machine instruction per cycle(è®¡ç®—æœºåœ¨æ‰§è¡Œä¸€ä¸ªç¨‹åºæ—¶çš„æ“ä½œï¼Œç”±ä¸€ç³»åˆ—æŒ‡ä»¤å‘¨æœŸç»„æˆï¼Œæ¯å‘¨æœŸä¸€æ¡æœºå™¨æŒ‡ä»¤)
2. Each instruction cycle is made up of a number of smaller units(æ¯ä¸€ä¸ªæ“ä½œå¾ªç¯éƒ½æ˜¯è¢«ä¸€äº›å°å•å…ƒç»„æˆçš„)
    + E.g.:  fetch, indirect, execute, and interrupt(å–æŒ‡ã€é—´å€ã€æ‰§è¡Œã€ä¸­æ–­)
3. Each of the smaller cycles involves a series of steps, each of which involves the processor registers(æ¯ä¸€ä¸ªå°å‘¨æœŸéƒ½ç”±**ä¸€ç³»åˆ—æ­¥éª¤**ç»„æˆï¼Œæ¯ä¸€ä¸ªæ­¥éª¤éƒ½éœ€è¦å¤„ç†å™¨çš„å¯„å­˜å™¨å‚ä¸)
4. These steps are referred to as **micro-operations**(è¿™äº›æ­¥éª¤è¢«è®¤ä¸ºæ˜¯å¾®æ“ä½œ)
    + ç›¸å¯¹äºå–æŒ‡ã€é—´æŒ‡ç­‰æ“ä½œæ›´å°çš„æ“ä½œ
    + ä»€ä¹ˆæ—¶å€™åšæ›´ç»†åˆ†çš„æ“ä½œ

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/1.png)

## 2.1. Fetch Cycle(å–æŒ‡å‘¨æœŸ)
1. It occurs at the beginning of each instruction cycle and causes an instruction to be fetched from memory åœ¨æ¯ä¸€ä¸ªæŒ‡ä»¤å‘¨æœŸçš„å¼€å§‹ï¼Œå¹¶ä¸”ä½¿å¾—æŒ‡ä»¤ä»å†…å­˜ä¸­è¢«è¯»å–å‡ºæ¥

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/2.png)

2. æ“ä½œä¸­åŒ…å«ä¸€ä¸ªä¸ªå¾®æ“ä½œã€‚ä¸Šå›¾åŒ…å«4ä¸ªå¾®æ“ä½œï¼Œå…¶ä¸­ä¸­é—´ä¸¤ä¸ªå¾®æ“ä½œåŒæ—¶æ‰§è¡Œã€‚
    + **æ—¶é—´è¦å°½å¯èƒ½å°‘ï¼Œæé«˜æ•ˆç‡**ï¼Œ
    + åŒæ—¶æ‰§è¡Œå°±æ˜¯**è°å…ˆè°å**éƒ½ä¸è¦ç´§ï¼Œä¹Ÿå°±æ˜¯åœ¨æ•°æ®æ§åˆ¶ç­‰éƒ¨åˆ†ä¸Šæ²¡æœ‰å‡ºç°å†²çªçš„é—®é¢˜
3. é™åˆ¶åŒæ—¶æ‰§è¡Œçš„ä¸¤ç§æ–¹å¼:
    1. æ¶‰åŠåˆ°åŒä¸€ä¸ªè®¾å¤‡
    2. å…·æœ‰é€»è¾‘å…ˆåå…³ç³»

## 2.2. Two Simple Rules of Grouping Microoperations(ä¸¤ç§å¯¹äºå¾®æ“ä½œè¿›è¡Œåˆ†ç»„çš„ç®€å•åŸåˆ™)
1. The proper sequence of events must be followed(äº‹åŠ¡æœ‰å…ˆåå…³ç³»)
    + E.g.: (MAR <- (PC)) must precede (MBR <- Memory) because the memory read operation makes use of the address in the MAR å†…å­˜è¯»æ“ä½œå†²çª MAR <- (PC)å¿…é¡»ä¼˜å…ˆäº MBR <- Memoryæ‰§è¡Œå› ä¸ºå†…å­˜è¯»å–æ“ä½œéœ€è¦ä½¿ç”¨åˆ°åœ¨MARä¸­å­˜å‚¨çš„å†…å­˜åœ°å€ã€‚
2. Conflicts must be avoided(å†²çªå¿…é¡»è¦è¢«é¿å…)
    + E.g.: (MBR <- Memory) and (IR <- MBR) should not occur during the same time unit MBR <- Memory å’Œ IR <- MBRä¸å¯ä»¥åœ¨åŒä¸€ä¸ªæ—¶é—´å•å…ƒä¸Šå‘ç”Ÿ

## 2.3. Indirect Cycle(é—´å€å‘¨æœŸ)
1. If the instruction specifies an indirect address, then an indirect cycle must precede the execute cycle å¦‚æœæŒ‡ä»¤æŒ‡å®šäº†é—´æ¥åœ°å€ï¼Œåˆ™é—´æ¥å¾ªç¯å¿…é¡»åœ¨æ‰§è¡Œå¾ªç¯ä¹‹å‰å®Œæˆ

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/3.png)

2. IR is now in the same state as if indirect addressing had not been used, and it is ready for the execute cycle(IRç°åœ¨å¤„äºä¸æœªä½¿ç”¨é—´æ¥å¯»å€ç›¸åŒçš„çŠ¶æ€ï¼Œå¹¶ä¸”å·²å‡†å¤‡å¥½æ‰§è¡Œå‘¨æœŸ)

## 2.4. Interrupt Cycle(ä¸­æ–­å‘¨æœŸ)
1. After execute cycle, a test is made to determine whether any enabled interrupts have occurred åœ¨æ‰§è¡Œå‘¨æœŸä¹‹åï¼Œè¿›è¡Œæµ‹è¯•ä»¥ç¡®å®šæ˜¯å¦å‘ç”Ÿäº†ä»»ä½•å¯ç”¨çš„ä¸­æ–­
2. If so, the interrupt cycle occurs å¦‚æœæ˜¯çš„ï¼Œé‚£ä¹ˆä¸­æ–­å‘¨æœŸå‘ç”Ÿ

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/4.png)

3. å‰ä¸¤ä¸ªå¾®æ“ä½œåšt1ï¼Œåä¸¤ä¸ªå¾®æ“ä½œåšt2å¯ä»¥å—ï¼Ÿ
    + å¯ä»¥ä¸¤æ­¥åšå®Œ

## 2.5. Execute Cycle(æ‰§è¡Œå‘¨æœŸ)
1. With the variety opcodes, there are a number of different sequences of micro-operations that can occur(ä½¿ç”¨å¾ˆå¤šçš„æ“ä½œç ï¼Œè¿™é‡Œæœ‰å¾ˆå¤§æ•°é‡çš„å¾®æŒ‡ä»¤åºåˆ—å¯ä»¥å‘ç”Ÿ)
2. Add instruction(åŠ æ“ä½œ)
    + è‹¥åˆ å»R1ï¼Œé‚£ä¹ˆæˆ‘ä»¬éœ€è¦ä½¿ç”¨ACå¯„å­˜å™¨æ¥æ”¾ç½®ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/5.png)

3. Increment and skip if zero(å¢åŠ å¹¶ä¸”è·³è½¬ï¼Œå°±æ˜¯ä¸ºä»€ä¹ˆJzæŒ‡ä»¤ä¸º0)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/6.png)

4. Branch-and-save-address instruction(åˆ†æ”¯ä¿å­˜åœ°å€çš„æŒ‡ä»¤)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/7.png)

## 2.6. Instruction Cycle(æŒ‡ä»¤å‘¨æœŸ)
1. There is one sequence each for the fetch, indirect, and interrupt cycles, and, for the execute cycle, there is one sequence of micro-operations for each opcode(å¯¹äºè·å–ã€é—´æ¥å’Œä¸­æ–­å‘¨æœŸï¼Œæ¯ä¸ªåºåˆ—éƒ½æœ‰ä¸€ä¸ªï¼›å¯¹äºæ‰§è¡Œå‘¨æœŸï¼Œæ¯ä¸ªæ“ä½œç éƒ½æœ‰ä¸€ä¸ªå¾®æ“ä½œåºåˆ—)
2. Assume a new 2-bit register called the instruction cycle code (ICC), which designates the state of the processor in terms of which portion of the cycle it is in(å‡è®¾ä¸€ä¸ªæ–°çš„2ä½**å¯„å­˜å™¨**ç§°ä¸ºæŒ‡ä»¤å‘¨æœŸç (ICC)ï¼Œå®ƒæ ¹æ®å¤„ç†å™¨æ‰€å¤„å‘¨æœŸçš„å“ªä¸€éƒ¨åˆ†æ¥æŒ‡å®šå¤„ç†å™¨çš„çŠ¶æ€)
    1. 00: Fetch(å–æŒ‡)
    2. 01: Indirect(é—´å€)
    3. 10: Execute(æ‰§è¡Œ)
    4. 11: Interrupt(ä¸­æ–­)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/8.png)

# 3. Functional Requirements of Processor Control å¤„ç†å™¨æ§åˆ¶éœ€è¦çš„åŠŸèƒ½
1. By reducing the operation of the processor to its most fundamental level, we are able to define exactly what it is that the control unit must cause to happen, i.e., define the  functional requirements for the control unit é€šè¿‡å°†å¤„ç†å™¨çš„æ“ä½œå‡å°‘åˆ°æœ€åŸºæœ¬çš„çº§åˆ«ï¼Œæˆ‘ä»¬èƒ½å¤Ÿå‡†ç¡®åœ°å®šä¹‰æ§åˆ¶å•å…ƒå¿…é¡»å¯¼è‡´çš„æƒ…å†µï¼Œå³å®šä¹‰æ§åˆ¶å•å…ƒçš„åŠŸèƒ½éœ€æ±‚
2. Three steps:(ä¸‰ä¸ªæ­¥éª¤)
    1. Define the basic elements of the processor(å®šä¹‰å¤„ç†å™¨çš„åŸºæœ¬å…ƒç´ )
    2. Describe the micro-operations that the processor performs(æè¿°å¤„ç†å™¨æ‰§è¡Œçš„å¾®æ“ä½œ)
    3. Determine the functions that the control unit must perform to cause the micro-operations to be performed(ç¡®å®šæ§åˆ¶å•å…ƒå¿…é¡»æ‰§è¡Œçš„åŠŸèƒ½ï¼Œä»¥ä¾¿æ‰§è¡Œå¾®æ“ä½œ)
3. Basic functional elements of the processor(å¤„ç†å™¨çš„åŸºæœ¬åŠŸèƒ½å…ƒä»¶)
    1. ALU
    2. Registers
    3. Internal data paths å†…éƒ¨æ•°æ®é€šè·¯
    4. External data paths å¤–éƒ¨æ•°æ®é€šè·¯
    5. Control unit
4. All micro-operations fall into one of the following categories(æ‰€æœ‰å¾®æŒ‡ä»¤éƒ½å±äºä»¥ä¸‹ç±»åˆ«ä¹‹ä¸€)
    1. Transfer data from one register to another(ä»å¯„å­˜å™¨ä¸­è½¬ç§»æ•°æ®åˆ°å¦ä¸€ä¸ªå¯„å­˜å™¨ä¸­å»)
    2. Transfer data from a register to an external interface (e.g., system bus)(ä»å¯„å­˜å™¨ä¸­è¯»å‡ºæ•°æ®ä¼ é€ç»™ä¸€ä¸ªå¤–éƒ¨æ¥å£)
    3. Transfer data from an external interface to a register(ä»å¤–éƒ¨æ¥å£ä¼ è¾“æ•°æ®åˆ°å¯„å­˜å™¨ä¸­)
    4. Perform an arithmetic or logic operation, using registers for input and output(è¿›è¡Œæ•°å€¼æˆ–è€…é€»è¾‘è®¡ç®—ï¼Œä½¿ç”¨å¯„å­˜å™¨æ¥å­˜å‚¨è¾“å…¥å’Œè¾“å‡º)
    5. ä¹Ÿå°±ä¼šå†…éƒ¨è½¬ç§»ã€å¯„å­˜å™¨å’Œå¤–éƒ¨æ¥å£äº¤æ¢ã€å¯„å­˜å™¨å­˜å‚¨æ•°å€¼è®¡ç®—ç»“æœ
5. Two basic tasks of control unit(**æ§åˆ¶å•å…ƒçš„ä¸¤é¡¹åŸºæœ¬ä»»åŠ¡**)(*function?*)
    1. Sequencing: The control unit causes the processor to step through a series of micro-operations in the proper sequence, based on the program being executed(æ’åºï¼šæ§åˆ¶å•å…ƒæ ¹æ®æ‰§è¡Œçš„ç¨‹åºï¼Œä½¿å¤„ç†å™¨æŒ‰æ­£ç¡®çš„é¡ºåºé€æ­¥å®Œæˆä¸€ç³»åˆ—å¾®æ“ä½œ)
    2. Execution: The control unit causes each micro-operation to be performed(æ‰§è¡Œï¼šæ§åˆ¶å•å…ƒä½¿æ¯ä¸ªå¾®æ“ä½œæ‰§è¡Œ)

## 3.1. Input / Output of Control Unit æ§åˆ¶å•å…ƒçš„è¾“å…¥å’Œè¾“å‡º
1. General model of control unit with all inputs and outputs(å…·æœ‰æ‰€æœ‰è¾“å…¥å’Œè¾“å‡ºçš„æ§åˆ¶å•å…ƒçš„é€šç”¨æ¨¡å‹)
    + æ§åˆ¶å•å…ƒçš„è¾“å‡ºåªæœ‰æ§åˆ¶ä¿¡å·ã€‚
2. **æ§åˆ¶ä¿¡å·ä¸å…¨ç”±æ§åˆ¶å•å…ƒå‘å‡ºã€‚**
    + æ¯”å¦‚ä¸­æ–­ä¿¡å·

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/9.png)

### 3.1.1. Input(è¾“å…¥) æ§åˆ¶å•å…ƒçš„è¾“å…¥ç±»å‹
1. Clock: control unit causes one micro-operation or a set of simultaneous micro-operations to be performed for each clock pulse(æ—¶é’Ÿï¼šæ§åˆ¶å•å…ƒä½¿æ¯ä¸ªæ—¶é’Ÿè„‰å†²æ‰§è¡Œä¸€ä¸ªå¾®æ“ä½œæˆ–åŒæ—¶æ‰§è¡Œä¸€ç»„å¾®æ“ä½œ)
2. Instruction register: opcode and addressing mode of current instruction(æŒ‡ä»¤å¯„å­˜å™¨ï¼šå½“å‰æŒ‡ä»¤çš„æ“ä½œç å’Œå¯»å€æ–¹å¼)
3. Flags: determine the status of the processor and the outcome of previous ALU operations(æ ‡å¿—ï¼šç¡®å®šå¤„ç†å™¨çš„çŠ¶æ€å’Œä»¥å‰ALUæ“ä½œçš„ç»“æœ)
4. Control signals from control bus: provide signals to the control unit, such as interrupt request and response(æ¥è‡ªæ§åˆ¶æ€»çº¿çš„æ§åˆ¶ä¿¡å·ï¼šå‘æ§åˆ¶å•å…ƒæä¾›ä¿¡å·ï¼Œå¦‚ä¸­æ–­è¯·æ±‚å’Œå“åº”)

### 3.1.2. Output(è¾“å‡º)
1. Control signals within the processor: These are two types: those that cause data to be moved from one register to another, and those that activate specific ALU functions(**å¤„ç†å™¨å†…çš„æ§åˆ¶ä¿¡å·**ï¼šè¿™æœ‰ä¸¤ç§ç±»å‹ï¼šä¸€ç§æ˜¯å¯¼è‡´æ•°æ®ä»ä¸€ä¸ªå¯„å­˜å™¨ç§»åŠ¨åˆ°å¦ä¸€ä¸ªå¯„å­˜å™¨çš„ä¿¡å·ï¼Œå¦ä¸€ç§æ˜¯æ¿€æ´»ç‰¹å®šALUåŠŸèƒ½çš„ä¿¡å·)
2. Control signals to control bus: These are also of two types: control signals to memory, and control signals to the I/O modules(**æ§åˆ¶æ€»çº¿çš„æ§åˆ¶ä¿¡å·**ï¼šè¿™äº›ä¿¡å·ä¹Ÿæœ‰ä¸¤ç§ç±»å‹ï¼šå­˜å‚¨å™¨çš„æ§åˆ¶ä¿¡å·å’ŒI/Oæ¨¡å—çš„æ§åˆ¶ä¿¡å·)

## 3.2. Control Signal(æ§åˆ¶ä¿¡å·)
1. **Three types of control signals(ä¸‰ç§æ§åˆ¶ä¿¡å·)**
    1. Activate an ALU function(æ¿€æ´»ALUçš„åŠŸèƒ½)
    2. Activate a data path(æ¿€æ´»æ•°æ®é€šè·¯)
    3. Signals on the external system bus or other external interface(é€šè¿‡ç³»ç»Ÿæ€»çº¿æˆ–è€…å…¶ä»–å¤–éƒ¨æ¥å£ä¼ é€’æ¥çš„ä¿¡å·)
2. All of these signals are ultimately applied directly as binary inputs to individual logic gates(**æ‰€æœ‰è¿™äº›ä¿¡å·æœ€ç»ˆéƒ½ä½œä¸ºäºŒè¿›åˆ¶è¾“å…¥ç›´æ¥åº”ç”¨äºå„ä¸ªé€»è¾‘é—¨**)
3. Example: Fetch cycle(å–æŒ‡å‘¨æœŸ)
    1. Transfer the contents of PC to MAR(ä¼ é€’PCä¸­çš„å†…å®¹ç»™MAR)
        + A control signal that opens the gates between the bits of PC and MAR ä¸€ä¸ªæ‰“å¼€PCå’ŒMARä¹‹é—´çš„æ•°æ®ä¼ è¾“çš„æ§åˆ¶ä¿¡å·
    2. Read a word from memory into the MBR and increment PC(ä»å†…å­˜ä¸­è¯»å‡ºä¸€ä¸ªå­—è¿›å…¥MBRå¹¶ä¸”PCè‡ªå¢)
        1. A control signal that opens gates, allowing the contents of MAR onto the address bus(ä¸€ç§æ‰“å¼€é—¨çš„æ§åˆ¶ä¿¡å·ï¼Œå…è®¸MARçš„å†…å®¹è¿›å…¥åœ°å€æ€»çº¿)
        2. A memory read control signal on the control bus(æ§åˆ¶æ€»çº¿ä¸Šçš„å­˜å‚¨å™¨è¯»å–æ§åˆ¶ä¿¡å·)
        3. A control signal that opens the gates, allowing the contents of the data bus to be stored in MBR(ä¸€ç§æ‰“å¼€é—¨çš„æ§åˆ¶ä¿¡å·ï¼Œå…è®¸æ•°æ®æ€»çº¿çš„å†…å®¹å­˜å‚¨åœ¨MBRä¸­)
        4. Control signals to logic that add 1 to PC content and store the result back to PC(æ§åˆ¶ä¿¡å·åˆ°é€»è¾‘ï¼Œå°†1æ·»åŠ åˆ°PCå†…å®¹å¹¶å°†ç»“æœå­˜å‚¨å›PC)
4. Example(ä¾‹å­)
    1. Data paths(æ•°æ®é€šè·¯)
    2. ALU
    3. System bus

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/10.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/11.png)

5. å°åœ†ç‚¹éƒ½æ˜¯é—¨ï¼ŒC<sub>R</sub>æ˜¯è¡¨ç¤ºè¯»ä¿¡å·
    + ç”µè·¯ä¿è¯é—¨é€šåˆ™æ•°æ®æµè¿‡ï¼Œå¦åˆ™æ•°æ®æ— æ³•æµè¿‡ã€‚
    + å¿…é¡»è¦ä¸ºæ‰€æœ‰çš„é—¨è¿›è¡Œè®¾ç½®ï¼Œä¸ç„¶ä¼šå‡ºç°é—®é¢˜ã€‚
    + åªéœ€è¦ç¡®å®šå¥½çŠ¶æ€çš„01å­—ç¬¦ä¸²å°±å¥½
6. **æ˜¯ä¸€ä¸ªå›ºå®šé•¿åº¦äºŒè¿›åˆ¶ä¸²ç”¨æ¥æ§åˆ¶ç›¸åº”çš„é—¨çš„å¼€å…³**ã€‚
    + ç‰¹å®šä½ç½®ä¸Šçš„é—¨çš„å¼€å…³æ ¹æ®0å’Œ1æ¥å†³å®š

## 3.3. Minimal Nature of Control Unit(æ§åˆ¶å•å…ƒçš„æœ€å°æ€§è´¨)
1. It does this based only on knowing the instructions to be executed and the nature of the results of arithmetic and logical operations(å®ƒåªåŸºäºçŸ¥é“è¦æ‰§è¡Œçš„æŒ‡ä»¤ä»¥åŠç®—æœ¯å’Œé€»è¾‘è¿ç®—ç»“æœçš„æ€§è´¨)
    + E.g., positive, overflow, â€¦
2. It never gets to see the data being processed or the actual results produced(å®ƒæ°¸è¿œçœ‹ä¸åˆ°æ­£åœ¨å¤„ç†çš„æ•°æ®æˆ–äº§ç”Ÿçš„å®é™…ç»“æœ)
3. It controls everything with a few control signals to points within the processor and a few control signals to the system bus(å®ƒç”¨ä¸€äº›æ§åˆ¶ä¿¡å·æ¥æ§åˆ¶å¤„ç†å™¨å†…çš„ç‚¹ï¼Œç”¨ä¸€äº›æ§åˆ¶ä¿¡å·æ¥æ§åˆ¶ç³»ç»Ÿæ€»çº¿)

## 3.4. Internal Processor Bus(å†…éƒ¨å¤„ç†å™¨æ€»çº¿)
1. A single internal bus connects the ALU and all processor registers(ä¸€æ¡å†…éƒ¨æ€»çº¿è¿æ¥ALUå’Œæ‰€æœ‰å¤„ç†å™¨å¯„å­˜å™¨)
2. Gates and control signals are provided for movement of data onto and off the bus from each register(æä¾›é—¨å’Œæ§åˆ¶ä¿¡å·ï¼Œç”¨äºå°†æ•°æ®ä»æ¯ä¸ªå¯„å­˜å™¨ç§»åŠ¨åˆ°æ€»çº¿ä¸Šæˆ–ä»æ€»çº¿ä¸Šç§»åŠ¨åˆ°æ€»çº¿ä¸Š)
3. Additional control signals control data transfer to and from the system (external) bus and the operation of the ALU(é™„åŠ æ§åˆ¶ä¿¡å·æ§åˆ¶ç³»ç»Ÿ(å¤–éƒ¨)æ€»çº¿å’ŒALUæ“ä½œä¹‹é—´çš„æ•°æ®ä¼ è¾“)
    + ä¸ºä»€ä¹ˆè¦æŠŠæ•°æ®åŠ è½½åˆ°Yä¸­?å…ˆæŠŠæ•°æ®åŠ è½½åˆ°Yï¼Œç„¶åä»ACä¸­è¯»å‡ºæ•°æ®åˆ°ALU
    + ä¸ºä»€ä¹ˆè¦æŠŠæ•°æ®åŠ è½½åˆ°Zå‘¢ï¼Ÿç”¨å¯„å­˜å™¨æš‚å­˜ç»“æœï¼Œå¿…é¡»å…³é—­ALUå’Œç³»ç»Ÿæ€»çº¿ä¹‹é—´çš„é—¨ï¼Œé˜²æ­¢ALUä¸æ–­å˜å¤§ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/12.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/13.png)

4. å¦‚æœACå’ŒMBRå¯¹è°ƒå¯ä»¥å˜›ï¼Ÿå¯ä»¥(å­˜ç–‘)

## 3.5. Control Unit Implementation æ§åˆ¶å•å…ƒçš„å®ç°
1. Two categories:(ä¸¤ç§ç±»å‹)
    1. Hardwired implementation(ç¡¬è¿çº¿å®ç°)
    2. Microprogrammed implementation(å¾®ç¼–ç¨‹å®ç°)
2. In a **hardwired implementation**, the control unit is essentially a state machine circuit(åœ¨ç¡¬æ¥çº¿å®ç°ä¸­ï¼Œæ§åˆ¶å•å…ƒæœ¬è´¨ä¸Šæ˜¯ä¸€ä¸ªçŠ¶æ€æœºç”µè·¯)(è€ƒ)
    1. Its input logic signals are transformed into a set of output logic signals, which are the control signals(å®ƒçš„è¾“å…¥é€»è¾‘ä¿¡å·è¢«è½¬æ¢æˆä¸€ç»„è¾“å‡ºé€»è¾‘ä¿¡å·ï¼Œå³æ§åˆ¶ä¿¡å·)
    2. æ§åˆ¶ä¿¡å·ä¸º1æˆ–è€…0ï¼Œè¿›è¡Œå¤„ç†ï¼Œä¸èƒ½å¤Ÿç›´æ¥æ‹¿è¿‡æ¥ä½¿ç”¨

### 3.5.1. Control unit inputs(æ§åˆ¶å•å…ƒè¾“å…¥)
1. **Key inputs**: instruction register (IR), clock, flags, and control bus signals(å…³é”®è¾“å…¥ï¼šæŒ‡ä»¤å¯„å­˜å™¨(IR)ã€æ—¶é’Ÿã€æ ‡å¿—å’Œæ§åˆ¶æ€»çº¿ä¿¡å·)
2. In the case of the flags and control bus signals, each individual bit typically has some meaning(åœ¨æ ‡è®°å’Œæ§åˆ¶æ€»çº¿ä¿¡å·çš„æƒ…å†µä¸‹ï¼Œæ¯ä¸ªå•ç‹¬çš„ä½é€šå¸¸å…·æœ‰ä¸€äº›å«ä¹‰)
3. The other two inputs, IR and clock, are not directly useful to the control unit å¦å¤–ä¸¤ä¸ªè¾“å…¥(çº¢å¤–å’Œæ—¶é’Ÿ)å¯¹æ§åˆ¶å•å…ƒæ²¡æœ‰ç›´æ¥ä½œç”¨

### 3.5.2. Control unit inputs: IR æ§åˆ¶å•å…ƒçš„è¾“å…¥:IR(instruction register)
1. To simplify the control unit logic, there should be a unique logic input for each opcode ä¸ºäº†ç®€åŒ–æ§åˆ¶å•å…ƒé€»è¾‘ï¼Œæ¯ä¸ªæ“ä½œç åº”æœ‰ä¸€ä¸ªå”¯ä¸€çš„é€»è¾‘è¾“å…¥
2. A decoder with n binary inputs has 2<sup>ğ‘›</sup> binary outputs ä¸€ä¸ªnä¸ªäºŒè¿›åˆ¶è¾“å…¥çš„è§£ç å™¨æœ‰2ä¸ªäºŒè¿›åˆ¶è¾“å‡º
3. The decoder for a control unit is more complex to account for variable-length opcodes å¯¹äºå¯å˜é•¿åº¦çš„æ“ä½œç ï¼Œæ§åˆ¶å•å…ƒçš„è§£ç å™¨æ›´ä¸ºå¤æ‚
4. è¾“å…¥ä¸ºI1 - I4,è¾“å‡ºä¸ºO1 - O16ï¼Œè§‚å¯Ÿå…¶å½¢å¼

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/29.png)

### 3.5.3. Control unit inputs: clock æ§åˆ¶å•å…ƒçš„è¾“å…¥:æ—¶é’Ÿ
1. The period of the clock pulses must be long enough to allow the propagation of signals along data paths and through processor circuitry æ—¶é’Ÿè„‰å†²çš„å‘¨æœŸå¿…é¡»è¶³å¤Ÿé•¿ï¼Œä»¥å…è®¸ä¿¡å·æ²¿æ•°æ®è·¯å¾„å’Œé€šè¿‡å¤„ç†å™¨ç”µè·¯ä¼ æ’­
2. Control unit emits different control signals at different time units within a single instruction cycle æ§åˆ¶å•å…ƒåœ¨ä¸€ä¸ªæŒ‡ä»¤å‘¨æœŸå†…ä»¥ä¸åŒçš„æ—¶é—´å•ä½å‘å‡ºä¸åŒçš„æ§åˆ¶ä¿¡å·
3. Use a counter as input to control unit, and control unit must feed back to the counter to reinitialize it ä½¿ç”¨è®¡æ•°å™¨ä½œä¸ºæ§åˆ¶å•å…ƒçš„è¾“å…¥ï¼Œæ§åˆ¶å•å…ƒå¿…é¡»åé¦ˆç»™è®¡æ•°å™¨ä»¥é‡æ–°åˆå§‹åŒ–å®ƒ

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/14.png)

4. ä¾‹å­åœ¨æ—¶é’Ÿå‘¨æœŸä¸­ï¼Œåœ¨Fetchã€Indirectã€Executeå‘¨æœŸä¸­çš„T2æ—¶åˆ»éœ€è¦æ‰“å¼€C5é—¨ï¼Œæ‰€ä»¥æˆ‘ä»¬ä½¿ç”¨PQæ¥æ ‡è¯†å…·ä½“æ˜¯ä»€ä¹ˆå‘¨æœŸ
    + å¯ä»¥æŒ‰ç…§çœŸå€¼è¡¨è¿›è¡Œåˆ¤æ–­å’Œè§£ç ã€‚

### 3.5.4. Control unit logic æ§åˆ¶å•å…ƒé€»è¾‘
1. What must be done is, for each control signal, to derive a Boolean expression of that signal as a function of the inputs å¿…é¡»åšçš„æ˜¯ï¼Œå¯¹äºæ¯ä¸ªæ§åˆ¶ä¿¡å·ï¼Œå¯¼å‡ºè¯¥ä¿¡å·çš„å¸ƒå°”è¡¨è¾¾å¼ä½œä¸ºè¾“å…¥å‡½æ•°
2. Define two new control signals P and Q å®šä¹‰ä¸¤ä¸ªæ–°çš„æ§åˆ¶ä¿¡å·På’ŒQ
    1. PQ = 11  Interrupt Cycle ä¸­æ–­å‘¨æœŸ
    2. PQ = 10  Execute Cycle æ‰§è¡Œå‘¨æœŸ
    3. PQ = 01  Indirect Cycle é—´å€å‘¨æœŸ
    4. PQ = 00  Fetch Cycle å–æŒ‡å‘¨æœŸ
3.  Example
    1. C5: cause data to be read from the external data bus into MBR ä½¿æ•°æ®ä»å¤–éƒ¨æ•°æ®æ€»çº¿è¯»å…¥MBR
    2. C5 is asserted during the second time unit of both fetch and indirect cycles![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/15.png) C5åœ¨fetchå’Œé—´æ¥å¾ªç¯çš„ç¬¬äºŒä¸ªæ—¶é—´å•ä½å†…è¢«æ‰“å¼€
    3. C5 is also needed during the execute cycle![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/16.png) åœ¨æ‰§è¡Œå‘¨æœŸä¸­è¿˜éœ€è¦C5
4. ä¸æ˜¯æ‰€æœ‰çš„æŒ‡ä»¤éƒ½ä¼šå»å–æ“ä½œæ•°ï¼Œè€Œæ˜¯éƒ¨åˆ†æŒ‡ä»¤ä¼šå»å–æ“ä½œæ•°
    + æŠŠè¿™äº›æ‰€æœ‰çš„æ“ä½œè®¾è®¡æˆä¸ºä¸€ä¸ªç¡¬ä»¶ï¼Œè€Œä¸æ˜¯è½¯ä»¶
    + æ¯ä¸€ä¸ªCæœ‰ç€ä¸€ä¸ªå›ºå®šçš„å…¬å¼ã€‚

## 3.6. Microprogramming Language å¾®ç¼–ç¨‹
1.  Microinstruction: Each line describes a set of microoperations occurring at one time å¾®æŒ‡ä»¤ï¼šæ¯è¡Œæè¿°ä¸€æ¬¡å‘ç”Ÿçš„ä¸€ç»„å¾®æ“ä½œ
2. Microprogram / firmware: A sequence of instructions å¾®ç¨‹åº/**å›ºä»¶**ï¼šæŒ‡ä»¤åºåˆ—
3. Microprogram is midway between hardware and software å¾®ç¨‹åºä»‹äºç¡¬ä»¶å’Œè½¯ä»¶ä¹‹é—´
    + It is easier to design in firmware than hardware, but it is more difficult to write a firmware program than a software program å›ºä»¶è®¾è®¡æ¯”ç¡¬ä»¶å®¹æ˜“ï¼Œä½†ç¼–å†™å›ºä»¶ç¨‹åºæ¯”ç¼–å†™è½¯ä»¶ç¨‹åºå›°éš¾
4. æ€æƒ³:è®°ä½å®Œæˆä¸€ä»¶äº‹æƒ…ï¼Œæˆ‘è‡ªå·±éœ€è¦è®°ä½çš„æ§åˆ¶ä¿¡å·ï¼Œç„¶åå‘å¤–ä¸æ–­çš„è¿›è¡Œè¾“å‡ºã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/17.png)

### 3.6.1. Basic Idea åŸºæœ¬æ€æƒ³
1. Consider that for each micro-operation, all that the control unit is allowed to do is generate a set of control signals, to control each control line emanating from the control unit is either on or off è€ƒè™‘åˆ°å¯¹äºæ¯ä¸ªå¾®æ“ä½œï¼Œæ§åˆ¶å•å…ƒåªå…è®¸ç”Ÿæˆä¸€ç»„æ§åˆ¶ä¿¡å·ï¼Œä»¥æ§åˆ¶ä»æ§åˆ¶å•å…ƒå‘å‡ºçš„æ¯æ¡æ§åˆ¶çº¿æ˜¯å¼€è¿˜æ˜¯å…³
2. Each control line is represented by a binary digit æ¯ä¸ªæ§åˆ¶çº¿éƒ½ç”¨**äºŒè¿›åˆ¶æ•°å­—**è¡¨ç¤º
3. A control word is constructed in which each bit represents one control line æ„é€ ä¸€ä¸ªæ§åˆ¶å­—ï¼Œå…¶ä¸­æ¯ä¸€ä½è¡¨ç¤ºä¸€æ¡æ§åˆ¶çº¿
4. Each micro-operation would be represented by a different pattern of 1s and 0s in the control word æ¯ä¸ªå¾®æ“ä½œåœ¨æ§åˆ¶å­—ä¸­ç”¨ä¸åŒçš„1å’Œ0è¡¨ç¤º

5. The sequence of micro-operations is represented by stringing together a sequence of control words å¾®æ“ä½œçš„é¡ºåºé€šè¿‡å°†ä¸€ç³»åˆ—æ§åˆ¶å­—ä¸²åœ¨ä¸€èµ·æ¥è¡¨ç¤º
    + ä¸¤ä¸ªæ“ä½œä¹‹é—´åŒæ—¶è‚¯å®šä¸ä¼šå½±å“ï¼Œæ‰€ä»¥åªè¦åŒæ—¶è¿›è¡Œæ“ä½œå°±è¡Œã€‚
6. For the sequence of micro-operations is not fixed, control words is put in a memory, with each word having a unique address ç”±äºå¾®æ“ä½œçš„é¡ºåºä¸æ˜¯å›ºå®šçš„ï¼Œæ§åˆ¶å­—è¢«æ”¾å…¥å­˜å‚¨å™¨ä¸­ï¼Œæ¯ä¸ªå­—éƒ½æœ‰ä¸€ä¸ªå”¯ä¸€çš„åœ°å€
    1. Add an address field to each control word, indicating the location of next control word to be executed if a certain condition is true å‘æ¯ä¸ªæ§åˆ¶å­—æ·»åŠ ä¸€ä¸ªåœ°å€å­—æ®µï¼ŒæŒ‡ç¤ºåœ¨æŸä¸ªæ¡ä»¶ä¸ºçœŸæ—¶è¦æ‰§è¡Œçš„ä¸‹ä¸€ä¸ªæ§åˆ¶å­—çš„ä½ç½®
    2. Add a few bits to specify  the condition æ·»åŠ ä¸€äº›ä½ä»¥æŒ‡å®šæ¡ä»¶

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/18.png)

### 3.6.2. Microinstruction Interpretation å¾®æ“ä½œ ä¸­æ–­
1. To execute this microinstruction, turn on all the control lines indicated by a 1 bit; leave off all control lines indicated by a 0 bit è¦æ‰§è¡Œæ­¤å¾®æŒ‡ä»¤ï¼Œè¯·æ‰“å¼€ç”±1ä½æŒ‡ç¤ºçš„æ‰€æœ‰æ§åˆ¶è¡Œï¼›å…³é—­ç”±0ä½æŒ‡ç¤ºçš„æ‰€æœ‰æ§åˆ¶è¡Œ
2. If the condition indicated by the condition bits is false, execute the next microinstruction in sequence å¦‚æœæ¡ä»¶ä½æŒ‡ç¤ºçš„æ¡ä»¶ä¸ºfalseï¼Œåˆ™æŒ‰é¡ºåºæ‰§è¡Œä¸‹ä¸€æ¡å¾®æŒ‡ä»¤
3. If the condition indicated by the condition bits is true, the next microinstruction to be executed is indicated in the address field å¦‚æœæ¡ä»¶ä½æŒ‡ç¤ºçš„æ¡ä»¶ä¸ºçœŸï¼Œåˆ™åœ¨åœ°å€å­—æ®µä¸­æŒ‡ç¤ºè¦æ‰§è¡Œçš„ä¸‹ä¸€æ¡å¾®æŒ‡ä»¤

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/19.png)

4. å³å°†è·³è½¬çš„çŠ¶æ€ä¼šè¢«æå‰åœ¨ä¸‹é¢å†™å¥½ã€‚
    + ç„¶åç›´æ¥æ‰§è¡Œï¼Œé¦–å…ˆåˆ¤æ–­æ˜¯é‚£ç§æ“ä½œç ï¼Œç„¶åè·³åˆ°å¯¹åº”çš„æ“ä½œç ï¼Œè¿›è¡Œè·³è½¬ï¼Œè·³è½¬åå¤„ç†å½“å‰æ¡ä»¶ä¸‹çš„æ“ä½œç ã€‚
    + ä¸æ€•æˆ‘åšä¸å®Œï¼Œåªè¦æˆ‘èƒ½å¤Ÿè®°å½•å®Œæ•´å°±è¡Œï¼Œå­˜å‚¨åˆ°Control memoryä¸­ï¼Œæ¯æ¬¡å°±æ‹·è´åˆ°Control buffer registerä¸­å»

### 3.6.3. Microprogrammed Control Unit å¾®ç¼–ç¨‹ æ§åˆ¶å•å…ƒ
1. Control memory: Store microinstructions æ§åˆ¶å­˜å‚¨å™¨ï¼šå­˜å‚¨å¾®æŒ‡ä»¤
2. Control address register: Contain the address of the next microinstruction to be read æ§åˆ¶åœ°å€å¯„å­˜å™¨ï¼šåŒ…å«è¦è¯»å–çš„ä¸‹ä¸€æ¡å¾®æŒ‡ä»¤çš„åœ°å€
3. Sequencing unit: Load the control address register and issue a read command æ’åºå•å…ƒï¼šåŠ è½½æ§åˆ¶åœ°å€å¯„å­˜å™¨å¹¶å‘å‡ºè¯»å–å‘½ä»¤

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/20.png)

4. When a microinstruction is read from the control memory, it is transferred to a  control buffer register å½“ä»æ§åˆ¶å­˜å‚¨å™¨è¯»å–å¾®æŒ‡ä»¤æ—¶ï¼Œå®ƒè¢«ä¼ é€åˆ°æ§åˆ¶ç¼“å†²å¯„å­˜å™¨
5. The left-hand portion of that register connects to the control lines emanating from the control unit è¯¥å¯„å­˜å™¨çš„å·¦ä¾§éƒ¨åˆ†è¿æ¥åˆ°ä»æ§åˆ¶å•å…ƒå‘å‡ºçš„æ§åˆ¶çº¿
6. Reading a microinstruction from the control memory is the same as executing that microinstruction ä»æ§åˆ¶å­˜å‚¨å™¨ä¸­è¯»å–å¾®æŒ‡ä»¤ä¸æ‰§è¡Œè¯¥å¾®æŒ‡ä»¤ç›¸åŒ

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/21.png)

7. Sequencing logic unit issues a READ command to the control memory é¡ºåºé€»è¾‘å•å…ƒå‘æ§åˆ¶å­˜å‚¨å™¨å‘å‡ºè¯»å–å‘½ä»¤
    + æ ‡å¿—ä½å’Œæ—¶é’Ÿæ§åˆ¶å’Œå½±å“æŒ‡ä»¤çš„è¿è¡Œ
8. The word whose address is specified in control address register is read into control buffer register åœ¨æ§åˆ¶åœ°å€å¯„å­˜å™¨ä¸­æŒ‡å®šåœ°å€çš„å­—è¢«è¯»å…¥æ§åˆ¶ç¼“å†²å¯„å­˜å™¨
9. The content of control buffer register generates control signals and next-address information for sequencing logic unit æ§åˆ¶ç¼“å†²å¯„å­˜å™¨çš„å†…å®¹ä¸ºæ—¶åºé€»è¾‘å•å…ƒç”Ÿæˆæ§åˆ¶ä¿¡å·å’Œä¸‹ä¸€åœ°å€ä¿¡æ¯
10. The sequencing logic unit loads a new address into control address register based on the next address information from control buffer register and ALU flags æ’åºé€»è¾‘å•å…ƒæ ¹æ®æ¥è‡ªæ§åˆ¶ç¼“å†²å¯„å­˜å™¨çš„ä¸‹ä¸€ä¸ªåœ°å€ä¿¡æ¯å’ŒALUæ ‡å¿—å°†æ–°åœ°å€åŠ è½½åˆ°æ§åˆ¶åœ°å€å¯„å­˜å™¨ä¸­
    + decoderå°±æ˜¯é€šè¿‡ç¼–ç å’Œè§£ç æ¥å®Œæˆå¯¹äºæŒ‡ä»¤é•¿åº¦ï¼ŒåŒæ—¶è¿˜æœ‰IRè¿›è¡Œè§£ç 

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/22.png)

11. Three choices of the last step: æœ€åä¸€æ­¥æœ‰ä¸‰ç§é€‰æ‹©ï¼š
    1. Get the next instruction: Add 1 to the control address register è·å–ä¸‹ä¸€æ¡æŒ‡ä»¤ï¼šå°†1æ·»åŠ åˆ°æ§åˆ¶åœ°å€å¯„å­˜å™¨ï¼Œä»¥ä¾¿äºå–å¾—ä¸‹ä¸€æ¡æŒ‡ä»¤
    2. Jump to a new routine based on a jump microinstruction: Load the address field of the control buffer register into the control address register åŸºäºè·³è½¬å¾®æŒ‡ä»¤è·³è½¬åˆ°æ–°ä¾‹ç¨‹ï¼šå°†æ§åˆ¶ç¼“å†²å¯„å­˜å™¨çš„åœ°å€å­—æ®µåŠ è½½åˆ°æ§åˆ¶åœ°å€å¯„å­˜å™¨ä¸­
    3. Jump to a machine instruction routine: Load the control address register based on the opcode in the IR è·³è½¬åˆ°æœºå™¨æŒ‡ä»¤ä¾‹ç¨‹ï¼šæ ¹æ®IRä¸­çš„æ“ä½œç åŠ è½½æ§åˆ¶åœ°å€å¯„å­˜å™¨

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/23.png)

12. Upper decoder: translate the opcode of IR into a control memory address ä¸Šè§£ç å™¨ï¼šå°†IRè½¬æ¢æˆæ§åˆ¶å­˜å‚¨å™¨åœ°å€
13. Lower decoder: not used for horizontal microinstructions but is used for  vertical microinstructions ä¸‹è§£ç å™¨ï¼šä¸ç”¨äºæ°´å¹³å¾®æŒ‡ä»¤ï¼Œä½†ç”¨äºå‚ç›´å¾®æŒ‡ä»¤

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/24.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/25.png)

### 3.6.4. Adventages and Disadventages å’Œç¡¬è¿çº¿æ¯”è¾ƒ
1. Advantages ä¼˜ç‚¹
    1. Simplify the design of the control unit ç®€åŒ–æ§åˆ¶å•å…ƒçš„è®¾è®¡
    2. It is both cheaper and less error prone to implement å®ƒæ—¢ä¾¿å®œåˆä¸æ˜“å‡ºé”™
2. Disadvantages ç¼ºç‚¹
    1. somewhat slower than a hardwired unit of comparable technology æ¯”åŒç±»æŠ€æœ¯çš„ç¡¬æ¥çº¿å•å…ƒç¨æ…¢

## 3.7. Task of Microprogrammed Control Unit å¾®ç¼–ç¨‹æ§åˆ¶å•å…ƒçš„ä»»åŠ¡
1. Microinstruction sequencing: Get the next microinstruction from the control memory å¾®æŒ‡ä»¤æ’åºï¼šä»æ§åˆ¶å­˜å‚¨å™¨ä¸­è·å–ä¸‹ä¸€ä¸ªå¾®æŒ‡ä»¤
2. Microinstruction execution: Generate the control signals needed to execute the microinstruction å¾®æŒ‡ä»¤æ‰§è¡Œï¼šç”Ÿæˆæ‰§è¡Œå¾®æŒ‡ä»¤æ‰€éœ€çš„æ§åˆ¶ä¿¡å·
3. å¾®æŒ‡ä»¤:æ§åˆ¶å­— + æ¡ä»¶ + ç«‹å³æ•°
    + å°†å¾®æŒ‡ä»¤æ’å…¥åˆ°å¾®æŒ‡ä»¤å¯„å­˜å™¨ä¸­
4. è·³è½¬æ–¹å¼:
    1. æ ¹æ®æ“ä½œç æ¥ç¡®å®šå¦‚ä½•è¿›è¡Œè·³è½¬
    2. æ ¹æ®å¾®æŒ‡ä»¤åé¢çš„æ•°æ¥è¿›è¡Œè·³è½¬
    3. æ ¹æ®æ¡ä»¶è¿›è¡Œè·³è½¬(å­˜ç–‘)

## 3.8. Microinstruction Sequencing æœªè®²
1. Design considerations è®¾è®¡æ³¨æ„äº‹é¡¹
    1. Size of microinstruction: minimizing the size of the control memory reduces the cost of that component å¾®å‹æŒ‡ä»¤å¤§å°ï¼šæœ€å°åŒ–æ§åˆ¶å­˜å‚¨å™¨å¤§å°é™ä½äº†è¯¥ç»„ä»¶çš„æˆæœ¬
2. Sequencing technique æµ‹åºæŠ€æœ¯
    1. Based on the current microinstruction, condition flags, and the contents of the instruction register, a control memory address must be generated for the next microinstruction åŸºäºå½“å‰å¾®æŒ‡ä»¤ã€æ¡ä»¶æ ‡å¿—å’ŒæŒ‡ä»¤å¯„å­˜å™¨çš„å†…å®¹ï¼Œå¿…é¡»ä¸ºä¸‹ä¸€ä¸ªå¾®æŒ‡ä»¤ç”Ÿæˆä¸€ä¸ªæ§åˆ¶å†…å­˜åœ°å€

## 3.9. Category ç±»åˆ«
1.  Two address fields ä¸¤ä¸ªåœ°å€å­—æ®µ
    1. Provide two address fields in each microinstruction åœ¨æ¯ä¸ªå¾®æŒ‡ä»¤ä¸­æä¾›ä¸¤ä¸ªåœ°å€å­—æ®µ
    2. Based on an address-selection input, the multiplexer transmits either the opcode or one of the two addresses to the control address register åŸºäºåœ°å€é€‰æ‹©è¾“å…¥ï¼Œå¤šè·¯å¤ç”¨å™¨å°†æ“ä½œç æˆ–ä¸¤ä¸ªåœ°å€ä¸­çš„ä¸€ä¸ªå‘é€åˆ°æ§åˆ¶åœ°å€å¯„å­˜å™¨

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/26.png)

2. Single address field å•ä¸€åœ°å€å­—æ®µ
    + The address-selection signals determine which option is selected åœ°å€é€‰æ‹©ä¿¡å·å†³å®šé€‰æ‹©å“ªä¸ªé€‰é¡¹

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/27.png)

3. Variable format å˜é‡æ ¼å¼
    + Provide two entirely different microinstruction formats, and use one bit to designate which format is being used æä¾›ä¸¤ç§å®Œå…¨ä¸åŒçš„å¾®æŒ‡ä»¤æ ¼å¼ï¼Œå¹¶ä½¿ç”¨ä¸€ä½æŒ‡å®šä½¿ç”¨å“ªç§æ ¼å¼

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt16/28.png)

## 3.10. Address generation
1. Explicit æ˜ç¡®çš„
    1. Two-field ä¸¤ä¸ªé¢†åŸŸ
    2. Unconditional branch æ— æ¡ä»¶è½¬ç§»
    3. Conditional branch æœ‰æ¡ä»¶è½¬ç§»
2. Implicit å†…å«çš„
    1. Mapping æ˜ å°„
    2. Addition è¡¥å……
    3. Residual control å‰©ä½™æ§åˆ¶

# 4. Microinstruction Execution
1. The effect of the execution of a microinstruction is to generate control signals å¾®æŒ‡ä»¤æ‰§è¡Œçš„æ•ˆæœæ˜¯äº§ç”Ÿæ§åˆ¶ä¿¡å·
    1. Some of these signals control points internal to the processor å…¶ä¸­ä¸€äº›ä¿¡å·æ§åˆ¶ç‚¹ä½äºå¤„ç†å™¨å†…éƒ¨
    2. The remaining signals go to the external control bus or other external interface å…¶ä½™ä¿¡å·è¿›å…¥å¤–éƒ¨æ§åˆ¶æ€»çº¿æˆ–å…¶ä»–å¤–éƒ¨æ¥å£
2. As an incidental function, the address of the next microinstruction is determined ä½œä¸ºé™„å¸¦åŠŸèƒ½ï¼Œä¸‹ä¸€æ¡å¾®æŒ‡ä»¤çš„åœ°å€è¢«ç¡®å®š
