{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:57:55 2019 " "Info: Processing started: Thu May 09 12:57:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Registrador:inst\|Saida\[3\] register Registrador:inst12\|Saida\[31\] 146.54 MHz 6.824 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 146.54 MHz between source register \"Registrador:inst\|Saida\[3\]\" and destination register \"Registrador:inst12\|Saida\[31\]\" (period= 6.824 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.628 ns + Longest register register " "Info: + Longest register to register delay is 6.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst\|Saida\[3\] 1 REG LCFF_X25_Y15_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y15_N9; Fanout = 9; REG Node = 'Registrador:inst\|Saida\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:inst|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 0.481 ns MuxUlaSourceA:inst9\|Mux3~0 2 COMB LCCOMB_X25_Y15_N12 2 " "Info: 2: + IC(0.253 ns) + CELL(0.228 ns) = 0.481 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 2; COMB Node = 'MuxUlaSourceA:inst9\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { Registrador:inst|Saida[3] MuxUlaSourceA:inst9|Mux3~0 } "NODE_NAME" } } { "MUXUlaSourceA.v" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.378 ns) 1.400 ns Ula32:inst11\|carry_temp\[3\]~51 3 COMB LCCOMB_X22_Y15_N12 3 " "Info: 3: + IC(0.541 ns) + CELL(0.378 ns) = 1.400 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[3\]~51'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.919 ns" { MuxUlaSourceA:inst9|Mux3~0 Ula32:inst11|carry_temp[3]~51 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 1.823 ns Ula32:inst11\|carry_temp\[5\]~47 4 COMB LCCOMB_X22_Y15_N24 3 " "Info: 4: + IC(0.370 ns) + CELL(0.053 ns) = 1.823 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[5\]~47'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:inst11|carry_temp[3]~51 Ula32:inst11|carry_temp[5]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.053 ns) 2.184 ns Ula32:inst11\|carry_temp\[7\]~43 5 COMB LCCOMB_X22_Y15_N20 3 " "Info: 5: + IC(0.308 ns) + CELL(0.053 ns) = 2.184 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[7\]~43'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.361 ns" { Ula32:inst11|carry_temp[5]~47 Ula32:inst11|carry_temp[7]~43 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 2.442 ns Ula32:inst11\|carry_temp\[9\]~39 6 COMB LCCOMB_X22_Y15_N16 3 " "Info: 6: + IC(0.205 ns) + CELL(0.053 ns) = 2.442 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[9\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.258 ns" { Ula32:inst11|carry_temp[7]~43 Ula32:inst11|carry_temp[9]~39 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.053 ns) 2.807 ns Ula32:inst11\|carry_temp\[11\]~35 7 COMB LCCOMB_X21_Y15_N8 3 " "Info: 7: + IC(0.312 ns) + CELL(0.053 ns) = 2.807 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[11\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.365 ns" { Ula32:inst11|carry_temp[9]~39 Ula32:inst11|carry_temp[11]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.053 ns) 3.427 ns Ula32:inst11\|carry_temp\[13\]~31 8 COMB LCCOMB_X21_Y17_N24 3 " "Info: 8: + IC(0.567 ns) + CELL(0.053 ns) = 3.427 ns; Loc. = LCCOMB_X21_Y17_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[13\]~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.620 ns" { Ula32:inst11|carry_temp[11]~35 Ula32:inst11|carry_temp[13]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.053 ns) 3.784 ns Ula32:inst11\|carry_temp\[15\]~27 9 COMB LCCOMB_X21_Y17_N4 3 " "Info: 9: + IC(0.304 ns) + CELL(0.053 ns) = 3.784 ns; Loc. = LCCOMB_X21_Y17_N4; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[15\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.357 ns" { Ula32:inst11|carry_temp[13]~31 Ula32:inst11|carry_temp[15]~27 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 4.047 ns Ula32:inst11\|carry_temp\[17\]~23 10 COMB LCCOMB_X21_Y17_N16 3 " "Info: 10: + IC(0.210 ns) + CELL(0.053 ns) = 4.047 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[17\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst11|carry_temp[15]~27 Ula32:inst11|carry_temp[17]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 4.333 ns Ula32:inst11\|carry_temp\[19\]~19 11 COMB LCCOMB_X21_Y17_N12 3 " "Info: 11: + IC(0.233 ns) + CELL(0.053 ns) = 4.333 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[19\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.286 ns" { Ula32:inst11|carry_temp[17]~23 Ula32:inst11|carry_temp[19]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 4.760 ns Ula32:inst11\|carry_temp\[21\]~15 12 COMB LCCOMB_X21_Y17_N8 3 " "Info: 12: + IC(0.374 ns) + CELL(0.053 ns) = 4.760 ns; Loc. = LCCOMB_X21_Y17_N8; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[21\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:inst11|carry_temp[19]~19 Ula32:inst11|carry_temp[21]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.053 ns) 5.304 ns Ula32:inst11\|carry_temp\[23\]~11 13 COMB LCCOMB_X22_Y17_N24 3 " "Info: 13: + IC(0.491 ns) + CELL(0.053 ns) = 5.304 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[23\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:inst11|carry_temp[21]~15 Ula32:inst11|carry_temp[23]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 5.670 ns Ula32:inst11\|carry_temp\[25\]~7 14 COMB LCCOMB_X22_Y17_N20 3 " "Info: 14: + IC(0.313 ns) + CELL(0.053 ns) = 5.670 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[25\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:inst11|carry_temp[23]~11 Ula32:inst11|carry_temp[25]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.938 ns Ula32:inst11\|carry_temp\[27\]~3 15 COMB LCCOMB_X22_Y17_N16 3 " "Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 5.938 ns; Loc. = LCCOMB_X22_Y17_N16; Fanout = 3; COMB Node = 'Ula32:inst11\|carry_temp\[27\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:inst11|carry_temp[25]~7 Ula32:inst11|carry_temp[27]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 6.210 ns Ula32:inst11\|carry_temp\[29\]~1 16 COMB LCCOMB_X22_Y17_N14 2 " "Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 6.210 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'Ula32:inst11\|carry_temp\[29\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:inst11|carry_temp[27]~3 Ula32:inst11|carry_temp[29]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 6.473 ns Ula32:inst11\|soma_temp\[31\] 17 COMB LCCOMB_X22_Y17_N0 1 " "Info: 17: + IC(0.210 ns) + CELL(0.053 ns) = 6.473 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 1; COMB Node = 'Ula32:inst11\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:inst11|carry_temp[29]~1 Ula32:inst11|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.628 ns Registrador:inst12\|Saida\[31\] 18 REG LCFF_X22_Y17_N1 33 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 6.628 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 33; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:inst11|soma_temp[31] Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.503 ns ( 22.68 % ) " "Info: Total cell delay = 1.503 ns ( 22.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 77.32 % ) " "Info: Total interconnect delay = 5.125 ns ( 77.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.628 ns" { Registrador:inst|Saida[3] MuxUlaSourceA:inst9|Mux3~0 Ula32:inst11|carry_temp[3]~51 Ula32:inst11|carry_temp[5]~47 Ula32:inst11|carry_temp[7]~43 Ula32:inst11|carry_temp[9]~39 Ula32:inst11|carry_temp[11]~35 Ula32:inst11|carry_temp[13]~31 Ula32:inst11|carry_temp[15]~27 Ula32:inst11|carry_temp[17]~23 Ula32:inst11|carry_temp[19]~19 Ula32:inst11|carry_temp[21]~15 Ula32:inst11|carry_temp[23]~11 Ula32:inst11|carry_temp[25]~7 Ula32:inst11|carry_temp[27]~3 Ula32:inst11|carry_temp[29]~1 Ula32:inst11|soma_temp[31] Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.628 ns" { Registrador:inst|Saida[3] {} MuxUlaSourceA:inst9|Mux3~0 {} Ula32:inst11|carry_temp[3]~51 {} Ula32:inst11|carry_temp[5]~47 {} Ula32:inst11|carry_temp[7]~43 {} Ula32:inst11|carry_temp[9]~39 {} Ula32:inst11|carry_temp[11]~35 {} Ula32:inst11|carry_temp[13]~31 {} Ula32:inst11|carry_temp[15]~27 {} Ula32:inst11|carry_temp[17]~23 {} Ula32:inst11|carry_temp[19]~19 {} Ula32:inst11|carry_temp[21]~15 {} Ula32:inst11|carry_temp[23]~11 {} Ula32:inst11|carry_temp[25]~7 {} Ula32:inst11|carry_temp[27]~3 {} Ula32:inst11|carry_temp[29]~1 {} Ula32:inst11|soma_temp[31] {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.253ns 0.541ns 0.370ns 0.308ns 0.205ns 0.312ns 0.567ns 0.304ns 0.210ns 0.233ns 0.374ns 0.491ns 0.313ns 0.215ns 0.219ns 0.210ns 0.000ns } { 0.000ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1307 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1307; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Registrador:inst12\|Saida\[31\] 3 REG LCFF_X22_Y17_N1 33 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 33; REG Node = 'Registrador:inst12\|Saida\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1307 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1307; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Registrador:inst\|Saida\[3\] 3 REG LCFF_X25_Y15_N9 9 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X25_Y15_N9; Fanout = 9; REG Node = 'Registrador:inst\|Saida\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl Registrador:inst|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl Registrador:inst|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl Registrador:inst|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.628 ns" { Registrador:inst|Saida[3] MuxUlaSourceA:inst9|Mux3~0 Ula32:inst11|carry_temp[3]~51 Ula32:inst11|carry_temp[5]~47 Ula32:inst11|carry_temp[7]~43 Ula32:inst11|carry_temp[9]~39 Ula32:inst11|carry_temp[11]~35 Ula32:inst11|carry_temp[13]~31 Ula32:inst11|carry_temp[15]~27 Ula32:inst11|carry_temp[17]~23 Ula32:inst11|carry_temp[19]~19 Ula32:inst11|carry_temp[21]~15 Ula32:inst11|carry_temp[23]~11 Ula32:inst11|carry_temp[25]~7 Ula32:inst11|carry_temp[27]~3 Ula32:inst11|carry_temp[29]~1 Ula32:inst11|soma_temp[31] Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.628 ns" { Registrador:inst|Saida[3] {} MuxUlaSourceA:inst9|Mux3~0 {} Ula32:inst11|carry_temp[3]~51 {} Ula32:inst11|carry_temp[5]~47 {} Ula32:inst11|carry_temp[7]~43 {} Ula32:inst11|carry_temp[9]~39 {} Ula32:inst11|carry_temp[11]~35 {} Ula32:inst11|carry_temp[13]~31 {} Ula32:inst11|carry_temp[15]~27 {} Ula32:inst11|carry_temp[17]~23 {} Ula32:inst11|carry_temp[19]~19 {} Ula32:inst11|carry_temp[21]~15 {} Ula32:inst11|carry_temp[23]~11 {} Ula32:inst11|carry_temp[25]~7 {} Ula32:inst11|carry_temp[27]~3 {} Ula32:inst11|carry_temp[29]~1 {} Ula32:inst11|soma_temp[31] {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.253ns 0.541ns 0.370ns 0.308ns 0.205ns 0.312ns 0.567ns 0.304ns 0.210ns 0.233ns 0.374ns 0.491ns 0.313ns 0.215ns 0.219ns 0.210ns 0.000ns } { 0.000ns 0.228ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl Registrador:inst12|Saida[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst12|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl Registrador:inst|Saida[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK PC\[1\] Registrador:inst\|Saida\[1\] 7.003 ns register " "Info: tco from clock \"CLK\" to destination pin \"PC\[1\]\" through register \"Registrador:inst\|Saida\[1\]\" is 7.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 1307 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1307; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 680 208 376 696 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns Registrador:inst\|Saida\[1\] 3 REG LCFF_X22_Y15_N3 11 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N3; Fanout = 11; REG Node = 'Registrador:inst\|Saida\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.431 ns + Longest register pin " "Info: + Longest register to pin delay is 4.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:inst\|Saida\[1\] 1 REG LCFF_X22_Y15_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N3; Fanout = 11; REG Node = 'Registrador:inst\|Saida\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:inst|Saida[1] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/wfmf/Desktop/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(2.144 ns) 4.431 ns PC\[1\] 2 PIN PIN_P20 0 " "Info: 2: + IC(2.287 ns) + CELL(2.144 ns) = 4.431 ns; Loc. = PIN_P20; Fanout = 0; PIN Node = 'PC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.431 ns" { Registrador:inst|Saida[1] PC[1] } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/wfmf/Desktop/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 48.39 % ) " "Info: Total cell delay = 2.144 ns ( 48.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 51.61 % ) " "Info: Total interconnect delay = 2.287 ns ( 51.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.431 ns" { Registrador:inst|Saida[1] PC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.431 ns" { Registrador:inst|Saida[1] {} PC[1] {} } { 0.000ns 2.287ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { CLK CLK~clkctrl Registrador:inst|Saida[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Registrador:inst|Saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.431 ns" { Registrador:inst|Saida[1] PC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.431 ns" { Registrador:inst|Saida[1] {} PC[1] {} } { 0.000ns 2.287ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4395 " "Info: Peak virtual memory: 4395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 12:57:55 2019 " "Info: Processing ended: Thu May 09 12:57:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
