NDFramePage.OnPageTitleLoaded("File:mvau.sv","mvau.sv");NDSummary.OnSummaryLoaded("File:mvau.sv",[["SystemVerilog","SystemVerilog"]],[["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Parameters","Parameter"],["Signals","Signal"]],[[413,0,1,"Module","Module"],[414,0,2,"<span class=\"Qualifier\">MVAU Top Level (mvau.</span>&#8203;sv)","MVAU_Top_Level"],[415,0,1,"Parameters","Parameters"],[416,0,3,"WMEM_ADDR_BW","WMEM_ADDR_BW"],[417,0,3,"SF","SF"],[418,0,3,"NF","NF"],[419,0,1,"Signals","Signals"],[420,0,4,"in_v_reg","in_v_reg"],[421,0,4,"in_reg","in_reg"],[422,0,4,"wmem_out","wmem_out"],[423,0,4,"out_stream","out_stream"],[424,0,4,"out_stream_valid","out_stream_valid"],[425,0,4,"wmem_addr","wmem_addr"],[426,0,4,"wmem_wready","wmem_wready"],[427,0,4,"wmem_valid","wmem_valid"],[428,0,1,"Sequential Always Blocks","Sequential_Always_Blocks"],[429,0,0,"OUT_STREAM_V_HOLD","OUT_STREAM_V_HOLD"],[430,0,0,"OUT_STREAM_HOLD","OUT_STREAM_HOLD"],[431,0,0,"OUT_REG","OUT_REG"],[432,0,0,"OUT_V_REG","OUT_V_REG"]]);