<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-06-17T01:58:58Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>IObundle/iob-eth</title>
    <updated>2022-06-17T01:58:58Z</updated>
    <id>tag:github.com,2022-06-17:/IObundle/iob-eth</id>
    <link href="https://github.com/IObundle/iob-eth" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Basic Verilog Ethernet core and C driver functions&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>T-head-Semi/wujian100_open</title>
    <updated>2022-06-17T01:58:58Z</updated>
    <id>tag:github.com,2022-06-17:/T-head-Semi/wujian100_open</id>
    <link href="https://github.com/T-head-Semi/wujian100_open" rel="alternate"></link>
    <summary type="html">&lt;p&gt;IC design and development should be fasterï¼Œsimpler and more reliable&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>SI-RISCV/e200_opensource</title>
    <updated>2022-06-17T01:58:58Z</updated>
    <id>tag:github.com,2022-06-17:/SI-RISCV/e200_opensource</id>
    <link href="https://github.com/SI-RISCV/e200_opensource" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>