|top
clk => clk.IN5
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
rst_n => _.IN1
key => key.IN1
wm8731_bclk => wm8731_bclk.IN1
wm8731_daclrc => wm8731_daclrc.IN1
wm8731_dacdat << audio_record_play_ctrl:audio_record_play_ctrl_m0.dacdat
wm8731_adclrc => wm8731_adclrc.IN1
wm8731_adcdat => wm8731_adcdat.IN1
wm8731_scl <> i2c_config:i2c_config_m0.i2c_scl
wm8731_sda <> i2c_config:i2c_config_m0.i2c_sda
sdram_clk << sdram_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke << sdram_core:sdram_core_m0.sdram_cke
sdram_cs_n << sdram_core:sdram_core_m0.sdram_cs_n
sdram_we_n << sdram_core:sdram_core_m0.sdram_we_n
sdram_cas_n << sdram_core:sdram_core_m0.sdram_cas_n
sdram_ras_n << sdram_core:sdram_core_m0.sdram_ras_n
sdram_dqm[0] << sdram_core:sdram_core_m0.sdram_dqm
sdram_dqm[1] << sdram_core:sdram_core_m0.sdram_dqm
sdram_ba[0] << sdram_core:sdram_core_m0.sdram_ba
sdram_ba[1] << sdram_core:sdram_core_m0.sdram_ba
sdram_addr[0] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[1] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[2] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[3] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[4] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[5] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[6] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[7] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[8] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[9] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[10] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[11] << sdram_core:sdram_core_m0.sdram_addr
sdram_addr[12] << sdram_core:sdram_core_m0.sdram_addr
sdram_dq[0] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[1] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[2] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[3] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[4] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[5] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[6] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[7] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[8] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[9] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[10] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[11] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[12] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[13] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[14] <> sdram_core:sdram_core_m0.sdram_dq
sdram_dq[15] <> sdram_core:sdram_core_m0.sdram_dq


|top|sdram_pll:sdram_pll_m0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|top|sdram_pll:sdram_pll_m0|altpll:altpll_component
inclk[0] => sdram_pll_altpll:auto_generated.inclk[0]
inclk[1] => sdram_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|sdram_pll:sdram_pll_m0|altpll:altpll_component|sdram_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top|i2c_config:i2c_config_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
i2c_addr_2byte => i2c_addr_2byte.IN1
lut_index[0] <= lut_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[1] <= lut_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[2] <= lut_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[3] <= lut_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[4] <= lut_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[5] <= lut_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[6] <= lut_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[7] <= lut_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[8] <= lut_index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_index[9] <= lut_index[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lut_dev_addr[0] => i2c_slave_dev_addr[0].IN1
lut_dev_addr[1] => i2c_slave_dev_addr[1].IN1
lut_dev_addr[2] => i2c_slave_dev_addr[2].IN1
lut_dev_addr[3] => i2c_slave_dev_addr[3].IN1
lut_dev_addr[4] => i2c_slave_dev_addr[4].IN1
lut_dev_addr[5] => i2c_slave_dev_addr[5].IN1
lut_dev_addr[6] => i2c_slave_dev_addr[6].IN1
lut_dev_addr[7] => i2c_slave_dev_addr[7].IN1
lut_reg_addr[0] => i2c_slave_reg_addr[0].IN1
lut_reg_addr[1] => i2c_slave_reg_addr[1].IN1
lut_reg_addr[2] => i2c_slave_reg_addr[2].IN1
lut_reg_addr[3] => i2c_slave_reg_addr[3].IN1
lut_reg_addr[4] => i2c_slave_reg_addr[4].IN1
lut_reg_addr[5] => i2c_slave_reg_addr[5].IN1
lut_reg_addr[6] => i2c_slave_reg_addr[6].IN1
lut_reg_addr[7] => i2c_slave_reg_addr[7].IN1
lut_reg_addr[8] => i2c_slave_reg_addr[8].IN1
lut_reg_addr[9] => i2c_slave_reg_addr[9].IN1
lut_reg_addr[10] => i2c_slave_reg_addr[10].IN1
lut_reg_addr[11] => i2c_slave_reg_addr[11].IN1
lut_reg_addr[12] => i2c_slave_reg_addr[12].IN1
lut_reg_addr[13] => i2c_slave_reg_addr[13].IN1
lut_reg_addr[14] => i2c_slave_reg_addr[14].IN1
lut_reg_addr[15] => i2c_slave_reg_addr[15].IN1
lut_reg_data[0] => i2c_write_data[0].IN1
lut_reg_data[1] => i2c_write_data[1].IN1
lut_reg_data[2] => i2c_write_data[2].IN1
lut_reg_data[3] => i2c_write_data[3].IN1
lut_reg_data[4] => i2c_write_data[4].IN1
lut_reg_data[5] => i2c_write_data[5].IN1
lut_reg_data[6] => i2c_write_data[6].IN1
lut_reg_data[7] => i2c_write_data[7].IN1
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0
rst => rst.IN1
clk => clk.IN1
clk_div_cnt[0] => clk_div_cnt[0].IN1
clk_div_cnt[1] => clk_div_cnt[1].IN1
clk_div_cnt[2] => clk_div_cnt[2].IN1
clk_div_cnt[3] => clk_div_cnt[3].IN1
clk_div_cnt[4] => clk_div_cnt[4].IN1
clk_div_cnt[5] => clk_div_cnt[5].IN1
clk_div_cnt[6] => clk_div_cnt[6].IN1
clk_div_cnt[7] => clk_div_cnt[7].IN1
clk_div_cnt[8] => clk_div_cnt[8].IN1
clk_div_cnt[9] => clk_div_cnt[9].IN1
clk_div_cnt[10] => clk_div_cnt[10].IN1
clk_div_cnt[11] => clk_div_cnt[11].IN1
clk_div_cnt[12] => clk_div_cnt[12].IN1
clk_div_cnt[13] => clk_div_cnt[13].IN1
clk_div_cnt[14] => clk_div_cnt[14].IN1
clk_div_cnt[15] => clk_div_cnt[15].IN1
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => txr.OUTPUTSELECT
i2c_addr_2byte => next_state.DATAB
i2c_addr_2byte => next_state.DATAB
i2c_read_req => next_state.DATAA
i2c_read_req => next_state.DATAA
i2c_read_req_ack <= i2c_read_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => next_state.OUTPUTSELECT
i2c_write_req => Selector1.IN3
i2c_write_req_ack <= i2c_write_req_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_slave_dev_addr[0] => ~NO_FANOUT~
i2c_slave_dev_addr[1] => Selector19.IN6
i2c_slave_dev_addr[2] => Selector18.IN6
i2c_slave_dev_addr[3] => Selector17.IN6
i2c_slave_dev_addr[4] => Selector16.IN6
i2c_slave_dev_addr[5] => Selector15.IN6
i2c_slave_dev_addr[6] => Selector14.IN6
i2c_slave_dev_addr[7] => Selector13.IN6
i2c_slave_reg_addr[0] => txr.DATAA
i2c_slave_reg_addr[0] => Selector20.IN7
i2c_slave_reg_addr[1] => txr.DATAA
i2c_slave_reg_addr[1] => Selector19.IN7
i2c_slave_reg_addr[2] => txr.DATAA
i2c_slave_reg_addr[2] => Selector18.IN7
i2c_slave_reg_addr[3] => txr.DATAA
i2c_slave_reg_addr[3] => Selector17.IN7
i2c_slave_reg_addr[4] => txr.DATAA
i2c_slave_reg_addr[4] => Selector16.IN7
i2c_slave_reg_addr[5] => txr.DATAA
i2c_slave_reg_addr[5] => Selector15.IN7
i2c_slave_reg_addr[6] => txr.DATAA
i2c_slave_reg_addr[6] => Selector14.IN7
i2c_slave_reg_addr[7] => txr.DATAA
i2c_slave_reg_addr[7] => Selector13.IN7
i2c_slave_reg_addr[8] => txr.DATAB
i2c_slave_reg_addr[9] => txr.DATAB
i2c_slave_reg_addr[10] => txr.DATAB
i2c_slave_reg_addr[11] => txr.DATAB
i2c_slave_reg_addr[12] => txr.DATAB
i2c_slave_reg_addr[13] => txr.DATAB
i2c_slave_reg_addr[14] => txr.DATAB
i2c_slave_reg_addr[15] => txr.DATAB
i2c_write_data[0] => Selector20.IN8
i2c_write_data[1] => Selector19.IN8
i2c_write_data[2] => Selector18.IN8
i2c_write_data[3] => Selector17.IN8
i2c_write_data[4] => Selector16.IN8
i2c_write_data[5] => Selector15.IN8
i2c_write_data[6] => Selector14.IN8
i2c_write_data[7] => Selector13.IN8
i2c_read_data[0] <= i2c_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[1] <= i2c_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[2] <= i2c_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[3] <= i2c_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[4] <= i2c_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[5] <= i2c_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[6] <= i2c_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_read_data[7] <= i2c_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|lut_wm8731:lut_wm8731_m0
lut_index[0] => Equal0.IN19
lut_index[0] => Equal1.IN19
lut_index[0] => Equal2.IN19
lut_index[0] => Equal3.IN19
lut_index[0] => Equal4.IN19
lut_index[0] => Equal5.IN19
lut_index[0] => Equal6.IN19
lut_index[0] => Equal7.IN19
lut_index[0] => Equal8.IN19
lut_index[0] => Equal9.IN19
lut_index[1] => Equal0.IN18
lut_index[1] => Equal1.IN18
lut_index[1] => Equal2.IN18
lut_index[1] => Equal3.IN18
lut_index[1] => Equal4.IN18
lut_index[1] => Equal5.IN18
lut_index[1] => Equal6.IN18
lut_index[1] => Equal7.IN18
lut_index[1] => Equal8.IN18
lut_index[1] => Equal9.IN18
lut_index[2] => Equal0.IN17
lut_index[2] => Equal1.IN17
lut_index[2] => Equal2.IN17
lut_index[2] => Equal3.IN17
lut_index[2] => Equal4.IN17
lut_index[2] => Equal5.IN17
lut_index[2] => Equal6.IN17
lut_index[2] => Equal7.IN17
lut_index[2] => Equal8.IN17
lut_index[2] => Equal9.IN17
lut_index[3] => Equal0.IN16
lut_index[3] => Equal1.IN16
lut_index[3] => Equal2.IN16
lut_index[3] => Equal3.IN16
lut_index[3] => Equal4.IN16
lut_index[3] => Equal5.IN16
lut_index[3] => Equal6.IN16
lut_index[3] => Equal7.IN16
lut_index[3] => Equal8.IN16
lut_index[3] => Equal9.IN16
lut_index[4] => Equal0.IN15
lut_index[4] => Equal1.IN15
lut_index[4] => Equal2.IN15
lut_index[4] => Equal3.IN15
lut_index[4] => Equal4.IN15
lut_index[4] => Equal5.IN15
lut_index[4] => Equal6.IN15
lut_index[4] => Equal7.IN15
lut_index[4] => Equal8.IN15
lut_index[4] => Equal9.IN15
lut_index[5] => Equal0.IN14
lut_index[5] => Equal1.IN14
lut_index[5] => Equal2.IN14
lut_index[5] => Equal3.IN14
lut_index[5] => Equal4.IN14
lut_index[5] => Equal5.IN14
lut_index[5] => Equal6.IN14
lut_index[5] => Equal7.IN14
lut_index[5] => Equal8.IN14
lut_index[5] => Equal9.IN14
lut_index[6] => Equal0.IN13
lut_index[6] => Equal1.IN13
lut_index[6] => Equal2.IN13
lut_index[6] => Equal3.IN13
lut_index[6] => Equal4.IN13
lut_index[6] => Equal5.IN13
lut_index[6] => Equal6.IN13
lut_index[6] => Equal7.IN13
lut_index[6] => Equal8.IN13
lut_index[6] => Equal9.IN13
lut_index[7] => Equal0.IN12
lut_index[7] => Equal1.IN12
lut_index[7] => Equal2.IN12
lut_index[7] => Equal3.IN12
lut_index[7] => Equal4.IN12
lut_index[7] => Equal5.IN12
lut_index[7] => Equal6.IN12
lut_index[7] => Equal7.IN12
lut_index[7] => Equal8.IN12
lut_index[7] => Equal9.IN12
lut_index[8] => Equal0.IN11
lut_index[8] => Equal1.IN11
lut_index[8] => Equal2.IN11
lut_index[8] => Equal3.IN11
lut_index[8] => Equal4.IN11
lut_index[8] => Equal5.IN11
lut_index[8] => Equal6.IN11
lut_index[8] => Equal7.IN11
lut_index[8] => Equal8.IN11
lut_index[8] => Equal9.IN11
lut_index[9] => Equal0.IN10
lut_index[9] => Equal1.IN10
lut_index[9] => Equal2.IN10
lut_index[9] => Equal3.IN10
lut_index[9] => Equal4.IN10
lut_index[9] => Equal5.IN10
lut_index[9] => Equal6.IN10
lut_index[9] => Equal7.IN10
lut_index[9] => Equal8.IN10
lut_index[9] => Equal9.IN10
lut_data[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
lut_data[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
lut_data[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
lut_data[3] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
lut_data[4] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
lut_data[5] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
lut_data[6] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
lut_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
lut_data[8] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[9] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
lut_data[10] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
lut_data[11] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
lut_data[12] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[13] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[14] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[15] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[16] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[17] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[18] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[19] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[20] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[21] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[22] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[23] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[24] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[25] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[26] <= <VCC>
lut_data[27] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[28] <= <VCC>
lut_data[29] <= <VCC>
lut_data[30] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
lut_data[31] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|top|audio_record_play_ctrl:audio_record_play_ctrl_m0
rst => rst.IN3
clk => clk.IN3
key => key.IN1
bclk => bclk.IN2
daclrc => ~NO_FANOUT~
dacdat <= audio_tx:audio_tx_m0.sdata
adclrc => adclrc.IN2
adcdat => adcdat.IN1
write_req <= audio_key:audio_key_m0.write_req
write_req_ack => write_req_ack.IN1
write_en <= write_en.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= audio_rx:audio_rx_m0.right_data
write_data[1] <= audio_rx:audio_rx_m0.right_data
write_data[2] <= audio_rx:audio_rx_m0.right_data
write_data[3] <= audio_rx:audio_rx_m0.right_data
write_data[4] <= audio_rx:audio_rx_m0.right_data
write_data[5] <= audio_rx:audio_rx_m0.right_data
write_data[6] <= audio_rx:audio_rx_m0.right_data
write_data[7] <= audio_rx:audio_rx_m0.right_data
write_data[8] <= audio_rx:audio_rx_m0.right_data
write_data[9] <= audio_rx:audio_rx_m0.right_data
write_data[10] <= audio_rx:audio_rx_m0.right_data
write_data[11] <= audio_rx:audio_rx_m0.right_data
write_data[12] <= audio_rx:audio_rx_m0.right_data
write_data[13] <= audio_rx:audio_rx_m0.right_data
write_data[14] <= audio_rx:audio_rx_m0.right_data
write_data[15] <= audio_rx:audio_rx_m0.right_data
write_data[16] <= audio_rx:audio_rx_m0.right_data
write_data[17] <= audio_rx:audio_rx_m0.right_data
write_data[18] <= audio_rx:audio_rx_m0.right_data
write_data[19] <= audio_rx:audio_rx_m0.right_data
write_data[20] <= audio_rx:audio_rx_m0.right_data
write_data[21] <= audio_rx:audio_rx_m0.right_data
write_data[22] <= audio_rx:audio_rx_m0.right_data
write_data[23] <= audio_rx:audio_rx_m0.right_data
write_data[24] <= audio_rx:audio_rx_m0.right_data
write_data[25] <= audio_rx:audio_rx_m0.right_data
write_data[26] <= audio_rx:audio_rx_m0.right_data
write_data[27] <= audio_rx:audio_rx_m0.right_data
write_data[28] <= audio_rx:audio_rx_m0.right_data
write_data[29] <= audio_rx:audio_rx_m0.right_data
write_data[30] <= audio_rx:audio_rx_m0.right_data
write_data[31] <= audio_rx:audio_rx_m0.right_data
write_data[32] <= audio_rx:audio_rx_m0.left_data
write_data[33] <= audio_rx:audio_rx_m0.left_data
write_data[34] <= audio_rx:audio_rx_m0.left_data
write_data[35] <= audio_rx:audio_rx_m0.left_data
write_data[36] <= audio_rx:audio_rx_m0.left_data
write_data[37] <= audio_rx:audio_rx_m0.left_data
write_data[38] <= audio_rx:audio_rx_m0.left_data
write_data[39] <= audio_rx:audio_rx_m0.left_data
write_data[40] <= audio_rx:audio_rx_m0.left_data
write_data[41] <= audio_rx:audio_rx_m0.left_data
write_data[42] <= audio_rx:audio_rx_m0.left_data
write_data[43] <= audio_rx:audio_rx_m0.left_data
write_data[44] <= audio_rx:audio_rx_m0.left_data
write_data[45] <= audio_rx:audio_rx_m0.left_data
write_data[46] <= audio_rx:audio_rx_m0.left_data
write_data[47] <= audio_rx:audio_rx_m0.left_data
write_data[48] <= audio_rx:audio_rx_m0.left_data
write_data[49] <= audio_rx:audio_rx_m0.left_data
write_data[50] <= audio_rx:audio_rx_m0.left_data
write_data[51] <= audio_rx:audio_rx_m0.left_data
write_data[52] <= audio_rx:audio_rx_m0.left_data
write_data[53] <= audio_rx:audio_rx_m0.left_data
write_data[54] <= audio_rx:audio_rx_m0.left_data
write_data[55] <= audio_rx:audio_rx_m0.left_data
write_data[56] <= audio_rx:audio_rx_m0.left_data
write_data[57] <= audio_rx:audio_rx_m0.left_data
write_data[58] <= audio_rx:audio_rx_m0.left_data
write_data[59] <= audio_rx:audio_rx_m0.left_data
write_data[60] <= audio_rx:audio_rx_m0.left_data
write_data[61] <= audio_rx:audio_rx_m0.left_data
write_data[62] <= audio_rx:audio_rx_m0.left_data
write_data[63] <= audio_rx:audio_rx_m0.left_data
read_req <= audio_key:audio_key_m0.read_req
read_req_ack => read_req_ack.IN1
read_en <= read_en.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] => tx_right_data[0].IN1
read_data[1] => tx_right_data[1].IN1
read_data[2] => tx_right_data[2].IN1
read_data[3] => tx_right_data[3].IN1
read_data[4] => tx_right_data[4].IN1
read_data[5] => tx_right_data[5].IN1
read_data[6] => tx_right_data[6].IN1
read_data[7] => tx_right_data[7].IN1
read_data[8] => tx_right_data[8].IN1
read_data[9] => tx_right_data[9].IN1
read_data[10] => tx_right_data[10].IN1
read_data[11] => tx_right_data[11].IN1
read_data[12] => tx_right_data[12].IN1
read_data[13] => tx_right_data[13].IN1
read_data[14] => tx_right_data[14].IN1
read_data[15] => tx_right_data[15].IN1
read_data[16] => tx_right_data[16].IN1
read_data[17] => tx_right_data[17].IN1
read_data[18] => tx_right_data[18].IN1
read_data[19] => tx_right_data[19].IN1
read_data[20] => tx_right_data[20].IN1
read_data[21] => tx_right_data[21].IN1
read_data[22] => tx_right_data[22].IN1
read_data[23] => tx_right_data[23].IN1
read_data[24] => tx_right_data[24].IN1
read_data[25] => tx_right_data[25].IN1
read_data[26] => tx_right_data[26].IN1
read_data[27] => tx_right_data[27].IN1
read_data[28] => tx_right_data[28].IN1
read_data[29] => tx_right_data[29].IN1
read_data[30] => tx_right_data[30].IN1
read_data[31] => tx_right_data[31].IN1
read_data[32] => tx_left_data[0].IN1
read_data[33] => tx_left_data[1].IN1
read_data[34] => tx_left_data[2].IN1
read_data[35] => tx_left_data[3].IN1
read_data[36] => tx_left_data[4].IN1
read_data[37] => tx_left_data[5].IN1
read_data[38] => tx_left_data[6].IN1
read_data[39] => tx_left_data[7].IN1
read_data[40] => tx_left_data[8].IN1
read_data[41] => tx_left_data[9].IN1
read_data[42] => tx_left_data[10].IN1
read_data[43] => tx_left_data[11].IN1
read_data[44] => tx_left_data[12].IN1
read_data[45] => tx_left_data[13].IN1
read_data[46] => tx_left_data[14].IN1
read_data[47] => tx_left_data[15].IN1
read_data[48] => tx_left_data[16].IN1
read_data[49] => tx_left_data[17].IN1
read_data[50] => tx_left_data[18].IN1
read_data[51] => tx_left_data[19].IN1
read_data[52] => tx_left_data[20].IN1
read_data[53] => tx_left_data[21].IN1
read_data[54] => tx_left_data[22].IN1
read_data[55] => tx_left_data[23].IN1
read_data[56] => tx_left_data[24].IN1
read_data[57] => tx_left_data[25].IN1
read_data[58] => tx_left_data[26].IN1
read_data[59] => tx_left_data[27].IN1
read_data[60] => tx_left_data[28].IN1
read_data[61] => tx_left_data[29].IN1
read_data[62] => tx_left_data[30].IN1
read_data[63] => tx_left_data[31].IN1


|top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0
rst => rst.IN1
clk => clk.IN1
key => key.IN1
record <= record~reg0.DB_MAX_OUTPUT_PORT_TYPE
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_req <= write_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_req_ack => write_req.OUTPUTSELECT
read_req <= read_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_req_ack => read_req.OUTPUTSELECT


|top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0
clk => button_negedge~reg0.CLK
clk => button_posedge~reg0.CLK
clk => button_out_d0.CLK
clk => button_out~reg0.CLK
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => q_reg[21].CLK
clk => q_reg[22].CLK
clk => q_reg[23].CLK
clk => q_reg[24].CLK
clk => q_reg[25].CLK
clk => q_reg[26].CLK
clk => q_reg[27].CLK
clk => q_reg[28].CLK
clk => q_reg[29].CLK
clk => q_reg[30].CLK
clk => q_reg[31].CLK
clk => DFF2.CLK
clk => DFF1.CLK
rst => button_negedge~reg0.ACLR
rst => button_posedge~reg0.ACLR
rst => button_out_d0.PRESET
rst => button_out~reg0.PRESET
rst => q_reg[0].ACLR
rst => q_reg[1].ACLR
rst => q_reg[2].ACLR
rst => q_reg[3].ACLR
rst => q_reg[4].ACLR
rst => q_reg[5].ACLR
rst => q_reg[6].ACLR
rst => q_reg[7].ACLR
rst => q_reg[8].ACLR
rst => q_reg[9].ACLR
rst => q_reg[10].ACLR
rst => q_reg[11].ACLR
rst => q_reg[12].ACLR
rst => q_reg[13].ACLR
rst => q_reg[14].ACLR
rst => q_reg[15].ACLR
rst => q_reg[16].ACLR
rst => q_reg[17].ACLR
rst => q_reg[18].ACLR
rst => q_reg[19].ACLR
rst => q_reg[20].ACLR
rst => q_reg[21].ACLR
rst => q_reg[22].ACLR
rst => q_reg[23].ACLR
rst => q_reg[24].ACLR
rst => q_reg[25].ACLR
rst => q_reg[26].ACLR
rst => q_reg[27].ACLR
rst => q_reg[28].ACLR
rst => q_reg[29].ACLR
rst => q_reg[30].ACLR
rst => q_reg[31].ACLR
rst => DFF2.ACLR
rst => DFF1.ACLR
button_in => DFF1.DATAIN
button_posedge <= button_posedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_negedge <= button_negedge~reg0.DB_MAX_OUTPUT_PORT_TYPE
button_out <= button_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0
rst => read_data_en~reg0.ACLR
rst => sdata~reg0.ACLR
rst => right_data_shift[0].ACLR
rst => right_data_shift[1].ACLR
rst => right_data_shift[2].ACLR
rst => right_data_shift[3].ACLR
rst => right_data_shift[4].ACLR
rst => right_data_shift[5].ACLR
rst => right_data_shift[6].ACLR
rst => right_data_shift[7].ACLR
rst => right_data_shift[8].ACLR
rst => right_data_shift[9].ACLR
rst => right_data_shift[10].ACLR
rst => right_data_shift[11].ACLR
rst => right_data_shift[12].ACLR
rst => right_data_shift[13].ACLR
rst => right_data_shift[14].ACLR
rst => right_data_shift[15].ACLR
rst => right_data_shift[16].ACLR
rst => right_data_shift[17].ACLR
rst => right_data_shift[18].ACLR
rst => right_data_shift[19].ACLR
rst => right_data_shift[20].ACLR
rst => right_data_shift[21].ACLR
rst => right_data_shift[22].ACLR
rst => right_data_shift[23].ACLR
rst => right_data_shift[24].ACLR
rst => right_data_shift[25].ACLR
rst => right_data_shift[26].ACLR
rst => right_data_shift[27].ACLR
rst => right_data_shift[28].ACLR
rst => right_data_shift[29].ACLR
rst => right_data_shift[30].ACLR
rst => right_data_shift[31].ACLR
rst => left_data_shift[0].ACLR
rst => left_data_shift[1].ACLR
rst => left_data_shift[2].ACLR
rst => left_data_shift[3].ACLR
rst => left_data_shift[4].ACLR
rst => left_data_shift[5].ACLR
rst => left_data_shift[6].ACLR
rst => left_data_shift[7].ACLR
rst => left_data_shift[8].ACLR
rst => left_data_shift[9].ACLR
rst => left_data_shift[10].ACLR
rst => left_data_shift[11].ACLR
rst => left_data_shift[12].ACLR
rst => left_data_shift[13].ACLR
rst => left_data_shift[14].ACLR
rst => left_data_shift[15].ACLR
rst => left_data_shift[16].ACLR
rst => left_data_shift[17].ACLR
rst => left_data_shift[18].ACLR
rst => left_data_shift[19].ACLR
rst => left_data_shift[20].ACLR
rst => left_data_shift[21].ACLR
rst => left_data_shift[22].ACLR
rst => left_data_shift[23].ACLR
rst => left_data_shift[24].ACLR
rst => left_data_shift[25].ACLR
rst => left_data_shift[26].ACLR
rst => left_data_shift[27].ACLR
rst => left_data_shift[28].ACLR
rst => left_data_shift[29].ACLR
rst => left_data_shift[30].ACLR
rst => left_data_shift[31].ACLR
rst => ws_lrc_d1.ACLR
rst => ws_lrc_d0.ACLR
rst => sck_bclk_d1.ACLR
rst => sck_bclk_d0.ACLR
clk => read_data_en~reg0.CLK
clk => sdata~reg0.CLK
clk => right_data_shift[0].CLK
clk => right_data_shift[1].CLK
clk => right_data_shift[2].CLK
clk => right_data_shift[3].CLK
clk => right_data_shift[4].CLK
clk => right_data_shift[5].CLK
clk => right_data_shift[6].CLK
clk => right_data_shift[7].CLK
clk => right_data_shift[8].CLK
clk => right_data_shift[9].CLK
clk => right_data_shift[10].CLK
clk => right_data_shift[11].CLK
clk => right_data_shift[12].CLK
clk => right_data_shift[13].CLK
clk => right_data_shift[14].CLK
clk => right_data_shift[15].CLK
clk => right_data_shift[16].CLK
clk => right_data_shift[17].CLK
clk => right_data_shift[18].CLK
clk => right_data_shift[19].CLK
clk => right_data_shift[20].CLK
clk => right_data_shift[21].CLK
clk => right_data_shift[22].CLK
clk => right_data_shift[23].CLK
clk => right_data_shift[24].CLK
clk => right_data_shift[25].CLK
clk => right_data_shift[26].CLK
clk => right_data_shift[27].CLK
clk => right_data_shift[28].CLK
clk => right_data_shift[29].CLK
clk => right_data_shift[30].CLK
clk => right_data_shift[31].CLK
clk => left_data_shift[0].CLK
clk => left_data_shift[1].CLK
clk => left_data_shift[2].CLK
clk => left_data_shift[3].CLK
clk => left_data_shift[4].CLK
clk => left_data_shift[5].CLK
clk => left_data_shift[6].CLK
clk => left_data_shift[7].CLK
clk => left_data_shift[8].CLK
clk => left_data_shift[9].CLK
clk => left_data_shift[10].CLK
clk => left_data_shift[11].CLK
clk => left_data_shift[12].CLK
clk => left_data_shift[13].CLK
clk => left_data_shift[14].CLK
clk => left_data_shift[15].CLK
clk => left_data_shift[16].CLK
clk => left_data_shift[17].CLK
clk => left_data_shift[18].CLK
clk => left_data_shift[19].CLK
clk => left_data_shift[20].CLK
clk => left_data_shift[21].CLK
clk => left_data_shift[22].CLK
clk => left_data_shift[23].CLK
clk => left_data_shift[24].CLK
clk => left_data_shift[25].CLK
clk => left_data_shift[26].CLK
clk => left_data_shift[27].CLK
clk => left_data_shift[28].CLK
clk => left_data_shift[29].CLK
clk => left_data_shift[30].CLK
clk => left_data_shift[31].CLK
clk => ws_lrc_d1.CLK
clk => ws_lrc_d0.CLK
clk => sck_bclk_d1.CLK
clk => sck_bclk_d0.CLK
sck_bclk => sck_bclk_d0.DATAIN
ws_lrc => ws_lrc_d0.DATAIN
sdata <= sdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[0] => left_data_shift.DATAB
left_data[1] => left_data_shift.DATAB
left_data[2] => left_data_shift.DATAB
left_data[3] => left_data_shift.DATAB
left_data[4] => left_data_shift.DATAB
left_data[5] => left_data_shift.DATAB
left_data[6] => left_data_shift.DATAB
left_data[7] => left_data_shift.DATAB
left_data[8] => left_data_shift.DATAB
left_data[9] => left_data_shift.DATAB
left_data[10] => left_data_shift.DATAB
left_data[11] => left_data_shift.DATAB
left_data[12] => left_data_shift.DATAB
left_data[13] => left_data_shift.DATAB
left_data[14] => left_data_shift.DATAB
left_data[15] => left_data_shift.DATAB
left_data[16] => left_data_shift.DATAB
left_data[17] => left_data_shift.DATAB
left_data[18] => left_data_shift.DATAB
left_data[19] => left_data_shift.DATAB
left_data[20] => left_data_shift.DATAB
left_data[21] => left_data_shift.DATAB
left_data[22] => left_data_shift.DATAB
left_data[23] => left_data_shift.DATAB
left_data[24] => left_data_shift.DATAB
left_data[25] => left_data_shift.DATAB
left_data[26] => left_data_shift.DATAB
left_data[27] => left_data_shift.DATAB
left_data[28] => left_data_shift.DATAB
left_data[29] => left_data_shift.DATAB
left_data[30] => left_data_shift.DATAB
left_data[31] => left_data_shift.DATAB
right_data[0] => right_data_shift.DATAB
right_data[1] => right_data_shift.DATAB
right_data[2] => right_data_shift.DATAB
right_data[3] => right_data_shift.DATAB
right_data[4] => right_data_shift.DATAB
right_data[5] => right_data_shift.DATAB
right_data[6] => right_data_shift.DATAB
right_data[7] => right_data_shift.DATAB
right_data[8] => right_data_shift.DATAB
right_data[9] => right_data_shift.DATAB
right_data[10] => right_data_shift.DATAB
right_data[11] => right_data_shift.DATAB
right_data[12] => right_data_shift.DATAB
right_data[13] => right_data_shift.DATAB
right_data[14] => right_data_shift.DATAB
right_data[15] => right_data_shift.DATAB
right_data[16] => right_data_shift.DATAB
right_data[17] => right_data_shift.DATAB
right_data[18] => right_data_shift.DATAB
right_data[19] => right_data_shift.DATAB
right_data[20] => right_data_shift.DATAB
right_data[21] => right_data_shift.DATAB
right_data[22] => right_data_shift.DATAB
right_data[23] => right_data_shift.DATAB
right_data[24] => right_data_shift.DATAB
right_data[25] => right_data_shift.DATAB
right_data[26] => right_data_shift.DATAB
right_data[27] => right_data_shift.DATAB
right_data[28] => right_data_shift.DATAB
right_data[29] => right_data_shift.DATAB
right_data[30] => right_data_shift.DATAB
right_data[31] => right_data_shift.DATAB
read_data_en <= read_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0
rst => data_valid~reg0.ACLR
rst => right_data[0]~reg0.ACLR
rst => right_data[1]~reg0.ACLR
rst => right_data[2]~reg0.ACLR
rst => right_data[3]~reg0.ACLR
rst => right_data[4]~reg0.ACLR
rst => right_data[5]~reg0.ACLR
rst => right_data[6]~reg0.ACLR
rst => right_data[7]~reg0.ACLR
rst => right_data[8]~reg0.ACLR
rst => right_data[9]~reg0.ACLR
rst => right_data[10]~reg0.ACLR
rst => right_data[11]~reg0.ACLR
rst => right_data[12]~reg0.ACLR
rst => right_data[13]~reg0.ACLR
rst => right_data[14]~reg0.ACLR
rst => right_data[15]~reg0.ACLR
rst => right_data[16]~reg0.ACLR
rst => right_data[17]~reg0.ACLR
rst => right_data[18]~reg0.ACLR
rst => right_data[19]~reg0.ACLR
rst => right_data[20]~reg0.ACLR
rst => right_data[21]~reg0.ACLR
rst => right_data[22]~reg0.ACLR
rst => right_data[23]~reg0.ACLR
rst => right_data[24]~reg0.ACLR
rst => right_data[25]~reg0.ACLR
rst => right_data[26]~reg0.ACLR
rst => right_data[27]~reg0.ACLR
rst => right_data[28]~reg0.ACLR
rst => right_data[29]~reg0.ACLR
rst => right_data[30]~reg0.ACLR
rst => right_data[31]~reg0.ACLR
rst => left_data[0]~reg0.ACLR
rst => left_data[1]~reg0.ACLR
rst => left_data[2]~reg0.ACLR
rst => left_data[3]~reg0.ACLR
rst => left_data[4]~reg0.ACLR
rst => left_data[5]~reg0.ACLR
rst => left_data[6]~reg0.ACLR
rst => left_data[7]~reg0.ACLR
rst => left_data[8]~reg0.ACLR
rst => left_data[9]~reg0.ACLR
rst => left_data[10]~reg0.ACLR
rst => left_data[11]~reg0.ACLR
rst => left_data[12]~reg0.ACLR
rst => left_data[13]~reg0.ACLR
rst => left_data[14]~reg0.ACLR
rst => left_data[15]~reg0.ACLR
rst => left_data[16]~reg0.ACLR
rst => left_data[17]~reg0.ACLR
rst => left_data[18]~reg0.ACLR
rst => left_data[19]~reg0.ACLR
rst => left_data[20]~reg0.ACLR
rst => left_data[21]~reg0.ACLR
rst => left_data[22]~reg0.ACLR
rst => left_data[23]~reg0.ACLR
rst => left_data[24]~reg0.ACLR
rst => left_data[25]~reg0.ACLR
rst => left_data[26]~reg0.ACLR
rst => left_data[27]~reg0.ACLR
rst => left_data[28]~reg0.ACLR
rst => left_data[29]~reg0.ACLR
rst => left_data[30]~reg0.ACLR
rst => left_data[31]~reg0.ACLR
rst => right_data_shift[0].ACLR
rst => right_data_shift[1].ACLR
rst => right_data_shift[2].ACLR
rst => right_data_shift[3].ACLR
rst => right_data_shift[4].ACLR
rst => right_data_shift[5].ACLR
rst => right_data_shift[6].ACLR
rst => right_data_shift[7].ACLR
rst => right_data_shift[8].ACLR
rst => right_data_shift[9].ACLR
rst => right_data_shift[10].ACLR
rst => right_data_shift[11].ACLR
rst => right_data_shift[12].ACLR
rst => right_data_shift[13].ACLR
rst => right_data_shift[14].ACLR
rst => right_data_shift[15].ACLR
rst => right_data_shift[16].ACLR
rst => right_data_shift[17].ACLR
rst => right_data_shift[18].ACLR
rst => right_data_shift[19].ACLR
rst => right_data_shift[20].ACLR
rst => right_data_shift[21].ACLR
rst => right_data_shift[22].ACLR
rst => right_data_shift[23].ACLR
rst => right_data_shift[24].ACLR
rst => right_data_shift[25].ACLR
rst => right_data_shift[26].ACLR
rst => right_data_shift[27].ACLR
rst => right_data_shift[28].ACLR
rst => right_data_shift[29].ACLR
rst => right_data_shift[30].ACLR
rst => right_data_shift[31].ACLR
rst => left_data_shift[0].ACLR
rst => left_data_shift[1].ACLR
rst => left_data_shift[2].ACLR
rst => left_data_shift[3].ACLR
rst => left_data_shift[4].ACLR
rst => left_data_shift[5].ACLR
rst => left_data_shift[6].ACLR
rst => left_data_shift[7].ACLR
rst => left_data_shift[8].ACLR
rst => left_data_shift[9].ACLR
rst => left_data_shift[10].ACLR
rst => left_data_shift[11].ACLR
rst => left_data_shift[12].ACLR
rst => left_data_shift[13].ACLR
rst => left_data_shift[14].ACLR
rst => left_data_shift[15].ACLR
rst => left_data_shift[16].ACLR
rst => left_data_shift[17].ACLR
rst => left_data_shift[18].ACLR
rst => left_data_shift[19].ACLR
rst => left_data_shift[20].ACLR
rst => left_data_shift[21].ACLR
rst => left_data_shift[22].ACLR
rst => left_data_shift[23].ACLR
rst => left_data_shift[24].ACLR
rst => left_data_shift[25].ACLR
rst => left_data_shift[26].ACLR
rst => left_data_shift[27].ACLR
rst => left_data_shift[28].ACLR
rst => left_data_shift[29].ACLR
rst => left_data_shift[30].ACLR
rst => left_data_shift[31].ACLR
rst => ws_lrc_d1.ACLR
rst => ws_lrc_d0.ACLR
rst => sck_bclk_d1.ACLR
rst => sck_bclk_d0.ACLR
clk => data_valid~reg0.CLK
clk => right_data[0]~reg0.CLK
clk => right_data[1]~reg0.CLK
clk => right_data[2]~reg0.CLK
clk => right_data[3]~reg0.CLK
clk => right_data[4]~reg0.CLK
clk => right_data[5]~reg0.CLK
clk => right_data[6]~reg0.CLK
clk => right_data[7]~reg0.CLK
clk => right_data[8]~reg0.CLK
clk => right_data[9]~reg0.CLK
clk => right_data[10]~reg0.CLK
clk => right_data[11]~reg0.CLK
clk => right_data[12]~reg0.CLK
clk => right_data[13]~reg0.CLK
clk => right_data[14]~reg0.CLK
clk => right_data[15]~reg0.CLK
clk => right_data[16]~reg0.CLK
clk => right_data[17]~reg0.CLK
clk => right_data[18]~reg0.CLK
clk => right_data[19]~reg0.CLK
clk => right_data[20]~reg0.CLK
clk => right_data[21]~reg0.CLK
clk => right_data[22]~reg0.CLK
clk => right_data[23]~reg0.CLK
clk => right_data[24]~reg0.CLK
clk => right_data[25]~reg0.CLK
clk => right_data[26]~reg0.CLK
clk => right_data[27]~reg0.CLK
clk => right_data[28]~reg0.CLK
clk => right_data[29]~reg0.CLK
clk => right_data[30]~reg0.CLK
clk => right_data[31]~reg0.CLK
clk => left_data[0]~reg0.CLK
clk => left_data[1]~reg0.CLK
clk => left_data[2]~reg0.CLK
clk => left_data[3]~reg0.CLK
clk => left_data[4]~reg0.CLK
clk => left_data[5]~reg0.CLK
clk => left_data[6]~reg0.CLK
clk => left_data[7]~reg0.CLK
clk => left_data[8]~reg0.CLK
clk => left_data[9]~reg0.CLK
clk => left_data[10]~reg0.CLK
clk => left_data[11]~reg0.CLK
clk => left_data[12]~reg0.CLK
clk => left_data[13]~reg0.CLK
clk => left_data[14]~reg0.CLK
clk => left_data[15]~reg0.CLK
clk => left_data[16]~reg0.CLK
clk => left_data[17]~reg0.CLK
clk => left_data[18]~reg0.CLK
clk => left_data[19]~reg0.CLK
clk => left_data[20]~reg0.CLK
clk => left_data[21]~reg0.CLK
clk => left_data[22]~reg0.CLK
clk => left_data[23]~reg0.CLK
clk => left_data[24]~reg0.CLK
clk => left_data[25]~reg0.CLK
clk => left_data[26]~reg0.CLK
clk => left_data[27]~reg0.CLK
clk => left_data[28]~reg0.CLK
clk => left_data[29]~reg0.CLK
clk => left_data[30]~reg0.CLK
clk => left_data[31]~reg0.CLK
clk => right_data_shift[0].CLK
clk => right_data_shift[1].CLK
clk => right_data_shift[2].CLK
clk => right_data_shift[3].CLK
clk => right_data_shift[4].CLK
clk => right_data_shift[5].CLK
clk => right_data_shift[6].CLK
clk => right_data_shift[7].CLK
clk => right_data_shift[8].CLK
clk => right_data_shift[9].CLK
clk => right_data_shift[10].CLK
clk => right_data_shift[11].CLK
clk => right_data_shift[12].CLK
clk => right_data_shift[13].CLK
clk => right_data_shift[14].CLK
clk => right_data_shift[15].CLK
clk => right_data_shift[16].CLK
clk => right_data_shift[17].CLK
clk => right_data_shift[18].CLK
clk => right_data_shift[19].CLK
clk => right_data_shift[20].CLK
clk => right_data_shift[21].CLK
clk => right_data_shift[22].CLK
clk => right_data_shift[23].CLK
clk => right_data_shift[24].CLK
clk => right_data_shift[25].CLK
clk => right_data_shift[26].CLK
clk => right_data_shift[27].CLK
clk => right_data_shift[28].CLK
clk => right_data_shift[29].CLK
clk => right_data_shift[30].CLK
clk => right_data_shift[31].CLK
clk => left_data_shift[0].CLK
clk => left_data_shift[1].CLK
clk => left_data_shift[2].CLK
clk => left_data_shift[3].CLK
clk => left_data_shift[4].CLK
clk => left_data_shift[5].CLK
clk => left_data_shift[6].CLK
clk => left_data_shift[7].CLK
clk => left_data_shift[8].CLK
clk => left_data_shift[9].CLK
clk => left_data_shift[10].CLK
clk => left_data_shift[11].CLK
clk => left_data_shift[12].CLK
clk => left_data_shift[13].CLK
clk => left_data_shift[14].CLK
clk => left_data_shift[15].CLK
clk => left_data_shift[16].CLK
clk => left_data_shift[17].CLK
clk => left_data_shift[18].CLK
clk => left_data_shift[19].CLK
clk => left_data_shift[20].CLK
clk => left_data_shift[21].CLK
clk => left_data_shift[22].CLK
clk => left_data_shift[23].CLK
clk => left_data_shift[24].CLK
clk => left_data_shift[25].CLK
clk => left_data_shift[26].CLK
clk => left_data_shift[27].CLK
clk => left_data_shift[28].CLK
clk => left_data_shift[29].CLK
clk => left_data_shift[30].CLK
clk => left_data_shift[31].CLK
clk => ws_lrc_d1.CLK
clk => ws_lrc_d0.CLK
clk => sck_bclk_d1.CLK
clk => sck_bclk_d0.CLK
sck_bclk => sck_bclk_d0.DATAIN
ws_lrc => ws_lrc_d0.DATAIN
sdata => left_data_shift.DATAB
sdata => right_data_shift.DATAB
left_data[0] <= left_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[1] <= left_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[2] <= left_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[3] <= left_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[4] <= left_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[5] <= left_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[6] <= left_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[7] <= left_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[8] <= left_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[9] <= left_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[10] <= left_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[11] <= left_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[12] <= left_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[13] <= left_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[14] <= left_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[15] <= left_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[16] <= left_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[17] <= left_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[18] <= left_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[19] <= left_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[20] <= left_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[21] <= left_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[22] <= left_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[23] <= left_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[24] <= left_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[25] <= left_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[26] <= left_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[27] <= left_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[28] <= left_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[29] <= left_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[30] <= left_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_data[31] <= left_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[0] <= right_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[1] <= right_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[2] <= right_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[3] <= right_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[4] <= right_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[5] <= right_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[6] <= right_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[7] <= right_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[8] <= right_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[9] <= right_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[10] <= right_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[11] <= right_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[12] <= right_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[13] <= right_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[14] <= right_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[15] <= right_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[16] <= right_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[17] <= right_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[18] <= right_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[19] <= right_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[20] <= right_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[21] <= right_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[22] <= right_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[23] <= right_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[24] <= right_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[25] <= right_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[26] <= right_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[27] <= right_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[28] <= right_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[29] <= right_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[30] <= right_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_data[31] <= right_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0
rst => rst.IN2
mem_clk => mem_clk.IN4
rd_burst_req <= frame_fifo_read:frame_fifo_read_m0.rd_burst_req
rd_burst_len[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_len[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_len
rd_burst_addr[0] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[1] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[2] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[3] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[4] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[5] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[6] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[7] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[8] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[9] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[10] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[11] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[12] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[13] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[14] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[15] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[16] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[17] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[18] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[19] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[20] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[21] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[22] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_addr[23] <= frame_fifo_read:frame_fifo_read_m0.rd_burst_addr
rd_burst_data_valid => rd_burst_data_valid.IN2
rd_burst_data[0] => rd_burst_data[0].IN1
rd_burst_data[1] => rd_burst_data[1].IN1
rd_burst_data[2] => rd_burst_data[2].IN1
rd_burst_data[3] => rd_burst_data[3].IN1
rd_burst_data[4] => rd_burst_data[4].IN1
rd_burst_data[5] => rd_burst_data[5].IN1
rd_burst_data[6] => rd_burst_data[6].IN1
rd_burst_data[7] => rd_burst_data[7].IN1
rd_burst_data[8] => rd_burst_data[8].IN1
rd_burst_data[9] => rd_burst_data[9].IN1
rd_burst_data[10] => rd_burst_data[10].IN1
rd_burst_data[11] => rd_burst_data[11].IN1
rd_burst_data[12] => rd_burst_data[12].IN1
rd_burst_data[13] => rd_burst_data[13].IN1
rd_burst_data[14] => rd_burst_data[14].IN1
rd_burst_data[15] => rd_burst_data[15].IN1
rd_burst_finish => rd_burst_finish.IN1
read_clk => read_clk.IN1
read_req => read_req.IN1
read_req_ack <= frame_fifo_read:frame_fifo_read_m0.read_req_ack
read_finish <= frame_fifo_read:frame_fifo_read_m0.read_finish
read_addr_0[0] => read_addr_0[0].IN1
read_addr_0[1] => read_addr_0[1].IN1
read_addr_0[2] => read_addr_0[2].IN1
read_addr_0[3] => read_addr_0[3].IN1
read_addr_0[4] => read_addr_0[4].IN1
read_addr_0[5] => read_addr_0[5].IN1
read_addr_0[6] => read_addr_0[6].IN1
read_addr_0[7] => read_addr_0[7].IN1
read_addr_0[8] => read_addr_0[8].IN1
read_addr_0[9] => read_addr_0[9].IN1
read_addr_0[10] => read_addr_0[10].IN1
read_addr_0[11] => read_addr_0[11].IN1
read_addr_0[12] => read_addr_0[12].IN1
read_addr_0[13] => read_addr_0[13].IN1
read_addr_0[14] => read_addr_0[14].IN1
read_addr_0[15] => read_addr_0[15].IN1
read_addr_0[16] => read_addr_0[16].IN1
read_addr_0[17] => read_addr_0[17].IN1
read_addr_0[18] => read_addr_0[18].IN1
read_addr_0[19] => read_addr_0[19].IN1
read_addr_0[20] => read_addr_0[20].IN1
read_addr_0[21] => read_addr_0[21].IN1
read_addr_0[22] => read_addr_0[22].IN1
read_addr_0[23] => read_addr_0[23].IN1
read_addr_1[0] => read_addr_1[0].IN1
read_addr_1[1] => read_addr_1[1].IN1
read_addr_1[2] => read_addr_1[2].IN1
read_addr_1[3] => read_addr_1[3].IN1
read_addr_1[4] => read_addr_1[4].IN1
read_addr_1[5] => read_addr_1[5].IN1
read_addr_1[6] => read_addr_1[6].IN1
read_addr_1[7] => read_addr_1[7].IN1
read_addr_1[8] => read_addr_1[8].IN1
read_addr_1[9] => read_addr_1[9].IN1
read_addr_1[10] => read_addr_1[10].IN1
read_addr_1[11] => read_addr_1[11].IN1
read_addr_1[12] => read_addr_1[12].IN1
read_addr_1[13] => read_addr_1[13].IN1
read_addr_1[14] => read_addr_1[14].IN1
read_addr_1[15] => read_addr_1[15].IN1
read_addr_1[16] => read_addr_1[16].IN1
read_addr_1[17] => read_addr_1[17].IN1
read_addr_1[18] => read_addr_1[18].IN1
read_addr_1[19] => read_addr_1[19].IN1
read_addr_1[20] => read_addr_1[20].IN1
read_addr_1[21] => read_addr_1[21].IN1
read_addr_1[22] => read_addr_1[22].IN1
read_addr_1[23] => read_addr_1[23].IN1
read_addr_2[0] => read_addr_2[0].IN1
read_addr_2[1] => read_addr_2[1].IN1
read_addr_2[2] => read_addr_2[2].IN1
read_addr_2[3] => read_addr_2[3].IN1
read_addr_2[4] => read_addr_2[4].IN1
read_addr_2[5] => read_addr_2[5].IN1
read_addr_2[6] => read_addr_2[6].IN1
read_addr_2[7] => read_addr_2[7].IN1
read_addr_2[8] => read_addr_2[8].IN1
read_addr_2[9] => read_addr_2[9].IN1
read_addr_2[10] => read_addr_2[10].IN1
read_addr_2[11] => read_addr_2[11].IN1
read_addr_2[12] => read_addr_2[12].IN1
read_addr_2[13] => read_addr_2[13].IN1
read_addr_2[14] => read_addr_2[14].IN1
read_addr_2[15] => read_addr_2[15].IN1
read_addr_2[16] => read_addr_2[16].IN1
read_addr_2[17] => read_addr_2[17].IN1
read_addr_2[18] => read_addr_2[18].IN1
read_addr_2[19] => read_addr_2[19].IN1
read_addr_2[20] => read_addr_2[20].IN1
read_addr_2[21] => read_addr_2[21].IN1
read_addr_2[22] => read_addr_2[22].IN1
read_addr_2[23] => read_addr_2[23].IN1
read_addr_3[0] => read_addr_3[0].IN1
read_addr_3[1] => read_addr_3[1].IN1
read_addr_3[2] => read_addr_3[2].IN1
read_addr_3[3] => read_addr_3[3].IN1
read_addr_3[4] => read_addr_3[4].IN1
read_addr_3[5] => read_addr_3[5].IN1
read_addr_3[6] => read_addr_3[6].IN1
read_addr_3[7] => read_addr_3[7].IN1
read_addr_3[8] => read_addr_3[8].IN1
read_addr_3[9] => read_addr_3[9].IN1
read_addr_3[10] => read_addr_3[10].IN1
read_addr_3[11] => read_addr_3[11].IN1
read_addr_3[12] => read_addr_3[12].IN1
read_addr_3[13] => read_addr_3[13].IN1
read_addr_3[14] => read_addr_3[14].IN1
read_addr_3[15] => read_addr_3[15].IN1
read_addr_3[16] => read_addr_3[16].IN1
read_addr_3[17] => read_addr_3[17].IN1
read_addr_3[18] => read_addr_3[18].IN1
read_addr_3[19] => read_addr_3[19].IN1
read_addr_3[20] => read_addr_3[20].IN1
read_addr_3[21] => read_addr_3[21].IN1
read_addr_3[22] => read_addr_3[22].IN1
read_addr_3[23] => read_addr_3[23].IN1
read_addr_index[0] => read_addr_index[0].IN1
read_addr_index[1] => read_addr_index[1].IN1
read_len[0] => read_len[0].IN1
read_len[1] => read_len[1].IN1
read_len[2] => read_len[2].IN1
read_len[3] => read_len[3].IN1
read_len[4] => read_len[4].IN1
read_len[5] => read_len[5].IN1
read_len[6] => read_len[6].IN1
read_len[7] => read_len[7].IN1
read_len[8] => read_len[8].IN1
read_len[9] => read_len[9].IN1
read_len[10] => read_len[10].IN1
read_len[11] => read_len[11].IN1
read_len[12] => read_len[12].IN1
read_len[13] => read_len[13].IN1
read_len[14] => read_len[14].IN1
read_len[15] => read_len[15].IN1
read_len[16] => read_len[16].IN1
read_len[17] => read_len[17].IN1
read_len[18] => read_len[18].IN1
read_len[19] => read_len[19].IN1
read_len[20] => read_len[20].IN1
read_len[21] => read_len[21].IN1
read_len[22] => read_len[22].IN1
read_len[23] => read_len[23].IN1
read_en => read_en.IN1
read_data[0] <= afifo_16i_64o_256:read_buf.q
read_data[1] <= afifo_16i_64o_256:read_buf.q
read_data[2] <= afifo_16i_64o_256:read_buf.q
read_data[3] <= afifo_16i_64o_256:read_buf.q
read_data[4] <= afifo_16i_64o_256:read_buf.q
read_data[5] <= afifo_16i_64o_256:read_buf.q
read_data[6] <= afifo_16i_64o_256:read_buf.q
read_data[7] <= afifo_16i_64o_256:read_buf.q
read_data[8] <= afifo_16i_64o_256:read_buf.q
read_data[9] <= afifo_16i_64o_256:read_buf.q
read_data[10] <= afifo_16i_64o_256:read_buf.q
read_data[11] <= afifo_16i_64o_256:read_buf.q
read_data[12] <= afifo_16i_64o_256:read_buf.q
read_data[13] <= afifo_16i_64o_256:read_buf.q
read_data[14] <= afifo_16i_64o_256:read_buf.q
read_data[15] <= afifo_16i_64o_256:read_buf.q
read_data[16] <= afifo_16i_64o_256:read_buf.q
read_data[17] <= afifo_16i_64o_256:read_buf.q
read_data[18] <= afifo_16i_64o_256:read_buf.q
read_data[19] <= afifo_16i_64o_256:read_buf.q
read_data[20] <= afifo_16i_64o_256:read_buf.q
read_data[21] <= afifo_16i_64o_256:read_buf.q
read_data[22] <= afifo_16i_64o_256:read_buf.q
read_data[23] <= afifo_16i_64o_256:read_buf.q
read_data[24] <= afifo_16i_64o_256:read_buf.q
read_data[25] <= afifo_16i_64o_256:read_buf.q
read_data[26] <= afifo_16i_64o_256:read_buf.q
read_data[27] <= afifo_16i_64o_256:read_buf.q
read_data[28] <= afifo_16i_64o_256:read_buf.q
read_data[29] <= afifo_16i_64o_256:read_buf.q
read_data[30] <= afifo_16i_64o_256:read_buf.q
read_data[31] <= afifo_16i_64o_256:read_buf.q
read_data[32] <= afifo_16i_64o_256:read_buf.q
read_data[33] <= afifo_16i_64o_256:read_buf.q
read_data[34] <= afifo_16i_64o_256:read_buf.q
read_data[35] <= afifo_16i_64o_256:read_buf.q
read_data[36] <= afifo_16i_64o_256:read_buf.q
read_data[37] <= afifo_16i_64o_256:read_buf.q
read_data[38] <= afifo_16i_64o_256:read_buf.q
read_data[39] <= afifo_16i_64o_256:read_buf.q
read_data[40] <= afifo_16i_64o_256:read_buf.q
read_data[41] <= afifo_16i_64o_256:read_buf.q
read_data[42] <= afifo_16i_64o_256:read_buf.q
read_data[43] <= afifo_16i_64o_256:read_buf.q
read_data[44] <= afifo_16i_64o_256:read_buf.q
read_data[45] <= afifo_16i_64o_256:read_buf.q
read_data[46] <= afifo_16i_64o_256:read_buf.q
read_data[47] <= afifo_16i_64o_256:read_buf.q
read_data[48] <= afifo_16i_64o_256:read_buf.q
read_data[49] <= afifo_16i_64o_256:read_buf.q
read_data[50] <= afifo_16i_64o_256:read_buf.q
read_data[51] <= afifo_16i_64o_256:read_buf.q
read_data[52] <= afifo_16i_64o_256:read_buf.q
read_data[53] <= afifo_16i_64o_256:read_buf.q
read_data[54] <= afifo_16i_64o_256:read_buf.q
read_data[55] <= afifo_16i_64o_256:read_buf.q
read_data[56] <= afifo_16i_64o_256:read_buf.q
read_data[57] <= afifo_16i_64o_256:read_buf.q
read_data[58] <= afifo_16i_64o_256:read_buf.q
read_data[59] <= afifo_16i_64o_256:read_buf.q
read_data[60] <= afifo_16i_64o_256:read_buf.q
read_data[61] <= afifo_16i_64o_256:read_buf.q
read_data[62] <= afifo_16i_64o_256:read_buf.q
read_data[63] <= afifo_16i_64o_256:read_buf.q
wr_burst_req <= frame_fifo_write:frame_fifo_write_m0.wr_burst_req
wr_burst_len[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_len[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_len
wr_burst_addr[0] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[1] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[2] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[3] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[4] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[5] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[6] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[7] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[8] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[9] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[10] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[11] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[12] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[13] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[14] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[15] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[16] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[17] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[18] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[19] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[20] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[21] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[22] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_addr[23] <= frame_fifo_write:frame_fifo_write_m0.wr_burst_addr
wr_burst_data_req => wr_burst_data_req.IN2
wr_burst_data[0] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[1] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[2] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[3] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[4] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[5] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[6] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[7] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[8] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[9] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[10] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[11] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[12] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[13] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[14] <= afifo_64i_16o_64:write_buf.q
wr_burst_data[15] <= afifo_64i_16o_64:write_buf.q
wr_burst_finish => wr_burst_finish.IN1
write_clk => write_clk.IN1
write_req => write_req.IN1
write_req_ack <= frame_fifo_write:frame_fifo_write_m0.write_req_ack
write_finish <= frame_fifo_write:frame_fifo_write_m0.write_finish
write_addr_0[0] => write_addr_0[0].IN1
write_addr_0[1] => write_addr_0[1].IN1
write_addr_0[2] => write_addr_0[2].IN1
write_addr_0[3] => write_addr_0[3].IN1
write_addr_0[4] => write_addr_0[4].IN1
write_addr_0[5] => write_addr_0[5].IN1
write_addr_0[6] => write_addr_0[6].IN1
write_addr_0[7] => write_addr_0[7].IN1
write_addr_0[8] => write_addr_0[8].IN1
write_addr_0[9] => write_addr_0[9].IN1
write_addr_0[10] => write_addr_0[10].IN1
write_addr_0[11] => write_addr_0[11].IN1
write_addr_0[12] => write_addr_0[12].IN1
write_addr_0[13] => write_addr_0[13].IN1
write_addr_0[14] => write_addr_0[14].IN1
write_addr_0[15] => write_addr_0[15].IN1
write_addr_0[16] => write_addr_0[16].IN1
write_addr_0[17] => write_addr_0[17].IN1
write_addr_0[18] => write_addr_0[18].IN1
write_addr_0[19] => write_addr_0[19].IN1
write_addr_0[20] => write_addr_0[20].IN1
write_addr_0[21] => write_addr_0[21].IN1
write_addr_0[22] => write_addr_0[22].IN1
write_addr_0[23] => write_addr_0[23].IN1
write_addr_1[0] => write_addr_1[0].IN1
write_addr_1[1] => write_addr_1[1].IN1
write_addr_1[2] => write_addr_1[2].IN1
write_addr_1[3] => write_addr_1[3].IN1
write_addr_1[4] => write_addr_1[4].IN1
write_addr_1[5] => write_addr_1[5].IN1
write_addr_1[6] => write_addr_1[6].IN1
write_addr_1[7] => write_addr_1[7].IN1
write_addr_1[8] => write_addr_1[8].IN1
write_addr_1[9] => write_addr_1[9].IN1
write_addr_1[10] => write_addr_1[10].IN1
write_addr_1[11] => write_addr_1[11].IN1
write_addr_1[12] => write_addr_1[12].IN1
write_addr_1[13] => write_addr_1[13].IN1
write_addr_1[14] => write_addr_1[14].IN1
write_addr_1[15] => write_addr_1[15].IN1
write_addr_1[16] => write_addr_1[16].IN1
write_addr_1[17] => write_addr_1[17].IN1
write_addr_1[18] => write_addr_1[18].IN1
write_addr_1[19] => write_addr_1[19].IN1
write_addr_1[20] => write_addr_1[20].IN1
write_addr_1[21] => write_addr_1[21].IN1
write_addr_1[22] => write_addr_1[22].IN1
write_addr_1[23] => write_addr_1[23].IN1
write_addr_2[0] => write_addr_2[0].IN1
write_addr_2[1] => write_addr_2[1].IN1
write_addr_2[2] => write_addr_2[2].IN1
write_addr_2[3] => write_addr_2[3].IN1
write_addr_2[4] => write_addr_2[4].IN1
write_addr_2[5] => write_addr_2[5].IN1
write_addr_2[6] => write_addr_2[6].IN1
write_addr_2[7] => write_addr_2[7].IN1
write_addr_2[8] => write_addr_2[8].IN1
write_addr_2[9] => write_addr_2[9].IN1
write_addr_2[10] => write_addr_2[10].IN1
write_addr_2[11] => write_addr_2[11].IN1
write_addr_2[12] => write_addr_2[12].IN1
write_addr_2[13] => write_addr_2[13].IN1
write_addr_2[14] => write_addr_2[14].IN1
write_addr_2[15] => write_addr_2[15].IN1
write_addr_2[16] => write_addr_2[16].IN1
write_addr_2[17] => write_addr_2[17].IN1
write_addr_2[18] => write_addr_2[18].IN1
write_addr_2[19] => write_addr_2[19].IN1
write_addr_2[20] => write_addr_2[20].IN1
write_addr_2[21] => write_addr_2[21].IN1
write_addr_2[22] => write_addr_2[22].IN1
write_addr_2[23] => write_addr_2[23].IN1
write_addr_3[0] => write_addr_3[0].IN1
write_addr_3[1] => write_addr_3[1].IN1
write_addr_3[2] => write_addr_3[2].IN1
write_addr_3[3] => write_addr_3[3].IN1
write_addr_3[4] => write_addr_3[4].IN1
write_addr_3[5] => write_addr_3[5].IN1
write_addr_3[6] => write_addr_3[6].IN1
write_addr_3[7] => write_addr_3[7].IN1
write_addr_3[8] => write_addr_3[8].IN1
write_addr_3[9] => write_addr_3[9].IN1
write_addr_3[10] => write_addr_3[10].IN1
write_addr_3[11] => write_addr_3[11].IN1
write_addr_3[12] => write_addr_3[12].IN1
write_addr_3[13] => write_addr_3[13].IN1
write_addr_3[14] => write_addr_3[14].IN1
write_addr_3[15] => write_addr_3[15].IN1
write_addr_3[16] => write_addr_3[16].IN1
write_addr_3[17] => write_addr_3[17].IN1
write_addr_3[18] => write_addr_3[18].IN1
write_addr_3[19] => write_addr_3[19].IN1
write_addr_3[20] => write_addr_3[20].IN1
write_addr_3[21] => write_addr_3[21].IN1
write_addr_3[22] => write_addr_3[22].IN1
write_addr_3[23] => write_addr_3[23].IN1
write_addr_index[0] => write_addr_index[0].IN1
write_addr_index[1] => write_addr_index[1].IN1
write_len[0] => write_len[0].IN1
write_len[1] => write_len[1].IN1
write_len[2] => write_len[2].IN1
write_len[3] => write_len[3].IN1
write_len[4] => write_len[4].IN1
write_len[5] => write_len[5].IN1
write_len[6] => write_len[6].IN1
write_len[7] => write_len[7].IN1
write_len[8] => write_len[8].IN1
write_len[9] => write_len[9].IN1
write_len[10] => write_len[10].IN1
write_len[11] => write_len[11].IN1
write_len[12] => write_len[12].IN1
write_len[13] => write_len[13].IN1
write_len[14] => write_len[14].IN1
write_len[15] => write_len[15].IN1
write_len[16] => write_len[16].IN1
write_len[17] => write_len[17].IN1
write_len[18] => write_len[18].IN1
write_len[19] => write_len[19].IN1
write_len[20] => write_len[20].IN1
write_len[21] => write_len[21].IN1
write_len[22] => write_len[22].IN1
write_len[23] => write_len[23].IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
write_data[33] => write_data[33].IN1
write_data[34] => write_data[34].IN1
write_data[35] => write_data[35].IN1
write_data[36] => write_data[36].IN1
write_data[37] => write_data[37].IN1
write_data[38] => write_data[38].IN1
write_data[39] => write_data[39].IN1
write_data[40] => write_data[40].IN1
write_data[41] => write_data[41].IN1
write_data[42] => write_data[42].IN1
write_data[43] => write_data[43].IN1
write_data[44] => write_data[44].IN1
write_data[45] => write_data[45].IN1
write_data[46] => write_data[46].IN1
write_data[47] => write_data[47].IN1
write_data[48] => write_data[48].IN1
write_data[49] => write_data[49].IN1
write_data[50] => write_data[50].IN1
write_data[51] => write_data[51].IN1
write_data[52] => write_data[52].IN1
write_data[53] => write_data[53].IN1
write_data[54] => write_data[54].IN1
write_data[55] => write_data[55].IN1
write_data[56] => write_data[56].IN1
write_data[57] => write_data[57].IN1
write_data[58] => write_data[58].IN1
write_data[59] => write_data[59].IN1
write_data[60] => write_data[60].IN1
write_data[61] => write_data[61].IN1
write_data[62] => write_data[62].IN1
write_data[63] => write_data[63].IN1


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ool1:auto_generated.aclr
data[0] => dcfifo_ool1:auto_generated.data[0]
data[1] => dcfifo_ool1:auto_generated.data[1]
data[2] => dcfifo_ool1:auto_generated.data[2]
data[3] => dcfifo_ool1:auto_generated.data[3]
data[4] => dcfifo_ool1:auto_generated.data[4]
data[5] => dcfifo_ool1:auto_generated.data[5]
data[6] => dcfifo_ool1:auto_generated.data[6]
data[7] => dcfifo_ool1:auto_generated.data[7]
data[8] => dcfifo_ool1:auto_generated.data[8]
data[9] => dcfifo_ool1:auto_generated.data[9]
data[10] => dcfifo_ool1:auto_generated.data[10]
data[11] => dcfifo_ool1:auto_generated.data[11]
data[12] => dcfifo_ool1:auto_generated.data[12]
data[13] => dcfifo_ool1:auto_generated.data[13]
data[14] => dcfifo_ool1:auto_generated.data[14]
data[15] => dcfifo_ool1:auto_generated.data[15]
data[16] => dcfifo_ool1:auto_generated.data[16]
data[17] => dcfifo_ool1:auto_generated.data[17]
data[18] => dcfifo_ool1:auto_generated.data[18]
data[19] => dcfifo_ool1:auto_generated.data[19]
data[20] => dcfifo_ool1:auto_generated.data[20]
data[21] => dcfifo_ool1:auto_generated.data[21]
data[22] => dcfifo_ool1:auto_generated.data[22]
data[23] => dcfifo_ool1:auto_generated.data[23]
data[24] => dcfifo_ool1:auto_generated.data[24]
data[25] => dcfifo_ool1:auto_generated.data[25]
data[26] => dcfifo_ool1:auto_generated.data[26]
data[27] => dcfifo_ool1:auto_generated.data[27]
data[28] => dcfifo_ool1:auto_generated.data[28]
data[29] => dcfifo_ool1:auto_generated.data[29]
data[30] => dcfifo_ool1:auto_generated.data[30]
data[31] => dcfifo_ool1:auto_generated.data[31]
data[32] => dcfifo_ool1:auto_generated.data[32]
data[33] => dcfifo_ool1:auto_generated.data[33]
data[34] => dcfifo_ool1:auto_generated.data[34]
data[35] => dcfifo_ool1:auto_generated.data[35]
data[36] => dcfifo_ool1:auto_generated.data[36]
data[37] => dcfifo_ool1:auto_generated.data[37]
data[38] => dcfifo_ool1:auto_generated.data[38]
data[39] => dcfifo_ool1:auto_generated.data[39]
data[40] => dcfifo_ool1:auto_generated.data[40]
data[41] => dcfifo_ool1:auto_generated.data[41]
data[42] => dcfifo_ool1:auto_generated.data[42]
data[43] => dcfifo_ool1:auto_generated.data[43]
data[44] => dcfifo_ool1:auto_generated.data[44]
data[45] => dcfifo_ool1:auto_generated.data[45]
data[46] => dcfifo_ool1:auto_generated.data[46]
data[47] => dcfifo_ool1:auto_generated.data[47]
data[48] => dcfifo_ool1:auto_generated.data[48]
data[49] => dcfifo_ool1:auto_generated.data[49]
data[50] => dcfifo_ool1:auto_generated.data[50]
data[51] => dcfifo_ool1:auto_generated.data[51]
data[52] => dcfifo_ool1:auto_generated.data[52]
data[53] => dcfifo_ool1:auto_generated.data[53]
data[54] => dcfifo_ool1:auto_generated.data[54]
data[55] => dcfifo_ool1:auto_generated.data[55]
data[56] => dcfifo_ool1:auto_generated.data[56]
data[57] => dcfifo_ool1:auto_generated.data[57]
data[58] => dcfifo_ool1:auto_generated.data[58]
data[59] => dcfifo_ool1:auto_generated.data[59]
data[60] => dcfifo_ool1:auto_generated.data[60]
data[61] => dcfifo_ool1:auto_generated.data[61]
data[62] => dcfifo_ool1:auto_generated.data[62]
data[63] => dcfifo_ool1:auto_generated.data[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_ool1:auto_generated.q[0]
q[1] <= dcfifo_ool1:auto_generated.q[1]
q[2] <= dcfifo_ool1:auto_generated.q[2]
q[3] <= dcfifo_ool1:auto_generated.q[3]
q[4] <= dcfifo_ool1:auto_generated.q[4]
q[5] <= dcfifo_ool1:auto_generated.q[5]
q[6] <= dcfifo_ool1:auto_generated.q[6]
q[7] <= dcfifo_ool1:auto_generated.q[7]
q[8] <= dcfifo_ool1:auto_generated.q[8]
q[9] <= dcfifo_ool1:auto_generated.q[9]
q[10] <= dcfifo_ool1:auto_generated.q[10]
q[11] <= dcfifo_ool1:auto_generated.q[11]
q[12] <= dcfifo_ool1:auto_generated.q[12]
q[13] <= dcfifo_ool1:auto_generated.q[13]
q[14] <= dcfifo_ool1:auto_generated.q[14]
q[15] <= dcfifo_ool1:auto_generated.q[15]
rdclk => dcfifo_ool1:auto_generated.rdclk
rdempty <= dcfifo_ool1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_ool1:auto_generated.rdreq
rdusedw[0] <= dcfifo_ool1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ool1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ool1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ool1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ool1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ool1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ool1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ool1:auto_generated.rdusedw[7]
wrclk => dcfifo_ool1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_ool1:auto_generated.wrfull
wrreq => dcfifo_ool1:auto_generated.wrreq
wrusedw[0] <= dcfifo_ool1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ool1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ool1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ool1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ool1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ool1:auto_generated.wrusedw[5]


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => altsyncram_tj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdptr_b[1].IN0
aclr => rdptr_g[6].IN0
aclr => wrptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_64e:cntr_b.aset
data[0] => altsyncram_tj31:fifo_ram.data_a[0]
data[1] => altsyncram_tj31:fifo_ram.data_a[1]
data[2] => altsyncram_tj31:fifo_ram.data_a[2]
data[3] => altsyncram_tj31:fifo_ram.data_a[3]
data[4] => altsyncram_tj31:fifo_ram.data_a[4]
data[5] => altsyncram_tj31:fifo_ram.data_a[5]
data[6] => altsyncram_tj31:fifo_ram.data_a[6]
data[7] => altsyncram_tj31:fifo_ram.data_a[7]
data[8] => altsyncram_tj31:fifo_ram.data_a[8]
data[9] => altsyncram_tj31:fifo_ram.data_a[9]
data[10] => altsyncram_tj31:fifo_ram.data_a[10]
data[11] => altsyncram_tj31:fifo_ram.data_a[11]
data[12] => altsyncram_tj31:fifo_ram.data_a[12]
data[13] => altsyncram_tj31:fifo_ram.data_a[13]
data[14] => altsyncram_tj31:fifo_ram.data_a[14]
data[15] => altsyncram_tj31:fifo_ram.data_a[15]
data[16] => altsyncram_tj31:fifo_ram.data_a[16]
data[17] => altsyncram_tj31:fifo_ram.data_a[17]
data[18] => altsyncram_tj31:fifo_ram.data_a[18]
data[19] => altsyncram_tj31:fifo_ram.data_a[19]
data[20] => altsyncram_tj31:fifo_ram.data_a[20]
data[21] => altsyncram_tj31:fifo_ram.data_a[21]
data[22] => altsyncram_tj31:fifo_ram.data_a[22]
data[23] => altsyncram_tj31:fifo_ram.data_a[23]
data[24] => altsyncram_tj31:fifo_ram.data_a[24]
data[25] => altsyncram_tj31:fifo_ram.data_a[25]
data[26] => altsyncram_tj31:fifo_ram.data_a[26]
data[27] => altsyncram_tj31:fifo_ram.data_a[27]
data[28] => altsyncram_tj31:fifo_ram.data_a[28]
data[29] => altsyncram_tj31:fifo_ram.data_a[29]
data[30] => altsyncram_tj31:fifo_ram.data_a[30]
data[31] => altsyncram_tj31:fifo_ram.data_a[31]
data[32] => altsyncram_tj31:fifo_ram.data_a[32]
data[33] => altsyncram_tj31:fifo_ram.data_a[33]
data[34] => altsyncram_tj31:fifo_ram.data_a[34]
data[35] => altsyncram_tj31:fifo_ram.data_a[35]
data[36] => altsyncram_tj31:fifo_ram.data_a[36]
data[37] => altsyncram_tj31:fifo_ram.data_a[37]
data[38] => altsyncram_tj31:fifo_ram.data_a[38]
data[39] => altsyncram_tj31:fifo_ram.data_a[39]
data[40] => altsyncram_tj31:fifo_ram.data_a[40]
data[41] => altsyncram_tj31:fifo_ram.data_a[41]
data[42] => altsyncram_tj31:fifo_ram.data_a[42]
data[43] => altsyncram_tj31:fifo_ram.data_a[43]
data[44] => altsyncram_tj31:fifo_ram.data_a[44]
data[45] => altsyncram_tj31:fifo_ram.data_a[45]
data[46] => altsyncram_tj31:fifo_ram.data_a[46]
data[47] => altsyncram_tj31:fifo_ram.data_a[47]
data[48] => altsyncram_tj31:fifo_ram.data_a[48]
data[49] => altsyncram_tj31:fifo_ram.data_a[49]
data[50] => altsyncram_tj31:fifo_ram.data_a[50]
data[51] => altsyncram_tj31:fifo_ram.data_a[51]
data[52] => altsyncram_tj31:fifo_ram.data_a[52]
data[53] => altsyncram_tj31:fifo_ram.data_a[53]
data[54] => altsyncram_tj31:fifo_ram.data_a[54]
data[55] => altsyncram_tj31:fifo_ram.data_a[55]
data[56] => altsyncram_tj31:fifo_ram.data_a[56]
data[57] => altsyncram_tj31:fifo_ram.data_a[57]
data[58] => altsyncram_tj31:fifo_ram.data_a[58]
data[59] => altsyncram_tj31:fifo_ram.data_a[59]
data[60] => altsyncram_tj31:fifo_ram.data_a[60]
data[61] => altsyncram_tj31:fifo_ram.data_a[61]
data[62] => altsyncram_tj31:fifo_ram.data_a[62]
data[63] => altsyncram_tj31:fifo_ram.data_a[63]
q[0] <= altsyncram_tj31:fifo_ram.q_b[0]
q[1] <= altsyncram_tj31:fifo_ram.q_b[1]
q[2] <= altsyncram_tj31:fifo_ram.q_b[2]
q[3] <= altsyncram_tj31:fifo_ram.q_b[3]
q[4] <= altsyncram_tj31:fifo_ram.q_b[4]
q[5] <= altsyncram_tj31:fifo_ram.q_b[5]
q[6] <= altsyncram_tj31:fifo_ram.q_b[6]
q[7] <= altsyncram_tj31:fifo_ram.q_b[7]
q[8] <= altsyncram_tj31:fifo_ram.q_b[8]
q[9] <= altsyncram_tj31:fifo_ram.q_b[9]
q[10] <= altsyncram_tj31:fifo_ram.q_b[10]
q[11] <= altsyncram_tj31:fifo_ram.q_b[11]
q[12] <= altsyncram_tj31:fifo_ram.q_b[12]
q[13] <= altsyncram_tj31:fifo_ram.q_b[13]
q[14] <= altsyncram_tj31:fifo_ram.q_b[14]
q[15] <= altsyncram_tj31:fifo_ram.q_b[15]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_tj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_ed9:rs_bwp.clock
rdclk => alt_synch_pipe_unl:rs_dgwp.clock
rdclk => cntr_64e:cntr_b.clock
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => altsyncram_tj31:fifo_ram.clock0
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_vnl:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|altsyncram_tj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
data_a[32] => ram_block11a0.PORTADATAIN2
data_a[33] => ram_block11a1.PORTADATAIN2
data_a[34] => ram_block11a2.PORTADATAIN2
data_a[35] => ram_block11a3.PORTADATAIN2
data_a[36] => ram_block11a4.PORTADATAIN2
data_a[37] => ram_block11a5.PORTADATAIN2
data_a[38] => ram_block11a6.PORTADATAIN2
data_a[39] => ram_block11a7.PORTADATAIN2
data_a[40] => ram_block11a8.PORTADATAIN2
data_a[41] => ram_block11a9.PORTADATAIN2
data_a[42] => ram_block11a10.PORTADATAIN2
data_a[43] => ram_block11a11.PORTADATAIN2
data_a[44] => ram_block11a12.PORTADATAIN2
data_a[45] => ram_block11a13.PORTADATAIN2
data_a[46] => ram_block11a14.PORTADATAIN2
data_a[47] => ram_block11a15.PORTADATAIN2
data_a[48] => ram_block11a0.PORTADATAIN3
data_a[49] => ram_block11a1.PORTADATAIN3
data_a[50] => ram_block11a2.PORTADATAIN3
data_a[51] => ram_block11a3.PORTADATAIN3
data_a[52] => ram_block11a4.PORTADATAIN3
data_a[53] => ram_block11a5.PORTADATAIN3
data_a[54] => ram_block11a6.PORTADATAIN3
data_a[55] => ram_block11a7.PORTADATAIN3
data_a[56] => ram_block11a8.PORTADATAIN3
data_a[57] => ram_block11a9.PORTADATAIN3
data_a[58] => ram_block11a10.PORTADATAIN3
data_a[59] => ram_block11a11.PORTADATAIN3
data_a[60] => ram_block11a12.PORTADATAIN3
data_a[61] => ram_block11a13.PORTADATAIN3
data_a[62] => ram_block11a14.PORTADATAIN3
data_a[63] => ram_block11a15.PORTADATAIN3
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:rs_bwp
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp
clock => dffpipe_fd9:dffpipe14.clock
clrn => dffpipe_fd9:dffpipe14.clrn
d[0] => dffpipe_fd9:dffpipe14.d[0]
d[1] => dffpipe_fd9:dffpipe14.d[1]
d[2] => dffpipe_fd9:dffpipe14.d[2]
d[3] => dffpipe_fd9:dffpipe14.d[3]
d[4] => dffpipe_fd9:dffpipe14.d[4]
d[5] => dffpipe_fd9:dffpipe14.d[5]
d[6] => dffpipe_fd9:dffpipe14.d[6]
q[0] <= dffpipe_fd9:dffpipe14.q[0]
q[1] <= dffpipe_fd9:dffpipe14.q[1]
q[2] <= dffpipe_fd9:dffpipe14.q[2]
q[3] <= dffpipe_fd9:dffpipe14.q[3]
q[4] <= dffpipe_fd9:dffpipe14.q[4]
q[5] <= dffpipe_fd9:dffpipe14.q[5]
q[6] <= dffpipe_fd9:dffpipe14.q[6]


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
clock => dffpipe_hd9:dffpipe17.clock
clrn => dffpipe_hd9:dffpipe17.clrn
d[0] => dffpipe_hd9:dffpipe17.d[0]
d[1] => dffpipe_hd9:dffpipe17.d[1]
d[2] => dffpipe_hd9:dffpipe17.d[2]
d[3] => dffpipe_hd9:dffpipe17.d[3]
d[4] => dffpipe_hd9:dffpipe17.d[4]
d[5] => dffpipe_hd9:dffpipe17.d[5]
d[6] => dffpipe_hd9:dffpipe17.d[6]
q[0] <= dffpipe_hd9:dffpipe17.q[0]
q[1] <= dffpipe_hd9:dffpipe17.q[1]
q[2] <= dffpipe_hd9:dffpipe17.q[2]
q[3] <= dffpipe_hd9:dffpipe17.q[3]
q[4] <= dffpipe_hd9:dffpipe17.q[4]
q[5] <= dffpipe_hd9:dffpipe17.q[5]
q[6] <= dffpipe_hd9:dffpipe17.q[6]


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cntr_64e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
rst => wr_burst_len[0]~reg0.ACLR
rst => wr_burst_len[1]~reg0.ACLR
rst => wr_burst_len[2]~reg0.ACLR
rst => wr_burst_len[3]~reg0.ACLR
rst => wr_burst_len[4]~reg0.ACLR
rst => wr_burst_len[5]~reg0.ACLR
rst => wr_burst_len[6]~reg0.ACLR
rst => wr_burst_len[7]~reg0.ACLR
rst => wr_burst_len[8]~reg0.ACLR
rst => wr_burst_len[9]~reg0.ACLR
rst => write_req_ack~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => write_cnt[0].ACLR
rst => write_cnt[1].ACLR
rst => write_cnt[2].ACLR
rst => write_cnt[3].ACLR
rst => write_cnt[4].ACLR
rst => write_cnt[5].ACLR
rst => write_cnt[6].ACLR
rst => write_cnt[7].ACLR
rst => write_cnt[8].ACLR
rst => write_cnt[9].ACLR
rst => write_cnt[10].ACLR
rst => write_cnt[11].ACLR
rst => write_cnt[12].ACLR
rst => write_cnt[13].ACLR
rst => write_cnt[14].ACLR
rst => write_cnt[15].ACLR
rst => write_cnt[16].ACLR
rst => write_cnt[17].ACLR
rst => write_cnt[18].ACLR
rst => write_cnt[19].ACLR
rst => write_cnt[20].ACLR
rst => write_cnt[21].ACLR
rst => write_cnt[22].ACLR
rst => write_cnt[23].ACLR
rst => wr_burst_req~reg0.ACLR
rst => wr_burst_addr[0]~reg0.ACLR
rst => wr_burst_addr[1]~reg0.ACLR
rst => wr_burst_addr[2]~reg0.ACLR
rst => wr_burst_addr[3]~reg0.ACLR
rst => wr_burst_addr[4]~reg0.ACLR
rst => wr_burst_addr[5]~reg0.ACLR
rst => wr_burst_addr[6]~reg0.ACLR
rst => wr_burst_addr[7]~reg0.ACLR
rst => wr_burst_addr[8]~reg0.ACLR
rst => wr_burst_addr[9]~reg0.ACLR
rst => wr_burst_addr[10]~reg0.ACLR
rst => wr_burst_addr[11]~reg0.ACLR
rst => wr_burst_addr[12]~reg0.ACLR
rst => wr_burst_addr[13]~reg0.ACLR
rst => wr_burst_addr[14]~reg0.ACLR
rst => wr_burst_addr[15]~reg0.ACLR
rst => wr_burst_addr[16]~reg0.ACLR
rst => wr_burst_addr[17]~reg0.ACLR
rst => wr_burst_addr[18]~reg0.ACLR
rst => wr_burst_addr[19]~reg0.ACLR
rst => wr_burst_addr[20]~reg0.ACLR
rst => wr_burst_addr[21]~reg0.ACLR
rst => wr_burst_addr[22]~reg0.ACLR
rst => wr_burst_addr[23]~reg0.ACLR
rst => write_len_latch[0].ACLR
rst => write_len_latch[1].ACLR
rst => write_len_latch[2].ACLR
rst => write_len_latch[3].ACLR
rst => write_len_latch[4].ACLR
rst => write_len_latch[5].ACLR
rst => write_len_latch[6].ACLR
rst => write_len_latch[7].ACLR
rst => write_len_latch[8].ACLR
rst => write_len_latch[9].ACLR
rst => write_len_latch[10].ACLR
rst => write_len_latch[11].ACLR
rst => write_len_latch[12].ACLR
rst => write_len_latch[13].ACLR
rst => write_len_latch[14].ACLR
rst => write_len_latch[15].ACLR
rst => write_len_latch[16].ACLR
rst => write_len_latch[17].ACLR
rst => write_len_latch[18].ACLR
rst => write_len_latch[19].ACLR
rst => write_len_latch[20].ACLR
rst => write_len_latch[21].ACLR
rst => write_len_latch[22].ACLR
rst => write_len_latch[23].ACLR
rst => write_addr_index_d1[0].ACLR
rst => write_addr_index_d1[1].ACLR
rst => write_addr_index_d0[0].ACLR
rst => write_addr_index_d0[1].ACLR
rst => write_len_d1[0].ACLR
rst => write_len_d1[1].ACLR
rst => write_len_d1[2].ACLR
rst => write_len_d1[3].ACLR
rst => write_len_d1[4].ACLR
rst => write_len_d1[5].ACLR
rst => write_len_d1[6].ACLR
rst => write_len_d1[7].ACLR
rst => write_len_d1[8].ACLR
rst => write_len_d1[9].ACLR
rst => write_len_d1[10].ACLR
rst => write_len_d1[11].ACLR
rst => write_len_d1[12].ACLR
rst => write_len_d1[13].ACLR
rst => write_len_d1[14].ACLR
rst => write_len_d1[15].ACLR
rst => write_len_d1[16].ACLR
rst => write_len_d1[17].ACLR
rst => write_len_d1[18].ACLR
rst => write_len_d1[19].ACLR
rst => write_len_d1[20].ACLR
rst => write_len_d1[21].ACLR
rst => write_len_d1[22].ACLR
rst => write_len_d1[23].ACLR
rst => write_len_d0[0].ACLR
rst => write_len_d0[1].ACLR
rst => write_len_d0[2].ACLR
rst => write_len_d0[3].ACLR
rst => write_len_d0[4].ACLR
rst => write_len_d0[5].ACLR
rst => write_len_d0[6].ACLR
rst => write_len_d0[7].ACLR
rst => write_len_d0[8].ACLR
rst => write_len_d0[9].ACLR
rst => write_len_d0[10].ACLR
rst => write_len_d0[11].ACLR
rst => write_len_d0[12].ACLR
rst => write_len_d0[13].ACLR
rst => write_len_d0[14].ACLR
rst => write_len_d0[15].ACLR
rst => write_len_d0[16].ACLR
rst => write_len_d0[17].ACLR
rst => write_len_d0[18].ACLR
rst => write_len_d0[19].ACLR
rst => write_len_d0[20].ACLR
rst => write_len_d0[21].ACLR
rst => write_len_d0[22].ACLR
rst => write_len_d0[23].ACLR
rst => write_req_d2.ACLR
rst => write_req_d1.ACLR
rst => write_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => wr_burst_len[0]~reg0.CLK
mem_clk => wr_burst_len[1]~reg0.CLK
mem_clk => wr_burst_len[2]~reg0.CLK
mem_clk => wr_burst_len[3]~reg0.CLK
mem_clk => wr_burst_len[4]~reg0.CLK
mem_clk => wr_burst_len[5]~reg0.CLK
mem_clk => wr_burst_len[6]~reg0.CLK
mem_clk => wr_burst_len[7]~reg0.CLK
mem_clk => wr_burst_len[8]~reg0.CLK
mem_clk => wr_burst_len[9]~reg0.CLK
mem_clk => write_req_ack~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => write_cnt[0].CLK
mem_clk => write_cnt[1].CLK
mem_clk => write_cnt[2].CLK
mem_clk => write_cnt[3].CLK
mem_clk => write_cnt[4].CLK
mem_clk => write_cnt[5].CLK
mem_clk => write_cnt[6].CLK
mem_clk => write_cnt[7].CLK
mem_clk => write_cnt[8].CLK
mem_clk => write_cnt[9].CLK
mem_clk => write_cnt[10].CLK
mem_clk => write_cnt[11].CLK
mem_clk => write_cnt[12].CLK
mem_clk => write_cnt[13].CLK
mem_clk => write_cnt[14].CLK
mem_clk => write_cnt[15].CLK
mem_clk => write_cnt[16].CLK
mem_clk => write_cnt[17].CLK
mem_clk => write_cnt[18].CLK
mem_clk => write_cnt[19].CLK
mem_clk => write_cnt[20].CLK
mem_clk => write_cnt[21].CLK
mem_clk => write_cnt[22].CLK
mem_clk => write_cnt[23].CLK
mem_clk => wr_burst_req~reg0.CLK
mem_clk => wr_burst_addr[0]~reg0.CLK
mem_clk => wr_burst_addr[1]~reg0.CLK
mem_clk => wr_burst_addr[2]~reg0.CLK
mem_clk => wr_burst_addr[3]~reg0.CLK
mem_clk => wr_burst_addr[4]~reg0.CLK
mem_clk => wr_burst_addr[5]~reg0.CLK
mem_clk => wr_burst_addr[6]~reg0.CLK
mem_clk => wr_burst_addr[7]~reg0.CLK
mem_clk => wr_burst_addr[8]~reg0.CLK
mem_clk => wr_burst_addr[9]~reg0.CLK
mem_clk => wr_burst_addr[10]~reg0.CLK
mem_clk => wr_burst_addr[11]~reg0.CLK
mem_clk => wr_burst_addr[12]~reg0.CLK
mem_clk => wr_burst_addr[13]~reg0.CLK
mem_clk => wr_burst_addr[14]~reg0.CLK
mem_clk => wr_burst_addr[15]~reg0.CLK
mem_clk => wr_burst_addr[16]~reg0.CLK
mem_clk => wr_burst_addr[17]~reg0.CLK
mem_clk => wr_burst_addr[18]~reg0.CLK
mem_clk => wr_burst_addr[19]~reg0.CLK
mem_clk => wr_burst_addr[20]~reg0.CLK
mem_clk => wr_burst_addr[21]~reg0.CLK
mem_clk => wr_burst_addr[22]~reg0.CLK
mem_clk => wr_burst_addr[23]~reg0.CLK
mem_clk => write_len_latch[0].CLK
mem_clk => write_len_latch[1].CLK
mem_clk => write_len_latch[2].CLK
mem_clk => write_len_latch[3].CLK
mem_clk => write_len_latch[4].CLK
mem_clk => write_len_latch[5].CLK
mem_clk => write_len_latch[6].CLK
mem_clk => write_len_latch[7].CLK
mem_clk => write_len_latch[8].CLK
mem_clk => write_len_latch[9].CLK
mem_clk => write_len_latch[10].CLK
mem_clk => write_len_latch[11].CLK
mem_clk => write_len_latch[12].CLK
mem_clk => write_len_latch[13].CLK
mem_clk => write_len_latch[14].CLK
mem_clk => write_len_latch[15].CLK
mem_clk => write_len_latch[16].CLK
mem_clk => write_len_latch[17].CLK
mem_clk => write_len_latch[18].CLK
mem_clk => write_len_latch[19].CLK
mem_clk => write_len_latch[20].CLK
mem_clk => write_len_latch[21].CLK
mem_clk => write_len_latch[22].CLK
mem_clk => write_len_latch[23].CLK
mem_clk => write_addr_index_d1[0].CLK
mem_clk => write_addr_index_d1[1].CLK
mem_clk => write_addr_index_d0[0].CLK
mem_clk => write_addr_index_d0[1].CLK
mem_clk => write_len_d1[0].CLK
mem_clk => write_len_d1[1].CLK
mem_clk => write_len_d1[2].CLK
mem_clk => write_len_d1[3].CLK
mem_clk => write_len_d1[4].CLK
mem_clk => write_len_d1[5].CLK
mem_clk => write_len_d1[6].CLK
mem_clk => write_len_d1[7].CLK
mem_clk => write_len_d1[8].CLK
mem_clk => write_len_d1[9].CLK
mem_clk => write_len_d1[10].CLK
mem_clk => write_len_d1[11].CLK
mem_clk => write_len_d1[12].CLK
mem_clk => write_len_d1[13].CLK
mem_clk => write_len_d1[14].CLK
mem_clk => write_len_d1[15].CLK
mem_clk => write_len_d1[16].CLK
mem_clk => write_len_d1[17].CLK
mem_clk => write_len_d1[18].CLK
mem_clk => write_len_d1[19].CLK
mem_clk => write_len_d1[20].CLK
mem_clk => write_len_d1[21].CLK
mem_clk => write_len_d1[22].CLK
mem_clk => write_len_d1[23].CLK
mem_clk => write_len_d0[0].CLK
mem_clk => write_len_d0[1].CLK
mem_clk => write_len_d0[2].CLK
mem_clk => write_len_d0[3].CLK
mem_clk => write_len_d0[4].CLK
mem_clk => write_len_d0[5].CLK
mem_clk => write_len_d0[6].CLK
mem_clk => write_len_d0[7].CLK
mem_clk => write_len_d0[8].CLK
mem_clk => write_len_d0[9].CLK
mem_clk => write_len_d0[10].CLK
mem_clk => write_len_d0[11].CLK
mem_clk => write_len_d0[12].CLK
mem_clk => write_len_d0[13].CLK
mem_clk => write_len_d0[14].CLK
mem_clk => write_len_d0[15].CLK
mem_clk => write_len_d0[16].CLK
mem_clk => write_len_d0[17].CLK
mem_clk => write_len_d0[18].CLK
mem_clk => write_len_d0[19].CLK
mem_clk => write_len_d0[20].CLK
mem_clk => write_len_d0[21].CLK
mem_clk => write_len_d0[22].CLK
mem_clk => write_len_d0[23].CLK
mem_clk => write_req_d2.CLK
mem_clk => write_req_d1.CLK
mem_clk => write_req_d0.CLK
mem_clk => state~6.DATAIN
wr_burst_req <= wr_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[0] <= wr_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[1] <= wr_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[2] <= wr_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[3] <= wr_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[4] <= wr_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[5] <= wr_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[6] <= wr_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[7] <= wr_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[8] <= wr_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_len[9] <= wr_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[0] <= wr_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[1] <= wr_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[2] <= wr_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[3] <= wr_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[4] <= wr_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[5] <= wr_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[6] <= wr_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[7] <= wr_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[8] <= wr_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[9] <= wr_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[10] <= wr_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[11] <= wr_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[12] <= wr_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[13] <= wr_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[14] <= wr_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[15] <= wr_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[16] <= wr_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[17] <= wr_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[18] <= wr_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[19] <= wr_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[20] <= wr_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[21] <= wr_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[22] <= wr_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_addr[23] <= wr_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_data_req => ~NO_FANOUT~
wr_burst_finish => wr_burst_req.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => state.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => write_cnt.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
wr_burst_finish => wr_burst_addr.OUTPUTSELECT
write_req => write_req_d0.DATAIN
write_req_ack <= write_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_finish <= write_finish.DB_MAX_OUTPUT_PORT_TYPE
write_addr_0[0] => wr_burst_addr.DATAB
write_addr_0[1] => wr_burst_addr.DATAB
write_addr_0[2] => wr_burst_addr.DATAB
write_addr_0[3] => wr_burst_addr.DATAB
write_addr_0[4] => wr_burst_addr.DATAB
write_addr_0[5] => wr_burst_addr.DATAB
write_addr_0[6] => wr_burst_addr.DATAB
write_addr_0[7] => wr_burst_addr.DATAB
write_addr_0[8] => wr_burst_addr.DATAB
write_addr_0[9] => wr_burst_addr.DATAB
write_addr_0[10] => wr_burst_addr.DATAB
write_addr_0[11] => wr_burst_addr.DATAB
write_addr_0[12] => wr_burst_addr.DATAB
write_addr_0[13] => wr_burst_addr.DATAB
write_addr_0[14] => wr_burst_addr.DATAB
write_addr_0[15] => wr_burst_addr.DATAB
write_addr_0[16] => wr_burst_addr.DATAB
write_addr_0[17] => wr_burst_addr.DATAB
write_addr_0[18] => wr_burst_addr.DATAB
write_addr_0[19] => wr_burst_addr.DATAB
write_addr_0[20] => wr_burst_addr.DATAB
write_addr_0[21] => wr_burst_addr.DATAB
write_addr_0[22] => wr_burst_addr.DATAB
write_addr_0[23] => wr_burst_addr.DATAB
write_addr_1[0] => wr_burst_addr.DATAB
write_addr_1[1] => wr_burst_addr.DATAB
write_addr_1[2] => wr_burst_addr.DATAB
write_addr_1[3] => wr_burst_addr.DATAB
write_addr_1[4] => wr_burst_addr.DATAB
write_addr_1[5] => wr_burst_addr.DATAB
write_addr_1[6] => wr_burst_addr.DATAB
write_addr_1[7] => wr_burst_addr.DATAB
write_addr_1[8] => wr_burst_addr.DATAB
write_addr_1[9] => wr_burst_addr.DATAB
write_addr_1[10] => wr_burst_addr.DATAB
write_addr_1[11] => wr_burst_addr.DATAB
write_addr_1[12] => wr_burst_addr.DATAB
write_addr_1[13] => wr_burst_addr.DATAB
write_addr_1[14] => wr_burst_addr.DATAB
write_addr_1[15] => wr_burst_addr.DATAB
write_addr_1[16] => wr_burst_addr.DATAB
write_addr_1[17] => wr_burst_addr.DATAB
write_addr_1[18] => wr_burst_addr.DATAB
write_addr_1[19] => wr_burst_addr.DATAB
write_addr_1[20] => wr_burst_addr.DATAB
write_addr_1[21] => wr_burst_addr.DATAB
write_addr_1[22] => wr_burst_addr.DATAB
write_addr_1[23] => wr_burst_addr.DATAB
write_addr_2[0] => wr_burst_addr.DATAB
write_addr_2[1] => wr_burst_addr.DATAB
write_addr_2[2] => wr_burst_addr.DATAB
write_addr_2[3] => wr_burst_addr.DATAB
write_addr_2[4] => wr_burst_addr.DATAB
write_addr_2[5] => wr_burst_addr.DATAB
write_addr_2[6] => wr_burst_addr.DATAB
write_addr_2[7] => wr_burst_addr.DATAB
write_addr_2[8] => wr_burst_addr.DATAB
write_addr_2[9] => wr_burst_addr.DATAB
write_addr_2[10] => wr_burst_addr.DATAB
write_addr_2[11] => wr_burst_addr.DATAB
write_addr_2[12] => wr_burst_addr.DATAB
write_addr_2[13] => wr_burst_addr.DATAB
write_addr_2[14] => wr_burst_addr.DATAB
write_addr_2[15] => wr_burst_addr.DATAB
write_addr_2[16] => wr_burst_addr.DATAB
write_addr_2[17] => wr_burst_addr.DATAB
write_addr_2[18] => wr_burst_addr.DATAB
write_addr_2[19] => wr_burst_addr.DATAB
write_addr_2[20] => wr_burst_addr.DATAB
write_addr_2[21] => wr_burst_addr.DATAB
write_addr_2[22] => wr_burst_addr.DATAB
write_addr_2[23] => wr_burst_addr.DATAB
write_addr_3[0] => wr_burst_addr.DATAB
write_addr_3[1] => wr_burst_addr.DATAB
write_addr_3[2] => wr_burst_addr.DATAB
write_addr_3[3] => wr_burst_addr.DATAB
write_addr_3[4] => wr_burst_addr.DATAB
write_addr_3[5] => wr_burst_addr.DATAB
write_addr_3[6] => wr_burst_addr.DATAB
write_addr_3[7] => wr_burst_addr.DATAB
write_addr_3[8] => wr_burst_addr.DATAB
write_addr_3[9] => wr_burst_addr.DATAB
write_addr_3[10] => wr_burst_addr.DATAB
write_addr_3[11] => wr_burst_addr.DATAB
write_addr_3[12] => wr_burst_addr.DATAB
write_addr_3[13] => wr_burst_addr.DATAB
write_addr_3[14] => wr_burst_addr.DATAB
write_addr_3[15] => wr_burst_addr.DATAB
write_addr_3[16] => wr_burst_addr.DATAB
write_addr_3[17] => wr_burst_addr.DATAB
write_addr_3[18] => wr_burst_addr.DATAB
write_addr_3[19] => wr_burst_addr.DATAB
write_addr_3[20] => wr_burst_addr.DATAB
write_addr_3[21] => wr_burst_addr.DATAB
write_addr_3[22] => wr_burst_addr.DATAB
write_addr_3[23] => wr_burst_addr.DATAB
write_addr_index[0] => write_addr_index_d0[0].DATAIN
write_addr_index[1] => write_addr_index_d0[1].DATAIN
write_len[0] => write_len_d0[0].DATAIN
write_len[1] => write_len_d0[1].DATAIN
write_len[2] => write_len_d0[2].DATAIN
write_len[3] => write_len_d0[3].DATAIN
write_len[4] => write_len_d0[4].DATAIN
write_len[5] => write_len_d0[5].DATAIN
write_len[6] => write_len_d0[6].DATAIN
write_len[7] => write_len_d0[7].DATAIN
write_len[8] => write_len_d0[8].DATAIN
write_len[9] => write_len_d0[9].DATAIN
write_len[10] => write_len_d0[10].DATAIN
write_len[11] => write_len_d0[11].DATAIN
write_len[12] => write_len_d0[12].DATAIN
write_len[13] => write_len_d0[13].DATAIN
write_len[14] => write_len_d0[14].DATAIN
write_len[15] => write_len_d0[15].DATAIN
write_len[16] => write_len_d0[16].DATAIN
write_len[17] => write_len_d0[17].DATAIN
write_len[18] => write_len_d0[18].DATAIN
write_len[19] => write_len_d0[19].DATAIN
write_len[20] => write_len_d0[20].DATAIN
write_len[21] => write_len_d0[21].DATAIN
write_len[22] => write_len_d0[22].DATAIN
write_len[23] => write_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[0] => LessThan0.IN32
rdusedw[1] => LessThan0.IN31
rdusedw[2] => LessThan0.IN30
rdusedw[3] => LessThan0.IN29
rdusedw[4] => LessThan0.IN28
rdusedw[5] => LessThan0.IN27
rdusedw[6] => LessThan0.IN26
rdusedw[7] => LessThan0.IN25
rdusedw[8] => LessThan0.IN24
rdusedw[9] => LessThan0.IN23
rdusedw[10] => LessThan0.IN22
rdusedw[11] => LessThan0.IN21
rdusedw[12] => LessThan0.IN20
rdusedw[13] => LessThan0.IN19
rdusedw[14] => LessThan0.IN18
rdusedw[15] => LessThan0.IN17


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[32] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[33] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[34] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[35] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[36] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[37] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[38] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[39] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[40] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[41] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[42] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[43] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[44] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[45] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[46] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[47] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[48] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[49] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[50] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[51] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[52] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[53] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[54] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[55] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[56] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[57] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[58] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[59] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[60] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[61] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[62] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[63] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_bql1:auto_generated.aclr
data[0] => dcfifo_bql1:auto_generated.data[0]
data[1] => dcfifo_bql1:auto_generated.data[1]
data[2] => dcfifo_bql1:auto_generated.data[2]
data[3] => dcfifo_bql1:auto_generated.data[3]
data[4] => dcfifo_bql1:auto_generated.data[4]
data[5] => dcfifo_bql1:auto_generated.data[5]
data[6] => dcfifo_bql1:auto_generated.data[6]
data[7] => dcfifo_bql1:auto_generated.data[7]
data[8] => dcfifo_bql1:auto_generated.data[8]
data[9] => dcfifo_bql1:auto_generated.data[9]
data[10] => dcfifo_bql1:auto_generated.data[10]
data[11] => dcfifo_bql1:auto_generated.data[11]
data[12] => dcfifo_bql1:auto_generated.data[12]
data[13] => dcfifo_bql1:auto_generated.data[13]
data[14] => dcfifo_bql1:auto_generated.data[14]
data[15] => dcfifo_bql1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_bql1:auto_generated.q[0]
q[1] <= dcfifo_bql1:auto_generated.q[1]
q[2] <= dcfifo_bql1:auto_generated.q[2]
q[3] <= dcfifo_bql1:auto_generated.q[3]
q[4] <= dcfifo_bql1:auto_generated.q[4]
q[5] <= dcfifo_bql1:auto_generated.q[5]
q[6] <= dcfifo_bql1:auto_generated.q[6]
q[7] <= dcfifo_bql1:auto_generated.q[7]
q[8] <= dcfifo_bql1:auto_generated.q[8]
q[9] <= dcfifo_bql1:auto_generated.q[9]
q[10] <= dcfifo_bql1:auto_generated.q[10]
q[11] <= dcfifo_bql1:auto_generated.q[11]
q[12] <= dcfifo_bql1:auto_generated.q[12]
q[13] <= dcfifo_bql1:auto_generated.q[13]
q[14] <= dcfifo_bql1:auto_generated.q[14]
q[15] <= dcfifo_bql1:auto_generated.q[15]
q[16] <= dcfifo_bql1:auto_generated.q[16]
q[17] <= dcfifo_bql1:auto_generated.q[17]
q[18] <= dcfifo_bql1:auto_generated.q[18]
q[19] <= dcfifo_bql1:auto_generated.q[19]
q[20] <= dcfifo_bql1:auto_generated.q[20]
q[21] <= dcfifo_bql1:auto_generated.q[21]
q[22] <= dcfifo_bql1:auto_generated.q[22]
q[23] <= dcfifo_bql1:auto_generated.q[23]
q[24] <= dcfifo_bql1:auto_generated.q[24]
q[25] <= dcfifo_bql1:auto_generated.q[25]
q[26] <= dcfifo_bql1:auto_generated.q[26]
q[27] <= dcfifo_bql1:auto_generated.q[27]
q[28] <= dcfifo_bql1:auto_generated.q[28]
q[29] <= dcfifo_bql1:auto_generated.q[29]
q[30] <= dcfifo_bql1:auto_generated.q[30]
q[31] <= dcfifo_bql1:auto_generated.q[31]
q[32] <= dcfifo_bql1:auto_generated.q[32]
q[33] <= dcfifo_bql1:auto_generated.q[33]
q[34] <= dcfifo_bql1:auto_generated.q[34]
q[35] <= dcfifo_bql1:auto_generated.q[35]
q[36] <= dcfifo_bql1:auto_generated.q[36]
q[37] <= dcfifo_bql1:auto_generated.q[37]
q[38] <= dcfifo_bql1:auto_generated.q[38]
q[39] <= dcfifo_bql1:auto_generated.q[39]
q[40] <= dcfifo_bql1:auto_generated.q[40]
q[41] <= dcfifo_bql1:auto_generated.q[41]
q[42] <= dcfifo_bql1:auto_generated.q[42]
q[43] <= dcfifo_bql1:auto_generated.q[43]
q[44] <= dcfifo_bql1:auto_generated.q[44]
q[45] <= dcfifo_bql1:auto_generated.q[45]
q[46] <= dcfifo_bql1:auto_generated.q[46]
q[47] <= dcfifo_bql1:auto_generated.q[47]
q[48] <= dcfifo_bql1:auto_generated.q[48]
q[49] <= dcfifo_bql1:auto_generated.q[49]
q[50] <= dcfifo_bql1:auto_generated.q[50]
q[51] <= dcfifo_bql1:auto_generated.q[51]
q[52] <= dcfifo_bql1:auto_generated.q[52]
q[53] <= dcfifo_bql1:auto_generated.q[53]
q[54] <= dcfifo_bql1:auto_generated.q[54]
q[55] <= dcfifo_bql1:auto_generated.q[55]
q[56] <= dcfifo_bql1:auto_generated.q[56]
q[57] <= dcfifo_bql1:auto_generated.q[57]
q[58] <= dcfifo_bql1:auto_generated.q[58]
q[59] <= dcfifo_bql1:auto_generated.q[59]
q[60] <= dcfifo_bql1:auto_generated.q[60]
q[61] <= dcfifo_bql1:auto_generated.q[61]
q[62] <= dcfifo_bql1:auto_generated.q[62]
q[63] <= dcfifo_bql1:auto_generated.q[63]
rdclk => dcfifo_bql1:auto_generated.rdclk
rdempty <= dcfifo_bql1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_bql1:auto_generated.rdreq
rdusedw[0] <= dcfifo_bql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bql1:auto_generated.rdusedw[5]
wrclk => dcfifo_bql1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_bql1:auto_generated.wrfull
wrreq => dcfifo_bql1:auto_generated.wrreq
wrusedw[0] <= dcfifo_bql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bql1:auto_generated.wrusedw[7]


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated
aclr => a_graycounter_r57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => altsyncram_uj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdptr_g[6].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_64e:cntr_b.aset
data[0] => altsyncram_uj31:fifo_ram.data_a[0]
data[1] => altsyncram_uj31:fifo_ram.data_a[1]
data[2] => altsyncram_uj31:fifo_ram.data_a[2]
data[3] => altsyncram_uj31:fifo_ram.data_a[3]
data[4] => altsyncram_uj31:fifo_ram.data_a[4]
data[5] => altsyncram_uj31:fifo_ram.data_a[5]
data[6] => altsyncram_uj31:fifo_ram.data_a[6]
data[7] => altsyncram_uj31:fifo_ram.data_a[7]
data[8] => altsyncram_uj31:fifo_ram.data_a[8]
data[9] => altsyncram_uj31:fifo_ram.data_a[9]
data[10] => altsyncram_uj31:fifo_ram.data_a[10]
data[11] => altsyncram_uj31:fifo_ram.data_a[11]
data[12] => altsyncram_uj31:fifo_ram.data_a[12]
data[13] => altsyncram_uj31:fifo_ram.data_a[13]
data[14] => altsyncram_uj31:fifo_ram.data_a[14]
data[15] => altsyncram_uj31:fifo_ram.data_a[15]
q[0] <= altsyncram_uj31:fifo_ram.q_b[0]
q[1] <= altsyncram_uj31:fifo_ram.q_b[1]
q[2] <= altsyncram_uj31:fifo_ram.q_b[2]
q[3] <= altsyncram_uj31:fifo_ram.q_b[3]
q[4] <= altsyncram_uj31:fifo_ram.q_b[4]
q[5] <= altsyncram_uj31:fifo_ram.q_b[5]
q[6] <= altsyncram_uj31:fifo_ram.q_b[6]
q[7] <= altsyncram_uj31:fifo_ram.q_b[7]
q[8] <= altsyncram_uj31:fifo_ram.q_b[8]
q[9] <= altsyncram_uj31:fifo_ram.q_b[9]
q[10] <= altsyncram_uj31:fifo_ram.q_b[10]
q[11] <= altsyncram_uj31:fifo_ram.q_b[11]
q[12] <= altsyncram_uj31:fifo_ram.q_b[12]
q[13] <= altsyncram_uj31:fifo_ram.q_b[13]
q[14] <= altsyncram_uj31:fifo_ram.q_b[14]
q[15] <= altsyncram_uj31:fifo_ram.q_b[15]
q[16] <= altsyncram_uj31:fifo_ram.q_b[16]
q[17] <= altsyncram_uj31:fifo_ram.q_b[17]
q[18] <= altsyncram_uj31:fifo_ram.q_b[18]
q[19] <= altsyncram_uj31:fifo_ram.q_b[19]
q[20] <= altsyncram_uj31:fifo_ram.q_b[20]
q[21] <= altsyncram_uj31:fifo_ram.q_b[21]
q[22] <= altsyncram_uj31:fifo_ram.q_b[22]
q[23] <= altsyncram_uj31:fifo_ram.q_b[23]
q[24] <= altsyncram_uj31:fifo_ram.q_b[24]
q[25] <= altsyncram_uj31:fifo_ram.q_b[25]
q[26] <= altsyncram_uj31:fifo_ram.q_b[26]
q[27] <= altsyncram_uj31:fifo_ram.q_b[27]
q[28] <= altsyncram_uj31:fifo_ram.q_b[28]
q[29] <= altsyncram_uj31:fifo_ram.q_b[29]
q[30] <= altsyncram_uj31:fifo_ram.q_b[30]
q[31] <= altsyncram_uj31:fifo_ram.q_b[31]
q[32] <= altsyncram_uj31:fifo_ram.q_b[32]
q[33] <= altsyncram_uj31:fifo_ram.q_b[33]
q[34] <= altsyncram_uj31:fifo_ram.q_b[34]
q[35] <= altsyncram_uj31:fifo_ram.q_b[35]
q[36] <= altsyncram_uj31:fifo_ram.q_b[36]
q[37] <= altsyncram_uj31:fifo_ram.q_b[37]
q[38] <= altsyncram_uj31:fifo_ram.q_b[38]
q[39] <= altsyncram_uj31:fifo_ram.q_b[39]
q[40] <= altsyncram_uj31:fifo_ram.q_b[40]
q[41] <= altsyncram_uj31:fifo_ram.q_b[41]
q[42] <= altsyncram_uj31:fifo_ram.q_b[42]
q[43] <= altsyncram_uj31:fifo_ram.q_b[43]
q[44] <= altsyncram_uj31:fifo_ram.q_b[44]
q[45] <= altsyncram_uj31:fifo_ram.q_b[45]
q[46] <= altsyncram_uj31:fifo_ram.q_b[46]
q[47] <= altsyncram_uj31:fifo_ram.q_b[47]
q[48] <= altsyncram_uj31:fifo_ram.q_b[48]
q[49] <= altsyncram_uj31:fifo_ram.q_b[49]
q[50] <= altsyncram_uj31:fifo_ram.q_b[50]
q[51] <= altsyncram_uj31:fifo_ram.q_b[51]
q[52] <= altsyncram_uj31:fifo_ram.q_b[52]
q[53] <= altsyncram_uj31:fifo_ram.q_b[53]
q[54] <= altsyncram_uj31:fifo_ram.q_b[54]
q[55] <= altsyncram_uj31:fifo_ram.q_b[55]
q[56] <= altsyncram_uj31:fifo_ram.q_b[56]
q[57] <= altsyncram_uj31:fifo_ram.q_b[57]
q[58] <= altsyncram_uj31:fifo_ram.q_b[58]
q[59] <= altsyncram_uj31:fifo_ram.q_b[59]
q[60] <= altsyncram_uj31:fifo_ram.q_b[60]
q[61] <= altsyncram_uj31:fifo_ram.q_b[61]
q[62] <= altsyncram_uj31:fifo_ram.q_b[62]
q[63] <= altsyncram_uj31:fifo_ram.q_b[63]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_uj31:fifo_ram.clock1
rdclk => dffpipe_ed9:rs_brp.clock
rdclk => dffpipe_ed9:rs_bwp.clock
rdclk => alt_synch_pipe_0ol:rs_dgwp.clock
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => altsyncram_uj31:fifo_ram.clock0
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_1ol:ws_dgrp.clock
wrclk => cntr_64e:cntr_b.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_gray2bin_sgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|altsyncram_uj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
q_b[32] <= ram_block11a0.PORTBDATAOUT2
q_b[33] <= ram_block11a1.PORTBDATAOUT2
q_b[34] <= ram_block11a2.PORTBDATAOUT2
q_b[35] <= ram_block11a3.PORTBDATAOUT2
q_b[36] <= ram_block11a4.PORTBDATAOUT2
q_b[37] <= ram_block11a5.PORTBDATAOUT2
q_b[38] <= ram_block11a6.PORTBDATAOUT2
q_b[39] <= ram_block11a7.PORTBDATAOUT2
q_b[40] <= ram_block11a8.PORTBDATAOUT2
q_b[41] <= ram_block11a9.PORTBDATAOUT2
q_b[42] <= ram_block11a10.PORTBDATAOUT2
q_b[43] <= ram_block11a11.PORTBDATAOUT2
q_b[44] <= ram_block11a12.PORTBDATAOUT2
q_b[45] <= ram_block11a13.PORTBDATAOUT2
q_b[46] <= ram_block11a14.PORTBDATAOUT2
q_b[47] <= ram_block11a15.PORTBDATAOUT2
q_b[48] <= ram_block11a0.PORTBDATAOUT3
q_b[49] <= ram_block11a1.PORTBDATAOUT3
q_b[50] <= ram_block11a2.PORTBDATAOUT3
q_b[51] <= ram_block11a3.PORTBDATAOUT3
q_b[52] <= ram_block11a4.PORTBDATAOUT3
q_b[53] <= ram_block11a5.PORTBDATAOUT3
q_b[54] <= ram_block11a6.PORTBDATAOUT3
q_b[55] <= ram_block11a7.PORTBDATAOUT3
q_b[56] <= ram_block11a8.PORTBDATAOUT3
q_b[57] <= ram_block11a9.PORTBDATAOUT3
q_b[58] <= ram_block11a10.PORTBDATAOUT3
q_b[59] <= ram_block11a11.PORTBDATAOUT3
q_b[60] <= ram_block11a12.PORTBDATAOUT3
q_b[61] <= ram_block11a13.PORTBDATAOUT3
q_b[62] <= ram_block11a14.PORTBDATAOUT3
q_b[63] <= ram_block11a15.PORTBDATAOUT3
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:rs_brp
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:rs_bwp
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
clock => dffpipe_id9:dffpipe12.clock
clrn => dffpipe_id9:dffpipe12.clrn
d[0] => dffpipe_id9:dffpipe12.d[0]
d[1] => dffpipe_id9:dffpipe12.d[1]
d[2] => dffpipe_id9:dffpipe12.d[2]
d[3] => dffpipe_id9:dffpipe12.d[3]
d[4] => dffpipe_id9:dffpipe12.d[4]
d[5] => dffpipe_id9:dffpipe12.d[5]
d[6] => dffpipe_id9:dffpipe12.d[6]
q[0] <= dffpipe_id9:dffpipe12.q[0]
q[1] <= dffpipe_id9:dffpipe12.q[1]
q[2] <= dffpipe_id9:dffpipe12.q[2]
q[3] <= dffpipe_id9:dffpipe12.q[3]
q[4] <= dffpipe_id9:dffpipe12.q[4]
q[5] <= dffpipe_id9:dffpipe12.q[5]
q[6] <= dffpipe_id9:dffpipe12.q[6]


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
clock => dffpipe_jd9:dffpipe15.clock
clrn => dffpipe_jd9:dffpipe15.clrn
d[0] => dffpipe_jd9:dffpipe15.d[0]
d[1] => dffpipe_jd9:dffpipe15.d[1]
d[2] => dffpipe_jd9:dffpipe15.d[2]
d[3] => dffpipe_jd9:dffpipe15.d[3]
d[4] => dffpipe_jd9:dffpipe15.d[4]
d[5] => dffpipe_jd9:dffpipe15.d[5]
d[6] => dffpipe_jd9:dffpipe15.d[6]
q[0] <= dffpipe_jd9:dffpipe15.q[0]
q[1] <= dffpipe_jd9:dffpipe15.q[1]
q[2] <= dffpipe_jd9:dffpipe15.q[2]
q[3] <= dffpipe_jd9:dffpipe15.q[3]
q[4] <= dffpipe_jd9:dffpipe15.q[4]
q[5] <= dffpipe_jd9:dffpipe15.q[5]
q[6] <= dffpipe_jd9:dffpipe15.q[6]


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|cmpr_d66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|cmpr_d66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|cntr_64e:cntr_b
aset => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE


|top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
rst => read_req_ack~reg0.ACLR
rst => rd_burst_len[0]~reg0.ACLR
rst => rd_burst_len[1]~reg0.ACLR
rst => rd_burst_len[2]~reg0.ACLR
rst => rd_burst_len[3]~reg0.ACLR
rst => rd_burst_len[4]~reg0.ACLR
rst => rd_burst_len[5]~reg0.ACLR
rst => rd_burst_len[6]~reg0.ACLR
rst => rd_burst_len[7]~reg0.ACLR
rst => rd_burst_len[8]~reg0.ACLR
rst => rd_burst_len[9]~reg0.ACLR
rst => fifo_aclr~reg0.ACLR
rst => read_cnt[0].ACLR
rst => read_cnt[1].ACLR
rst => read_cnt[2].ACLR
rst => read_cnt[3].ACLR
rst => read_cnt[4].ACLR
rst => read_cnt[5].ACLR
rst => read_cnt[6].ACLR
rst => read_cnt[7].ACLR
rst => read_cnt[8].ACLR
rst => read_cnt[9].ACLR
rst => read_cnt[10].ACLR
rst => read_cnt[11].ACLR
rst => read_cnt[12].ACLR
rst => read_cnt[13].ACLR
rst => read_cnt[14].ACLR
rst => read_cnt[15].ACLR
rst => read_cnt[16].ACLR
rst => read_cnt[17].ACLR
rst => read_cnt[18].ACLR
rst => read_cnt[19].ACLR
rst => read_cnt[20].ACLR
rst => read_cnt[21].ACLR
rst => read_cnt[22].ACLR
rst => read_cnt[23].ACLR
rst => rd_burst_req~reg0.ACLR
rst => rd_burst_addr[0]~reg0.ACLR
rst => rd_burst_addr[1]~reg0.ACLR
rst => rd_burst_addr[2]~reg0.ACLR
rst => rd_burst_addr[3]~reg0.ACLR
rst => rd_burst_addr[4]~reg0.ACLR
rst => rd_burst_addr[5]~reg0.ACLR
rst => rd_burst_addr[6]~reg0.ACLR
rst => rd_burst_addr[7]~reg0.ACLR
rst => rd_burst_addr[8]~reg0.ACLR
rst => rd_burst_addr[9]~reg0.ACLR
rst => rd_burst_addr[10]~reg0.ACLR
rst => rd_burst_addr[11]~reg0.ACLR
rst => rd_burst_addr[12]~reg0.ACLR
rst => rd_burst_addr[13]~reg0.ACLR
rst => rd_burst_addr[14]~reg0.ACLR
rst => rd_burst_addr[15]~reg0.ACLR
rst => rd_burst_addr[16]~reg0.ACLR
rst => rd_burst_addr[17]~reg0.ACLR
rst => rd_burst_addr[18]~reg0.ACLR
rst => rd_burst_addr[19]~reg0.ACLR
rst => rd_burst_addr[20]~reg0.ACLR
rst => rd_burst_addr[21]~reg0.ACLR
rst => rd_burst_addr[22]~reg0.ACLR
rst => rd_burst_addr[23]~reg0.ACLR
rst => read_len_latch[0].ACLR
rst => read_len_latch[1].ACLR
rst => read_len_latch[2].ACLR
rst => read_len_latch[3].ACLR
rst => read_len_latch[4].ACLR
rst => read_len_latch[5].ACLR
rst => read_len_latch[6].ACLR
rst => read_len_latch[7].ACLR
rst => read_len_latch[8].ACLR
rst => read_len_latch[9].ACLR
rst => read_len_latch[10].ACLR
rst => read_len_latch[11].ACLR
rst => read_len_latch[12].ACLR
rst => read_len_latch[13].ACLR
rst => read_len_latch[14].ACLR
rst => read_len_latch[15].ACLR
rst => read_len_latch[16].ACLR
rst => read_len_latch[17].ACLR
rst => read_len_latch[18].ACLR
rst => read_len_latch[19].ACLR
rst => read_len_latch[20].ACLR
rst => read_len_latch[21].ACLR
rst => read_len_latch[22].ACLR
rst => read_len_latch[23].ACLR
rst => read_addr_index_d1[0].ACLR
rst => read_addr_index_d1[1].ACLR
rst => read_addr_index_d0[0].ACLR
rst => read_addr_index_d0[1].ACLR
rst => read_len_d1[0].ACLR
rst => read_len_d1[1].ACLR
rst => read_len_d1[2].ACLR
rst => read_len_d1[3].ACLR
rst => read_len_d1[4].ACLR
rst => read_len_d1[5].ACLR
rst => read_len_d1[6].ACLR
rst => read_len_d1[7].ACLR
rst => read_len_d1[8].ACLR
rst => read_len_d1[9].ACLR
rst => read_len_d1[10].ACLR
rst => read_len_d1[11].ACLR
rst => read_len_d1[12].ACLR
rst => read_len_d1[13].ACLR
rst => read_len_d1[14].ACLR
rst => read_len_d1[15].ACLR
rst => read_len_d1[16].ACLR
rst => read_len_d1[17].ACLR
rst => read_len_d1[18].ACLR
rst => read_len_d1[19].ACLR
rst => read_len_d1[20].ACLR
rst => read_len_d1[21].ACLR
rst => read_len_d1[22].ACLR
rst => read_len_d1[23].ACLR
rst => read_len_d0[0].ACLR
rst => read_len_d0[1].ACLR
rst => read_len_d0[2].ACLR
rst => read_len_d0[3].ACLR
rst => read_len_d0[4].ACLR
rst => read_len_d0[5].ACLR
rst => read_len_d0[6].ACLR
rst => read_len_d0[7].ACLR
rst => read_len_d0[8].ACLR
rst => read_len_d0[9].ACLR
rst => read_len_d0[10].ACLR
rst => read_len_d0[11].ACLR
rst => read_len_d0[12].ACLR
rst => read_len_d0[13].ACLR
rst => read_len_d0[14].ACLR
rst => read_len_d0[15].ACLR
rst => read_len_d0[16].ACLR
rst => read_len_d0[17].ACLR
rst => read_len_d0[18].ACLR
rst => read_len_d0[19].ACLR
rst => read_len_d0[20].ACLR
rst => read_len_d0[21].ACLR
rst => read_len_d0[22].ACLR
rst => read_len_d0[23].ACLR
rst => read_req_d2.ACLR
rst => read_req_d1.ACLR
rst => read_req_d0.ACLR
rst => state~8.DATAIN
mem_clk => read_req_ack~reg0.CLK
mem_clk => rd_burst_len[0]~reg0.CLK
mem_clk => rd_burst_len[1]~reg0.CLK
mem_clk => rd_burst_len[2]~reg0.CLK
mem_clk => rd_burst_len[3]~reg0.CLK
mem_clk => rd_burst_len[4]~reg0.CLK
mem_clk => rd_burst_len[5]~reg0.CLK
mem_clk => rd_burst_len[6]~reg0.CLK
mem_clk => rd_burst_len[7]~reg0.CLK
mem_clk => rd_burst_len[8]~reg0.CLK
mem_clk => rd_burst_len[9]~reg0.CLK
mem_clk => fifo_aclr~reg0.CLK
mem_clk => read_cnt[0].CLK
mem_clk => read_cnt[1].CLK
mem_clk => read_cnt[2].CLK
mem_clk => read_cnt[3].CLK
mem_clk => read_cnt[4].CLK
mem_clk => read_cnt[5].CLK
mem_clk => read_cnt[6].CLK
mem_clk => read_cnt[7].CLK
mem_clk => read_cnt[8].CLK
mem_clk => read_cnt[9].CLK
mem_clk => read_cnt[10].CLK
mem_clk => read_cnt[11].CLK
mem_clk => read_cnt[12].CLK
mem_clk => read_cnt[13].CLK
mem_clk => read_cnt[14].CLK
mem_clk => read_cnt[15].CLK
mem_clk => read_cnt[16].CLK
mem_clk => read_cnt[17].CLK
mem_clk => read_cnt[18].CLK
mem_clk => read_cnt[19].CLK
mem_clk => read_cnt[20].CLK
mem_clk => read_cnt[21].CLK
mem_clk => read_cnt[22].CLK
mem_clk => read_cnt[23].CLK
mem_clk => rd_burst_req~reg0.CLK
mem_clk => rd_burst_addr[0]~reg0.CLK
mem_clk => rd_burst_addr[1]~reg0.CLK
mem_clk => rd_burst_addr[2]~reg0.CLK
mem_clk => rd_burst_addr[3]~reg0.CLK
mem_clk => rd_burst_addr[4]~reg0.CLK
mem_clk => rd_burst_addr[5]~reg0.CLK
mem_clk => rd_burst_addr[6]~reg0.CLK
mem_clk => rd_burst_addr[7]~reg0.CLK
mem_clk => rd_burst_addr[8]~reg0.CLK
mem_clk => rd_burst_addr[9]~reg0.CLK
mem_clk => rd_burst_addr[10]~reg0.CLK
mem_clk => rd_burst_addr[11]~reg0.CLK
mem_clk => rd_burst_addr[12]~reg0.CLK
mem_clk => rd_burst_addr[13]~reg0.CLK
mem_clk => rd_burst_addr[14]~reg0.CLK
mem_clk => rd_burst_addr[15]~reg0.CLK
mem_clk => rd_burst_addr[16]~reg0.CLK
mem_clk => rd_burst_addr[17]~reg0.CLK
mem_clk => rd_burst_addr[18]~reg0.CLK
mem_clk => rd_burst_addr[19]~reg0.CLK
mem_clk => rd_burst_addr[20]~reg0.CLK
mem_clk => rd_burst_addr[21]~reg0.CLK
mem_clk => rd_burst_addr[22]~reg0.CLK
mem_clk => rd_burst_addr[23]~reg0.CLK
mem_clk => read_len_latch[0].CLK
mem_clk => read_len_latch[1].CLK
mem_clk => read_len_latch[2].CLK
mem_clk => read_len_latch[3].CLK
mem_clk => read_len_latch[4].CLK
mem_clk => read_len_latch[5].CLK
mem_clk => read_len_latch[6].CLK
mem_clk => read_len_latch[7].CLK
mem_clk => read_len_latch[8].CLK
mem_clk => read_len_latch[9].CLK
mem_clk => read_len_latch[10].CLK
mem_clk => read_len_latch[11].CLK
mem_clk => read_len_latch[12].CLK
mem_clk => read_len_latch[13].CLK
mem_clk => read_len_latch[14].CLK
mem_clk => read_len_latch[15].CLK
mem_clk => read_len_latch[16].CLK
mem_clk => read_len_latch[17].CLK
mem_clk => read_len_latch[18].CLK
mem_clk => read_len_latch[19].CLK
mem_clk => read_len_latch[20].CLK
mem_clk => read_len_latch[21].CLK
mem_clk => read_len_latch[22].CLK
mem_clk => read_len_latch[23].CLK
mem_clk => read_addr_index_d1[0].CLK
mem_clk => read_addr_index_d1[1].CLK
mem_clk => read_addr_index_d0[0].CLK
mem_clk => read_addr_index_d0[1].CLK
mem_clk => read_len_d1[0].CLK
mem_clk => read_len_d1[1].CLK
mem_clk => read_len_d1[2].CLK
mem_clk => read_len_d1[3].CLK
mem_clk => read_len_d1[4].CLK
mem_clk => read_len_d1[5].CLK
mem_clk => read_len_d1[6].CLK
mem_clk => read_len_d1[7].CLK
mem_clk => read_len_d1[8].CLK
mem_clk => read_len_d1[9].CLK
mem_clk => read_len_d1[10].CLK
mem_clk => read_len_d1[11].CLK
mem_clk => read_len_d1[12].CLK
mem_clk => read_len_d1[13].CLK
mem_clk => read_len_d1[14].CLK
mem_clk => read_len_d1[15].CLK
mem_clk => read_len_d1[16].CLK
mem_clk => read_len_d1[17].CLK
mem_clk => read_len_d1[18].CLK
mem_clk => read_len_d1[19].CLK
mem_clk => read_len_d1[20].CLK
mem_clk => read_len_d1[21].CLK
mem_clk => read_len_d1[22].CLK
mem_clk => read_len_d1[23].CLK
mem_clk => read_len_d0[0].CLK
mem_clk => read_len_d0[1].CLK
mem_clk => read_len_d0[2].CLK
mem_clk => read_len_d0[3].CLK
mem_clk => read_len_d0[4].CLK
mem_clk => read_len_d0[5].CLK
mem_clk => read_len_d0[6].CLK
mem_clk => read_len_d0[7].CLK
mem_clk => read_len_d0[8].CLK
mem_clk => read_len_d0[9].CLK
mem_clk => read_len_d0[10].CLK
mem_clk => read_len_d0[11].CLK
mem_clk => read_len_d0[12].CLK
mem_clk => read_len_d0[13].CLK
mem_clk => read_len_d0[14].CLK
mem_clk => read_len_d0[15].CLK
mem_clk => read_len_d0[16].CLK
mem_clk => read_len_d0[17].CLK
mem_clk => read_len_d0[18].CLK
mem_clk => read_len_d0[19].CLK
mem_clk => read_len_d0[20].CLK
mem_clk => read_len_d0[21].CLK
mem_clk => read_len_d0[22].CLK
mem_clk => read_len_d0[23].CLK
mem_clk => read_req_d2.CLK
mem_clk => read_req_d1.CLK
mem_clk => read_req_d0.CLK
mem_clk => state~6.DATAIN
rd_burst_req <= rd_burst_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[0] <= rd_burst_len[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[1] <= rd_burst_len[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[2] <= rd_burst_len[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[3] <= rd_burst_len[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[4] <= rd_burst_len[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[5] <= rd_burst_len[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[6] <= rd_burst_len[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[7] <= rd_burst_len[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[8] <= rd_burst_len[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_len[9] <= rd_burst_len[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[0] <= rd_burst_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[1] <= rd_burst_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[2] <= rd_burst_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[3] <= rd_burst_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[4] <= rd_burst_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[5] <= rd_burst_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[6] <= rd_burst_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[7] <= rd_burst_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[8] <= rd_burst_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[9] <= rd_burst_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[10] <= rd_burst_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[11] <= rd_burst_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[12] <= rd_burst_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[13] <= rd_burst_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[14] <= rd_burst_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[15] <= rd_burst_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[16] <= rd_burst_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[17] <= rd_burst_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[18] <= rd_burst_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[19] <= rd_burst_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[20] <= rd_burst_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[21] <= rd_burst_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[22] <= rd_burst_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_addr[23] <= rd_burst_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid => rd_burst_req.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => state.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => read_cnt.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
rd_burst_finish => rd_burst_addr.OUTPUTSELECT
read_req => read_req_d0.DATAIN
read_req_ack <= read_req_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_finish <= read_finish.DB_MAX_OUTPUT_PORT_TYPE
read_addr_0[0] => rd_burst_addr.DATAB
read_addr_0[1] => rd_burst_addr.DATAB
read_addr_0[2] => rd_burst_addr.DATAB
read_addr_0[3] => rd_burst_addr.DATAB
read_addr_0[4] => rd_burst_addr.DATAB
read_addr_0[5] => rd_burst_addr.DATAB
read_addr_0[6] => rd_burst_addr.DATAB
read_addr_0[7] => rd_burst_addr.DATAB
read_addr_0[8] => rd_burst_addr.DATAB
read_addr_0[9] => rd_burst_addr.DATAB
read_addr_0[10] => rd_burst_addr.DATAB
read_addr_0[11] => rd_burst_addr.DATAB
read_addr_0[12] => rd_burst_addr.DATAB
read_addr_0[13] => rd_burst_addr.DATAB
read_addr_0[14] => rd_burst_addr.DATAB
read_addr_0[15] => rd_burst_addr.DATAB
read_addr_0[16] => rd_burst_addr.DATAB
read_addr_0[17] => rd_burst_addr.DATAB
read_addr_0[18] => rd_burst_addr.DATAB
read_addr_0[19] => rd_burst_addr.DATAB
read_addr_0[20] => rd_burst_addr.DATAB
read_addr_0[21] => rd_burst_addr.DATAB
read_addr_0[22] => rd_burst_addr.DATAB
read_addr_0[23] => rd_burst_addr.DATAB
read_addr_1[0] => rd_burst_addr.DATAB
read_addr_1[1] => rd_burst_addr.DATAB
read_addr_1[2] => rd_burst_addr.DATAB
read_addr_1[3] => rd_burst_addr.DATAB
read_addr_1[4] => rd_burst_addr.DATAB
read_addr_1[5] => rd_burst_addr.DATAB
read_addr_1[6] => rd_burst_addr.DATAB
read_addr_1[7] => rd_burst_addr.DATAB
read_addr_1[8] => rd_burst_addr.DATAB
read_addr_1[9] => rd_burst_addr.DATAB
read_addr_1[10] => rd_burst_addr.DATAB
read_addr_1[11] => rd_burst_addr.DATAB
read_addr_1[12] => rd_burst_addr.DATAB
read_addr_1[13] => rd_burst_addr.DATAB
read_addr_1[14] => rd_burst_addr.DATAB
read_addr_1[15] => rd_burst_addr.DATAB
read_addr_1[16] => rd_burst_addr.DATAB
read_addr_1[17] => rd_burst_addr.DATAB
read_addr_1[18] => rd_burst_addr.DATAB
read_addr_1[19] => rd_burst_addr.DATAB
read_addr_1[20] => rd_burst_addr.DATAB
read_addr_1[21] => rd_burst_addr.DATAB
read_addr_1[22] => rd_burst_addr.DATAB
read_addr_1[23] => rd_burst_addr.DATAB
read_addr_2[0] => rd_burst_addr.DATAB
read_addr_2[1] => rd_burst_addr.DATAB
read_addr_2[2] => rd_burst_addr.DATAB
read_addr_2[3] => rd_burst_addr.DATAB
read_addr_2[4] => rd_burst_addr.DATAB
read_addr_2[5] => rd_burst_addr.DATAB
read_addr_2[6] => rd_burst_addr.DATAB
read_addr_2[7] => rd_burst_addr.DATAB
read_addr_2[8] => rd_burst_addr.DATAB
read_addr_2[9] => rd_burst_addr.DATAB
read_addr_2[10] => rd_burst_addr.DATAB
read_addr_2[11] => rd_burst_addr.DATAB
read_addr_2[12] => rd_burst_addr.DATAB
read_addr_2[13] => rd_burst_addr.DATAB
read_addr_2[14] => rd_burst_addr.DATAB
read_addr_2[15] => rd_burst_addr.DATAB
read_addr_2[16] => rd_burst_addr.DATAB
read_addr_2[17] => rd_burst_addr.DATAB
read_addr_2[18] => rd_burst_addr.DATAB
read_addr_2[19] => rd_burst_addr.DATAB
read_addr_2[20] => rd_burst_addr.DATAB
read_addr_2[21] => rd_burst_addr.DATAB
read_addr_2[22] => rd_burst_addr.DATAB
read_addr_2[23] => rd_burst_addr.DATAB
read_addr_3[0] => rd_burst_addr.DATAB
read_addr_3[1] => rd_burst_addr.DATAB
read_addr_3[2] => rd_burst_addr.DATAB
read_addr_3[3] => rd_burst_addr.DATAB
read_addr_3[4] => rd_burst_addr.DATAB
read_addr_3[5] => rd_burst_addr.DATAB
read_addr_3[6] => rd_burst_addr.DATAB
read_addr_3[7] => rd_burst_addr.DATAB
read_addr_3[8] => rd_burst_addr.DATAB
read_addr_3[9] => rd_burst_addr.DATAB
read_addr_3[10] => rd_burst_addr.DATAB
read_addr_3[11] => rd_burst_addr.DATAB
read_addr_3[12] => rd_burst_addr.DATAB
read_addr_3[13] => rd_burst_addr.DATAB
read_addr_3[14] => rd_burst_addr.DATAB
read_addr_3[15] => rd_burst_addr.DATAB
read_addr_3[16] => rd_burst_addr.DATAB
read_addr_3[17] => rd_burst_addr.DATAB
read_addr_3[18] => rd_burst_addr.DATAB
read_addr_3[19] => rd_burst_addr.DATAB
read_addr_3[20] => rd_burst_addr.DATAB
read_addr_3[21] => rd_burst_addr.DATAB
read_addr_3[22] => rd_burst_addr.DATAB
read_addr_3[23] => rd_burst_addr.DATAB
read_addr_index[0] => read_addr_index_d0[0].DATAIN
read_addr_index[1] => read_addr_index_d0[1].DATAIN
read_len[0] => read_len_d0[0].DATAIN
read_len[1] => read_len_d0[1].DATAIN
read_len[2] => read_len_d0[2].DATAIN
read_len[3] => read_len_d0[3].DATAIN
read_len[4] => read_len_d0[4].DATAIN
read_len[5] => read_len_d0[5].DATAIN
read_len[6] => read_len_d0[6].DATAIN
read_len[7] => read_len_d0[7].DATAIN
read_len[8] => read_len_d0[8].DATAIN
read_len[9] => read_len_d0[9].DATAIN
read_len[10] => read_len_d0[10].DATAIN
read_len[11] => read_len_d0[11].DATAIN
read_len[12] => read_len_d0[12].DATAIN
read_len[13] => read_len_d0[13].DATAIN
read_len[14] => read_len_d0[14].DATAIN
read_len[15] => read_len_d0[15].DATAIN
read_len[16] => read_len_d0[16].DATAIN
read_len[17] => read_len_d0[17].DATAIN
read_len[18] => read_len_d0[18].DATAIN
read_len[19] => read_len_d0[19].DATAIN
read_len[20] => read_len_d0[20].DATAIN
read_len[21] => read_len_d0[21].DATAIN
read_len[22] => read_len_d0[22].DATAIN
read_len[23] => read_len_d0[23].DATAIN
fifo_aclr <= fifo_aclr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] => LessThan0.IN32
wrusedw[1] => LessThan0.IN31
wrusedw[2] => LessThan0.IN30
wrusedw[3] => LessThan0.IN29
wrusedw[4] => LessThan0.IN28
wrusedw[5] => LessThan0.IN27
wrusedw[6] => LessThan0.IN26
wrusedw[7] => LessThan0.IN25
wrusedw[8] => LessThan0.IN24
wrusedw[9] => LessThan0.IN23
wrusedw[10] => LessThan0.IN22
wrusedw[11] => LessThan0.IN21
wrusedw[12] => LessThan0.IN20
wrusedw[13] => LessThan0.IN19
wrusedw[14] => LessThan0.IN18
wrusedw[15] => LessThan0.IN17


|top|sdram_core:sdram_core_m0
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_addr_r[12].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => we_n_r.CLK
clk => cas_n_r.CLK
clk => ras_n_r.CLK
clk => sdr_dq_in[0].CLK
clk => sdr_dq_in[1].CLK
clk => sdr_dq_in[2].CLK
clk => sdr_dq_in[3].CLK
clk => sdr_dq_in[4].CLK
clk => sdr_dq_in[5].CLK
clk => sdr_dq_in[6].CLK
clk => sdr_dq_in[7].CLK
clk => sdr_dq_in[8].CLK
clk => sdr_dq_in[9].CLK
clk => sdr_dq_in[10].CLK
clk => sdr_dq_in[11].CLK
clk => sdr_dq_in[12].CLK
clk => sdr_dq_in[13].CLK
clk => sdr_dq_in[14].CLK
clk => sdr_dq_in[15].CLK
clk => sdr_dq_oe.CLK
clk => sdr_dq_out[0].CLK
clk => sdr_dq_out[1].CLK
clk => sdr_dq_out[2].CLK
clk => sdr_dq_out[3].CLK
clk => sdr_dq_out[4].CLK
clk => sdr_dq_out[5].CLK
clk => sdr_dq_out[6].CLK
clk => sdr_dq_out[7].CLK
clk => sdr_dq_out[8].CLK
clk => sdr_dq_out[9].CLK
clk => sdr_dq_out[10].CLK
clk => sdr_dq_out[11].CLK
clk => sdr_dq_out[12].CLK
clk => sdr_dq_out[13].CLK
clk => sdr_dq_out[14].CLK
clk => sdr_dq_out[15].CLK
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => read_flag.CLK
clk => sdram_ref_req.CLK
clk => cnt_7p5us[0].CLK
clk => cnt_7p5us[1].CLK
clk => cnt_7p5us[2].CLK
clk => cnt_7p5us[3].CLK
clk => cnt_7p5us[4].CLK
clk => cnt_7p5us[5].CLK
clk => cnt_7p5us[6].CLK
clk => cnt_7p5us[7].CLK
clk => cnt_7p5us[8].CLK
clk => cnt_7p5us[9].CLK
clk => cnt_7p5us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => rd_burst_data_valid_d1.CLK
clk => rd_burst_data_valid_d0.CLK
clk => wr_burst_data_req_d1.CLK
clk => wr_burst_data_req_d0.CLK
clk => state~2.DATAIN
rst => sdram_addr_r[0].PRESET
rst => sdram_addr_r[1].PRESET
rst => sdram_addr_r[2].PRESET
rst => sdram_addr_r[3].PRESET
rst => sdram_addr_r[4].PRESET
rst => sdram_addr_r[5].PRESET
rst => sdram_addr_r[6].PRESET
rst => sdram_addr_r[7].PRESET
rst => sdram_addr_r[8].PRESET
rst => sdram_addr_r[9].PRESET
rst => sdram_addr_r[10].PRESET
rst => sdram_addr_r[11].PRESET
rst => sdram_addr_r[12].PRESET
rst => sdram_ba_r[0].PRESET
rst => sdram_ba_r[1].PRESET
rst => we_n_r.PRESET
rst => cas_n_r.PRESET
rst => ras_n_r.PRESET
rst => sdr_dq_in[0].ACLR
rst => sdr_dq_in[1].ACLR
rst => sdr_dq_in[2].ACLR
rst => sdr_dq_in[3].ACLR
rst => sdr_dq_in[4].ACLR
rst => sdr_dq_in[5].ACLR
rst => sdr_dq_in[6].ACLR
rst => sdr_dq_in[7].ACLR
rst => sdr_dq_in[8].ACLR
rst => sdr_dq_in[9].ACLR
rst => sdr_dq_in[10].ACLR
rst => sdr_dq_in[11].ACLR
rst => sdr_dq_in[12].ACLR
rst => sdr_dq_in[13].ACLR
rst => sdr_dq_in[14].ACLR
rst => sdr_dq_in[15].ACLR
rst => sdr_dq_oe.ACLR
rst => sdr_dq_out[0].ACLR
rst => sdr_dq_out[1].ACLR
rst => sdr_dq_out[2].ACLR
rst => sdr_dq_out[3].ACLR
rst => sdr_dq_out[4].ACLR
rst => sdr_dq_out[5].ACLR
rst => sdr_dq_out[6].ACLR
rst => sdr_dq_out[7].ACLR
rst => sdr_dq_out[8].ACLR
rst => sdr_dq_out[9].ACLR
rst => sdr_dq_out[10].ACLR
rst => sdr_dq_out[11].ACLR
rst => sdr_dq_out[12].ACLR
rst => sdr_dq_out[13].ACLR
rst => sdr_dq_out[14].ACLR
rst => sdr_dq_out[15].ACLR
rst => cnt_clk_r[0].ACLR
rst => cnt_clk_r[1].ACLR
rst => cnt_clk_r[2].ACLR
rst => cnt_clk_r[3].ACLR
rst => cnt_clk_r[4].ACLR
rst => cnt_clk_r[5].ACLR
rst => cnt_clk_r[6].ACLR
rst => cnt_clk_r[7].ACLR
rst => cnt_clk_r[8].ACLR
rst => sdram_ref_req.ACLR
rst => cnt_7p5us[0].ACLR
rst => cnt_7p5us[1].ACLR
rst => cnt_7p5us[2].ACLR
rst => cnt_7p5us[3].ACLR
rst => cnt_7p5us[4].ACLR
rst => cnt_7p5us[5].ACLR
rst => cnt_7p5us[6].ACLR
rst => cnt_7p5us[7].ACLR
rst => cnt_7p5us[8].ACLR
rst => cnt_7p5us[9].ACLR
rst => cnt_7p5us[10].ACLR
rst => cnt_200us[0].ACLR
rst => cnt_200us[1].ACLR
rst => cnt_200us[2].ACLR
rst => cnt_200us[3].ACLR
rst => cnt_200us[4].ACLR
rst => cnt_200us[5].ACLR
rst => cnt_200us[6].ACLR
rst => cnt_200us[7].ACLR
rst => cnt_200us[8].ACLR
rst => cnt_200us[9].ACLR
rst => cnt_200us[10].ACLR
rst => cnt_200us[11].ACLR
rst => cnt_200us[12].ACLR
rst => cnt_200us[13].ACLR
rst => cnt_200us[14].ACLR
rst => rd_burst_data_valid_d1.ACLR
rst => rd_burst_data_valid_d0.ACLR
rst => wr_burst_data_req_d1.ACLR
rst => wr_burst_data_req_d0.ACLR
rst => state~4.DATAIN
rst => read_flag.ENA
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => state.OUTPUTSELECT
wr_burst_req => read_flag.DATAA
wr_burst_data[0] => sdr_dq_out[0].DATAIN
wr_burst_data[1] => sdr_dq_out[1].DATAIN
wr_burst_data[2] => sdr_dq_out[2].DATAIN
wr_burst_data[3] => sdr_dq_out[3].DATAIN
wr_burst_data[4] => sdr_dq_out[4].DATAIN
wr_burst_data[5] => sdr_dq_out[5].DATAIN
wr_burst_data[6] => sdr_dq_out[6].DATAIN
wr_burst_data[7] => sdr_dq_out[7].DATAIN
wr_burst_data[8] => sdr_dq_out[8].DATAIN
wr_burst_data[9] => sdr_dq_out[9].DATAIN
wr_burst_data[10] => sdr_dq_out[10].DATAIN
wr_burst_data[11] => sdr_dq_out[11].DATAIN
wr_burst_data[12] => sdr_dq_out[12].DATAIN
wr_burst_data[13] => sdr_dq_out[13].DATAIN
wr_burst_data[14] => sdr_dq_out[14].DATAIN
wr_burst_data[15] => sdr_dq_out[15].DATAIN
wr_burst_len[0] => Add2.IN18
wr_burst_len[0] => LessThan2.IN9
wr_burst_len[1] => Add2.IN17
wr_burst_len[1] => Add5.IN16
wr_burst_len[2] => Add2.IN16
wr_burst_len[2] => Add5.IN15
wr_burst_len[3] => Add2.IN15
wr_burst_len[3] => Add5.IN14
wr_burst_len[4] => Add2.IN14
wr_burst_len[4] => Add5.IN13
wr_burst_len[5] => Add2.IN13
wr_burst_len[5] => Add5.IN12
wr_burst_len[6] => Add2.IN12
wr_burst_len[6] => Add5.IN11
wr_burst_len[7] => Add2.IN11
wr_burst_len[7] => Add5.IN10
wr_burst_len[8] => Add2.IN10
wr_burst_len[8] => Add5.IN9
wr_burst_addr[0] => sys_addr[0].DATAA
wr_burst_addr[1] => sys_addr[1].DATAA
wr_burst_addr[2] => sys_addr[2].DATAA
wr_burst_addr[3] => sys_addr[3].DATAA
wr_burst_addr[4] => sys_addr[4].DATAA
wr_burst_addr[5] => sys_addr[5].DATAA
wr_burst_addr[6] => sys_addr[6].DATAA
wr_burst_addr[7] => sys_addr[7].DATAA
wr_burst_addr[8] => sys_addr[8].DATAA
wr_burst_addr[9] => sys_addr[9].DATAA
wr_burst_addr[10] => sys_addr[10].DATAA
wr_burst_addr[11] => sys_addr[11].DATAA
wr_burst_addr[12] => sys_addr[12].DATAA
wr_burst_addr[13] => sys_addr[13].DATAA
wr_burst_addr[14] => sys_addr[14].DATAA
wr_burst_addr[15] => sys_addr[15].DATAA
wr_burst_addr[16] => sys_addr[16].DATAA
wr_burst_addr[17] => sys_addr[17].DATAA
wr_burst_addr[18] => sys_addr[18].DATAA
wr_burst_addr[19] => sys_addr[19].DATAA
wr_burst_addr[20] => sys_addr[20].DATAA
wr_burst_addr[21] => sys_addr[21].DATAA
wr_burst_addr[22] => sys_addr[22].DATAA
wr_burst_addr[23] => sys_addr[23].DATAA
wr_burst_data_req <= wr_burst_data_req.DB_MAX_OUTPUT_PORT_TYPE
wr_burst_finish <= wr_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_req => state.DATAA
rd_burst_req => state.DATAA
rd_burst_len[0] => Equal4.IN54
rd_burst_len[0] => Equal5.IN54
rd_burst_len[0] => Add6.IN18
rd_burst_len[1] => Equal4.IN53
rd_burst_len[1] => Add1.IN16
rd_burst_len[1] => Add6.IN17
rd_burst_len[2] => Add0.IN14
rd_burst_len[2] => Add1.IN15
rd_burst_len[2] => Add6.IN16
rd_burst_len[3] => Add0.IN13
rd_burst_len[3] => Add1.IN14
rd_burst_len[3] => Add6.IN15
rd_burst_len[4] => Add0.IN12
rd_burst_len[4] => Add1.IN13
rd_burst_len[4] => Add6.IN14
rd_burst_len[5] => Add0.IN11
rd_burst_len[5] => Add1.IN12
rd_burst_len[5] => Add6.IN13
rd_burst_len[6] => Add0.IN10
rd_burst_len[6] => Add1.IN11
rd_burst_len[6] => Add6.IN12
rd_burst_len[7] => Add0.IN9
rd_burst_len[7] => Add1.IN10
rd_burst_len[7] => Add6.IN11
rd_burst_len[8] => Add0.IN8
rd_burst_len[8] => Add1.IN9
rd_burst_len[8] => Add6.IN10
rd_burst_addr[0] => sys_addr[0].DATAB
rd_burst_addr[1] => sys_addr[1].DATAB
rd_burst_addr[2] => sys_addr[2].DATAB
rd_burst_addr[3] => sys_addr[3].DATAB
rd_burst_addr[4] => sys_addr[4].DATAB
rd_burst_addr[5] => sys_addr[5].DATAB
rd_burst_addr[6] => sys_addr[6].DATAB
rd_burst_addr[7] => sys_addr[7].DATAB
rd_burst_addr[8] => sys_addr[8].DATAB
rd_burst_addr[9] => sys_addr[9].DATAB
rd_burst_addr[10] => sys_addr[10].DATAB
rd_burst_addr[11] => sys_addr[11].DATAB
rd_burst_addr[12] => sys_addr[12].DATAB
rd_burst_addr[13] => sys_addr[13].DATAB
rd_burst_addr[14] => sys_addr[14].DATAB
rd_burst_addr[15] => sys_addr[15].DATAB
rd_burst_addr[16] => sys_addr[16].DATAB
rd_burst_addr[17] => sys_addr[17].DATAB
rd_burst_addr[18] => sys_addr[18].DATAB
rd_burst_addr[19] => sys_addr[19].DATAB
rd_burst_addr[20] => sys_addr[20].DATAB
rd_burst_addr[21] => sys_addr[21].DATAB
rd_burst_addr[22] => sys_addr[22].DATAB
rd_burst_addr[23] => sys_addr[23].DATAB
rd_burst_data[0] <= sdr_dq_in[0].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[1] <= sdr_dq_in[1].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[2] <= sdr_dq_in[2].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[3] <= sdr_dq_in[3].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[4] <= sdr_dq_in[4].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[5] <= sdr_dq_in[5].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[6] <= sdr_dq_in[6].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[7] <= sdr_dq_in[7].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[8] <= sdr_dq_in[8].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[9] <= sdr_dq_in[9].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[10] <= sdr_dq_in[10].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[11] <= sdr_dq_in[11].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[12] <= sdr_dq_in[12].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[13] <= sdr_dq_in[13].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[14] <= sdr_dq_in[14].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data[15] <= sdr_dq_in[15].DB_MAX_OUTPUT_PORT_TYPE
rd_burst_data_valid <= rd_burst_data_valid.DB_MAX_OUTPUT_PORT_TYPE
rd_burst_finish <= rd_burst_finish.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= <GND>
sdram_ras_n <= ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= we_n_r.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


