{
  \vspace{0.5em}
  \begin{center}
    \refstepcounter{table}
    Table \thetable: Wishbone Datasheet for the memory interface \label{tab:wishbone-datasheet}
  \end{center}

\footnotesize
\begin{xltabular}{0.9\textwidth}{|l|X|}
  \hline
  \cellcolor{gray!20}\textbf{DESCRIPTION} & \cellcolor{gray!20}\textbf{SPECIFICATION} \\
  \hline
  Revision level of the WISHBONE specification & B4 \\
  \hline
  Type of interface & MASTER \\
  \hline
  Signal names for the WISHBONE interface & TBC \\
  \hline
  ERR\_I support & No \\
  \hline
  RTY\_I support & No \\
  \hline
  Supported tags & None \\
  \hline
  Port size & 32-bit \\
  \hline
  Port granularity & 8-bit \\
  \hline
  Maximum operand size & 32-bit \\
  \hline
  Data transfer ordering & LITTLE ENDIAN \\
  \hline
  Sequence of data transfer & TBC \\
  \hline
  Clock constraints & TBC \\
  \hline
\end{xltabular}
}
