<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom"><title>James W. Hanlon</title><link href="http://jameswhanlon.com/" rel="alternate"></link><link href="http://jameswhanlon.com/feeds/all.atom.xml" rel="self"></link><id>http://jameswhanlon.com/</id><updated>2020-12-04T00:00:00+01:00</updated><entry><title>Reflections on the state of nature</title><link href="http://jameswhanlon.com/reflections-on-the-state-of-nature.html" rel="alternate"></link><published>2020-12-04T00:00:00+01:00</published><updated>2020-12-04T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2020-12-04:/reflections-on-the-state-of-nature.html</id><summary type="html">&lt;p&gt;For a long time I have been deeply worried about the looming threat of climate
change and its broad consequences. But greenhouse gas emissions from human
activities are just one part of a complex picture in which we (human beings)
are damaging our environment so severely that the future of …&lt;/p&gt;</summary><content type="html">&lt;p&gt;For a long time I have been deeply worried about the looming threat of climate
change and its broad consequences. But greenhouse gas emissions from human
activities are just one part of a complex picture in which we (human beings)
are damaging our environment so severely that the future of our life on Earth
uncertain, and this uncertainty is within the timescale of our children&amp;#8217;s
lifetimes. Indeed, there is some degree of consensus that we are heading for
some form of &lt;a href="https://jembendell.com/2019/05/15/deep-adaptation-versions/"&gt;societal collapse&lt;/a&gt;. In this note, I wanted to try
and articulate the complex picture of human impacts on nature as a way to
reflect on the situation in which we find ourselves in, and provide something to
navigate the stream of environmental bad news that we receive. The information
in this note is drawn primarily from recent significant reports that focus on
global impacts, linked at the&amp;nbsp;end.&lt;/p&gt;
&lt;h2&gt;Nature&amp;#8217;s biodiversity and ecosystem&amp;nbsp;services&lt;/h2&gt;
&lt;!-- Species / biodiversity loss
- Since 1970, 81% of inland wetland species populations and 36% of coastal and marine species have declined.
- pollinators: &gt;75% global food crop types rely on animal pollination
- TODO: level of insect extinction?
--&gt;

&lt;p&gt;Nature is the rich variety of life and environments found on Earth, but because
of human impacts it is in decline.
&lt;!----&gt;
The &lt;a href="https://ipbes.net/global-assessment"&gt;2019 &lt;span class="caps"&gt;UN&lt;/span&gt; Global Assessment Report on Biodiversity and Ecosystem
Services&lt;/a&gt; is the work of an intergovernmental body and represents the
&lt;a href="https://www.un.org/sustainabledevelopment/blog/2019/05/nature-decline-unprecedented-report/"&gt;most comprehensive assessment&lt;/a&gt; of life on earth ever completed.
The report finds that human activities have caused huge declines in
terrestrial, freshwater and marine environments. Across an estimated eight
million known animal and plant species, approximately one million are currently
threatened with extinction. This rate of extinction is estimated to be 10 to
100 times higher than any of the previous known five mass extinction events in
the history of Earth, thus it has been named the &lt;a href="https://en.wikipedia.org/wiki/Holocene_extinction"&gt;Holocene
extinction&lt;/a&gt;, characterising the current geological&amp;nbsp;epoch.&lt;/p&gt;
&lt;p&gt;The &lt;a href="https://livingplanet.panda.org/en-us/"&gt;&lt;span class="caps"&gt;WWF&lt;/span&gt; Living Planet Report 2020&lt;/a&gt; provides a similarly
stark assessment of the state of the world&amp;#8217;s ecosystems and lifeforms: between
1970 to 2016 there was been an average decline of 68% in populations of
mammals, birds, amphibians, reptiles and fish according to the &amp;#8216;Living Planet
Index&amp;#8217;, which aggregates data from 20,811 populations representing 4,392 species
globally and does not include insects. Rates of decline vary significantly by
region, with the highest average declines in tropical regions (94% of
vertebrate populations in Latin America and the&amp;nbsp;Caribbean).&lt;/p&gt;
&lt;p&gt;A &lt;a href="https://www.pnas.org/content/115/25/6506"&gt;2018 study&lt;/a&gt; &lt;a href="https://www.theguardian.com/environment/2018/may/21/human-race-just-001-of-all-life-but-has-destroyed-over-80-of-wild-mammals-study"&gt;found&lt;/a&gt; that
of all mammals on Earth, 96% are livestock, 36% are humans and only 4% are wild
animals. Of birds, 70% are poultry and 30% are wild. These proportions
correspond to intensification of animal agriculture with losses of 83% of wild
terrestrial mammals, 80% of marine mammals, 50% of plants and 15% of&amp;nbsp;fish.&lt;/p&gt;
&lt;p&gt;The issues of biodiversity and ecosystems are central to the functioning of our
planet and to our health and wellbeing. Biodiversity relates to the variety of
genes, species and functional traits in an &lt;a href="https://en.wikipedia.org/wiki/Ecosystem"&gt;ecosystem&lt;/a&gt;, which is
defined as a community of living things in an environment, all interacting as a
system. It is recognised that biodiversity affects the functioning of
ecosystems, the flows of energy, materials, minerals, and water. At a &lt;a href="http://uknea.unep-wcmc.org/EcosystemAssessmentConcepts/EcosystemFunctioning/tabid/100/Default.aspx"&gt;high
level&lt;/a&gt;, all ecosystems are powered by the sun&amp;#8217;s energy
that is captured by photosynthesis, and this energy is transferred upwards
through the food web. The movement of nutrients occurs as living organisms
exchange them though their interactions with the physical&amp;nbsp;environment.&lt;/p&gt;
&lt;p&gt;Humans too are part of an ecosystem, depending on plants and organisms to
capture the sun&amp;#8217;s energy and convert it into edible products. However, human
activities such as agriculture and forestry management can be seen as ways of
manipulating our ecosystems to increase the output of particular provisions.
Unfortunately, such interventions have effects that are detrimental to other
aspects of ecosystem&amp;nbsp;functioning.&lt;/p&gt;
&lt;p&gt;Apart from the wonder and beauty of the natural world and a sense that it
should be respected and preserved, biodiversity can be viewed through a more
functional lens as &lt;a href="https://pub.epsilon.slu.se/10240/7/wardle_d_etal_130415.pdf"&gt;providing services&lt;/a&gt; for the
benefit of humans, and indeed our survival. These ecosystem services can be
&lt;a href="http://www.fao.org/ecosystem-services-biodiversity/en/"&gt;broken down into four groups&lt;/a&gt;: provisioning, regulating,
support and cultural, summarised in the following table. According to the
Global Assessment Report, the trend of 16 of these 19 categories is that
decline over the last 50 years. Only energy, food, and raw materials have seen
increases in the level of provisioning to humans. However, these service
benefits directly impact other services due to dramatic changes in land use and
associated air, water and soil&amp;nbsp;pollution.&lt;/p&gt;
&lt;table class="table table-sm"&gt;
  &lt;caption&gt;
  Summary of nature&amp;#8217;s ecosystem services it provides to humans
  &lt;/caption&gt;
  &lt;thead&gt;
    &lt;tr&gt;
      &lt;th class="w-25"&gt;Group&lt;/th&gt;
      &lt;th&gt;Service&lt;/th&gt;
      &lt;th&gt;Historical 50-year trend&lt;/th&gt;
      &lt;th&gt;Details/examples&lt;/th&gt;
    &lt;tr&gt;
  &lt;/thead&gt;
  &lt;tbody&gt;
    &lt;tr&gt;&lt;td rowspan="6"&gt;&lt;strong&gt;Provisioning services&lt;/strong&gt; that support the production of renewable resources.&lt;/td&gt;&lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Food and feed&lt;/td&gt;
      &lt;td class="text-success"&gt;Increase&lt;/td&gt;
      &lt;td&gt;Such as crops and fisheries, feeding humans directly and indirectly with livestock.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Energy&lt;/td&gt;
      &lt;td class="text-success"&gt;Increase&lt;/td&gt;
      &lt;td&gt;Such as biofuels.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Raw materials&lt;/td&gt;
      &lt;td class="text-success"&gt;Increase&lt;/td&gt;
      &lt;td&gt;Such as wood for construction and natural fibres for clothing.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Freshwater&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Water is essential for human life and for the cultivation of crops.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Medicinal, biochemical and genetic resources&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;For example, new antibiotics are discovered in nature, rather than being created artifically.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;!-- --&gt;
    &lt;tr&gt;&lt;td rowspan="9"&gt;&lt;strong&gt;Regulating services&lt;/strong&gt; that lessen environmental change.&lt;/td&gt;&lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Regulation of climate&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline*&lt;/td&gt;
      &lt;td&gt;By sequestration of carbon dioxide to reduce the effects of global warming.
          *The capacity of the oceans to do this has remained constant in this period.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Regulation of local climate and air quality&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Examples including shade from trees, forests influencing rainfall and plants regulating air quality by removing pollutants.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Moderation of extreme events and natural disasters&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Such as floods, storms, tsunamis, landslides and droughts.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Regulation of freshwater and coastal water quality&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Such as treatment of waste water to eliminate harmful pathogens.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Regulation of freshwater flow&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Which affects the quantity, location and timing of freshwater.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Regulation of soil fertility and prevention of soil erosion.&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Fertility refers to the ability of soil to sustain plant growth, and erosion is the displacement of soil, most immediately impacting crop production.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Biological control of disease and pests&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Such as by the control of the population of a species that acts as a vector for a disease by another, perhaps predatory, species.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Pollination of plants&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;To enable reproduction of many plants.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;!-- --&gt;
    &lt;tr&gt;&lt;td rowspan="3"&gt;&lt;strong&gt;Supporting services&lt;/strong&gt; that provide a basis for all ecosystems and their biodiversity with habitats and genetic diversity.&lt;/td&gt;&lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Soil formation&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;To provide a habitat for many types of plant.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Nutrient cycling&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;To provide the necessary mineral nutrients, including water, to organisms.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;!-- --&gt;
    &lt;tr&gt;&lt;td rowspan="5"&gt;&lt;strong&gt;Cultural services&lt;/strong&gt; are non-material human benefits.&lt;/td&gt;&lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Recreation and mental and physical health in natural spaces&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Such as walking, running or sports in a park.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Tourism though the enjoyment of nature&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Benefiting those experiencing nature, as well as providing income for those facilitating it.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Aesthetic appreciation and inspiration for culture, art and design&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Much of culture, art and design draws on the natural world.&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Spiritual experience and sense of place&lt;/td&gt;
      &lt;td class="text-danger"&gt;Decline&lt;/td&gt;
      &lt;td&gt;Nature is a common element of most religions.&lt;/td&gt;
    &lt;/tr&gt;
  &lt;/tbody&gt;
&lt;/table&gt;

&lt;!-- Summary of drivers and impacts of declining nature --&gt;

&lt;!-- Increasing consumption --&gt;

&lt;p&gt;Since 1970, the global population has more than doubled (3.7 billion to 7.6
billion), global trade has increased ten fold and average &lt;span class="caps"&gt;GDP&lt;/span&gt; has increased
four fold. It is estimated there has been a 15% per-capita increase in
consumption globally and this is compounded by increasing levels of
long-distance goods transportation. Increased consumption, along with
technological development, has driven increased production of food, materials
and fuels, and has driven urbanisation, which is reflected in global&amp;nbsp;statistics:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Crop production has increased 300% since&amp;nbsp;1970.&lt;/li&gt;
&lt;li&gt;Timber production has increased by 50% since&amp;nbsp;1970.&lt;/li&gt;
&lt;li&gt;Extraction of resources has almost doubled since&amp;nbsp;1980.&lt;/li&gt;
&lt;li&gt;Urban areas have more than doubled since&amp;nbsp;1992.&lt;/li&gt;
&lt;/ul&gt;
&lt;!--
Drivers:
 Land use change (agriculture, degradation)
 Direct exploitation
 Climate change
 pollution
 invasive species
--&gt;

&lt;p&gt;Consequently, the primary driver of biodiversity loss in terrestrial and
freshwater ecosystems is &lt;strong&gt;land-use change&lt;/strong&gt;, closely followed by &lt;strong&gt;direct
exploitation&lt;/strong&gt; through harvesting, logging and hunting. In marine ecosystems,
direct exploitation through fishing is the primary driver, followed by
land-/sea-use change. Together these issues account for more than 50% of the
global impact on nature, but approximately 30% is this is attributable to three
other significant factors: &lt;strong&gt;climate change&lt;/strong&gt;, &lt;strong&gt;pollution&lt;/strong&gt; and &lt;strong&gt;invasive
alien species&lt;/strong&gt;.
&lt;!-- UN summary --&gt;
The &lt;span class="caps"&gt;UN&lt;/span&gt; Global Assessment Report summarises human impact thus: 75% of the
earth&amp;#8217;s land surface is now significantly altered, 66% of the oceans are
significantly altered, and global indicators of the condition of biodiversity
and ecosystems indicate a 47% decrease from before human impacts, with a
continuing decline of approximately 4% per&amp;nbsp;decade.&lt;/p&gt;
&lt;p&gt;A &lt;a href="https://www.swissre.com/media/news-releases/nr-20200923-biodiversity-and-ecosystems-services.html"&gt;recent report by the Swiss Re global insurance company&lt;/a&gt;
concludes that 20% of the world&amp;#8217;s countries are at risk of their ecosystems
collapsing due to a decline in biodiversity and consequent ecosystem services
decline. (Ecosystem &lt;a href="https://en.wikipedia.org/wiki/Ecosystem_collapse"&gt;collapse&lt;/a&gt; is when processes and
features supporting life are reduced or disappear, typically leading to a
drastic reduction in the number of organisms living in an environment, and
often mass extinction.) Swiss Re frame this decline as a critical issue because
they estimate 55% of global &lt;span class="caps"&gt;GDP&lt;/span&gt; depends on high-functioning biodiversity and
ecosystem services. The graphic below summarises the global distribution of the
problem with an index developed by Swiss Re to compare biodiversity and
ecosystem services by aggregating data across indicators. Included &lt;a href="https://www.swissre.com/institute/research/topics-and-risk-dialogues/climate-and-natural-catastrophe-risk/expertise-publication-biodiversity-and-ecosystems-services.html"&gt;in the
index&lt;/a&gt; are habitat intactness, pollination, air quality and
local climate, water security, soil fertility, erosion control, coastal
protection, food provision and timber&amp;nbsp;provision.&lt;/p&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/Swiss-Re-biodiversity-ecosystems-services.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/Swiss-Re-biodiversity-ecosystems-services_w=650.jpg" alt="Swiss Re Institute global biodiversity index."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Swiss Re Institute global biodiversity index.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;h2&gt;Terrestrial and freshwater&amp;nbsp;ecosystems&lt;/h2&gt;
&lt;div class="float-right" width="400px"&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/glo-land-use.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/glo-land-use_w=400.png" alt="Transformation of land use over the last 8,000 years, from UN Global Land Outlook 2017."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Transformation of land use over the last 8,000 years, from &lt;span class="caps"&gt;UN&lt;/span&gt; Global Land Outlook 2017.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;/div&gt;

&lt;!-- Agriculture --&gt;

&lt;p&gt;Growth in consumption has driven land-use change and now 33% of the Earth&amp;#8217;s
land surface is dedicated to crop and animal agriculture. Such is the scale of
this production, that it is responsible for 25% of greenhouse emissions (18%
for animals and 7% for plants), and it consumes 75% of global freshwater
resources. Destruction of habitats is a primary driver for  biodiversity loss
and the expansion of agriculture has mainly replaced tropical forests, wetlands
and grasslands, which are home to the highest levels of biodiversity, as well
as providing huge carbon sinks, protecting against extreme weather events and
are difficult or impossible to replace.
&lt;!----&gt;
Compared with pre-industrial times, it is estimated that 30% of global habitats
have lost the ability to support long-term survival for the species they&amp;nbsp;accommodate.&lt;/p&gt;
&lt;!-- Forests --&gt;

&lt;p&gt;&lt;strong&gt;Forests&lt;/strong&gt; cover 31% of the Earth&amp;#8217;s land area and harbour most of terrestrial
biodiversity, but are distributed unequally.
Tropical and subtropical forest accounts for 42% of global cover, of the
remaining cover, 24% is in boreal regions and 22% in temperate regions (see the
&lt;a href="http://www.fao.org/3/ca8985en/CA8985EN.pdf"&gt;&lt;span class="caps"&gt;UN&lt;/span&gt; The State of the World&amp;#8217;s Forests report&lt;/a&gt; graphic below).
&lt;!----&gt;
Globally, &lt;a href="https://www.nature.com/articles/nature14967"&gt;it is estimated&lt;/a&gt; that there has been a 46%
reduction in the number of trees prior to human impacts, and approximately 10
billion trees are now felled annually. This deforestation is driven primarily
by agriculture, with secondary factors accounting for &amp;lt;20% of total
deforestation being urban, infrastructure and mining expansion.
&lt;!----&gt;
In Latin America for example, 100 million hectares (or 1 million square km, or
four times the land area of the &lt;span class="caps"&gt;UK&lt;/span&gt;) of tropical forest were lost in the period
1980 to 2000, mainly to cattle and palm oil plantations, and this ecosystem
destruction continues today, pushing areas of the Amazon to a tipping point
where &lt;a href="https://www.theguardian.com/environment/2020/oct/05/amazon-near-tipping-point-of-switching-from-rainforest-to-savannah-study"&gt;rainforest is converted to open savannah&lt;/a&gt;. There is
also a &lt;a href="https://www.theguardian.com/environment/2020/aug/30/rampant-destruction-of-forests-will-unleash-more-pandemics"&gt;strong link&lt;/a&gt; between deforestation and the
emergence of dangerous novel&amp;nbsp;viruses.&lt;/p&gt;
&lt;p&gt;Of the remaining forests, 66% have been &lt;a href="http://www.fao.org/3/ca8985en/CA8985EN.pdf"&gt;subject to human impacts&lt;/a&gt;
causing significant changes to their ecological processes and ability to
naturally regenerate. Forests are being degraded primarily by logging for raw
material and fuel, with secondary factors accounting for &amp;lt;20% of total
degradation being forest fires and livestock.
&lt;!----&gt;
Due to the expansion of new forest area, the net rate of forest loss has
decreased by 50% since 1990 (an estimated 16 million hectares per year,
compared with 10 million between 2015 to 2020), which is encouraging but still
falls short of increasing forest cover in the near term to mitigate climate
change and to preserve biodiversity. Replacement of old growth forests is not
one-for-one: the ability of trees to absorb carbon dioxide &lt;a href="https://www.sciencedaily.com/releases/2008/09/080910133934.htm"&gt;improves with
age&lt;/a&gt; and establishment of new forests also takes&amp;nbsp;decades.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/fao-global-tree-cover-ecological-zone.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/fao-global-tree-cover-ecological-zone_w=500.png" alt="Forests by ecological zone."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Forests by ecological zone.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/fao-deforestation-drivers.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/fao-deforestation-drivers_w=500.png" alt="Drivers of deforestation and degradation."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Drivers of deforestation and degradation.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;From the &lt;span class="caps"&gt;UN&lt;/span&gt; The State of the World&amp;#8217;s Forests report 2020&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;!-- Wetlands --&gt;

&lt;p&gt;&lt;strong&gt;Wetlands&lt;/strong&gt; are inland areas of water such as lakes, rivers, floodplains,
swamps, marshes, peatlands, mangroves and coral reefs, and include artificial
areas such as reservoirs and rice paddies. Wetlands provide additional
important ecosystem services: water purification and a source of food. More
than 85% have been lost between 1700 (pre-industrial times) to 2000, and this
has accelerated: the rate of destruction has been approximately three times
faster than that of forests with 30% lost between 1970 and 2008. This
destruction is driven primarily by land-use change due to agriculture, but also
climate change, direct extraction and pollution. Globally, there are &lt;a href="https://www.ramsar.org/sites/default/files/documents/library/info2007-01-e.pdf"&gt;now
approximately&lt;/a&gt; 5.7 million square kilometres of wetlands, or 6%
of global land area. Creation of artificial wetlands has also accelerated,
accounting for 12% of the total area, with &lt;a href="https://academic.oup.com/bioscience/article/65/4/346/255153"&gt;mixed impacts&lt;/a&gt;
on&amp;nbsp;wildlife.&lt;/p&gt;
&lt;!-- Land degradation, soils --&gt;

&lt;p&gt;Once land has been converted to agricultural purposes from pristine habitats,
it is further subject to &lt;strong&gt;degradation&lt;/strong&gt;, primarily from intensive practices
that do not allow soil to naturally regenerate between harvests and abundantly
use chemicals for fertilisation and pest control. Secondary drivers are
urbanisation, development of infrastructure, production of energy and mining.
The &lt;span class="caps"&gt;UN&lt;/span&gt;&amp;#8217;s &lt;a href="https://knowledge.unccd.int/glo/GLO_first_edition"&gt;Global Land Outlook report&lt;/a&gt; states that over the
last 20 years, approximately 20% of land supporting the growth of plants shows
persistent declining trends in productivity (16% of forests, 19% of grasslands
and 27% of rangeland). The impacts vary significantly by region, with Africa
and Europe having some of the highest levels of land degradation, with effects
of future food production insecurity, water insecurity and reduced protection
against extreme weather&amp;nbsp;events.&lt;/p&gt;
&lt;!-- Pollution --&gt;

&lt;p&gt;Although land-use change and direct exploitation are dominant factors in the
decline of terrestrial nature, the combined &lt;strong&gt;pollution&lt;/strong&gt; of harmful
substances and introduction of invasive alien species account for more than 20%
of the declines in nature.
&lt;!----&gt;
Anthropogenic pollution that negatively impacts nature takes numerous forms:
chemicals released into the air (including greenhouse gasses causing global
warming), contamination of soil and water with chemicals including
hydrocarbons, heavy metals, fertilisers and pesticides, as well as raw sewage.
Every year into the world&amp;#8217;s waters, more than 80% of global untreated
wastewater and 300-400 million tons of industrial waste is discharged.
&lt;!----&gt;
The introduction of invasive terrestrial species have risen approximately 70%
since 1970, due mainly to the growth of long-distance transport of goods and
people, but increasingly from changing climates enabling habitation in new
areas. Alien species can have significant direct effects on new ecosystems because
of a lack of natural predators, because they carry diseases and because they
outcompete native wildlife or prey on them. They can case indirect detrimental effects
through impacting the ecosystem by, for example, changing soil chemistry or the
intensity of wildfires. Alien species are a particular problem in marine
ecosystems and are discussed in the next&amp;nbsp;section.&lt;/p&gt;
&lt;p&gt;Climate change, which is discussed in the final section, has a relatively
smaller impact, but one that is increasing rapidly, and simultaneously
exacerbating other&amp;nbsp;drivers.&lt;/p&gt;
&lt;h2&gt;The oceans and marine&amp;nbsp;ecosystems&lt;/h2&gt;
&lt;p&gt;The oceans cover approximately 70% of the earth&amp;#8217;s surface, account for 90% of
the earth&amp;#8217;s ecosystems and hold 97% of the earth&amp;#8217;s water. In marine ecosystems
the primary driver of biodiversity loss is fishing, closely followed by sea and
coastal land-use change. Only 3% of the ocean is now considered to be free from
human&amp;nbsp;impacts.&lt;/p&gt;
&lt;!-- Carbon sequestration and acidification --&gt;

&lt;p&gt;The vastness of the oceans have provided a significant buffer against the
effects global warming by absorbing huge quantities of &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt; and heat.
Between 2009-2018, the oceans absorbed 23% of global &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt; emissions,
however absorption of &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt; comes at the cost of &lt;strong&gt;acidification&lt;/strong&gt;,
meaning a decrease in the pH level. Since the 1980s, pH has been decreasing by
0.017-0.027 pH units per decade. Acidification is known to reduce the ability
of marine organisms to form hard parts such as shells and skeletons, affecting
their ability to grow and reproduce, but the exact effects on different species
and their ecosystems is not yet well understood. This situation is not easy to
remedy: if &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt; emissions were to stop today, we would see a lag of
one or more decades where acidification would continue and it is expected that
it would take tens to hundreds of thousands of years for the oceans to return
to a normal pH level. As a point of comparison, the largest extinction event of
marine life &lt;a href="https://en.wikipedia.org/wiki/Paleocene%E2%80%93Eocene_Thermal_Maximum"&gt;occurred approximately 55 million years ago&lt;/a&gt; when global
temperatures increased by 5-8 C with a rate of carbon emissions 16 times less
than we have now, and over a course of 30,000&amp;nbsp;years.&lt;/p&gt;
&lt;!-- Heat sink --&gt;

&lt;p&gt;The oceans are also estimated to have absorbed &lt;a href="http://www.climatechange2013.org/images/report/WG1AR5_SPM_FINAL.pdf"&gt;90% of the energy accumulation
from global warming between 1971 and 2010&lt;/a&gt;, which equates to a
0.11 C rise in the upper 75 m of water from 0.09-0.13 C. The effects of &lt;strong&gt;ocean
heating&lt;/strong&gt; are thermal expansion causing sea level rise (accounting for ~30% of
the observed rise), increased melting of sea ice, increased &lt;strong&gt;stratification&lt;/strong&gt;,
reduced sequestering of atmospheric &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt; and altering of ocean
currents and storm tracks. In 2019, the global average sea temperature reached
the highest recorded value, and more than &lt;a href="https://www.aljazeera.com/news/2020/03/state-oceans-200310152317671.html"&gt;84% of the ocean&lt;/a&gt;
experienced at least one abnormally high temperature&amp;nbsp;event.&lt;/p&gt;
&lt;!-- Stratification --&gt;

&lt;p&gt;Stratification occurs when the sea&amp;#8217;s surface warms but the water underneath
does not, or because runoff from ice melt leads to a layer of less-salty water.
Such a differential prevents &lt;strong&gt;nutrient-rich water&lt;/strong&gt; from upwelling and mixing
with the warmer, lighter water that supports more biodiversity, depriving
marine life such as corals and algae, from&amp;nbsp;food.&lt;/p&gt;
&lt;!-- Deoxygenation --&gt;

&lt;p&gt;Ocean heating also causes the upper layer to be &lt;strong&gt;deoxygenated&lt;/strong&gt; because oxygen
is less soluble as water warms, making it harder for marine organisms that
depend on oxygen to survive. Water with oxygen saturation between 1-30% is
called &lt;a href="https://en.wikipedia.org/wiki/Hypoxia_(environmental)"&gt;&lt;strong&gt;hypoxic&lt;/strong&gt;&lt;/a&gt; which leads to the death of fish and
invertebrates such as worms and clams. Water with oxygen below 1% is called
anoxic. In 2008, it was estimated that there were 400 hypoxic or anoxic &amp;#8216;dead
zones&amp;#8217;, totalling 245,000 km$2$. Compounding these issues are feedback effects:
warming water increases the metabolic rate of marine organisms that produce
oxygen causing them to respire more and generate less oxygen; additionally, the
lack of nutrients due to stratification inhibits photosynthesis by organisms
such as &lt;a href="https://en.wikipedia.org/wiki/Phytoplankton"&gt;phytoplankton&lt;/a&gt; (microscopic organisms that create
organic compounds including oxygen from dissolved &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt;).&lt;/p&gt;
&lt;!-- Oxygenated waters --&gt;

&lt;p&gt;Because the oceans are so vast, it might not seem that deoxygenation and
hypoxic areas pose a significant threat to marine ecosystems, but the area in
which oxygen-rich waters occur is bounded by a naturally-occurring
&lt;strong&gt;oxygen-minimum zone&lt;/strong&gt; located beyond the continental shelves. The result is a
narrow region of water on the coast of the continents, with only the upper
part of the water column suitable for supporting most marine life. As hypoxic
and anoxic regions grow, the part of the ocean supporting most marine life is
shrinking, and the combination of deoxygenation and decreased nutrient supply is
destabilising the base of complex food webs and&amp;nbsp;ecosystems.&lt;/p&gt;
&lt;p&gt;As if the effects of climate change on marine ecosystems were not bad enough,
they are under attack from other issues including overfishing, eutrophication
and pollution, and foreign&amp;nbsp;species.&lt;/p&gt;
&lt;!-- Fishing --&gt;

&lt;p&gt;&lt;strong&gt;Fishing&lt;/strong&gt; &lt;a href="https://www.fishforward.eu/en/topics/facts-figures/"&gt;accounts&lt;/a&gt; for the extraction of
approximately 110 million tonnes of fish and invertebrates every year, having
increased from 28 million tonnes in 1950, and is the primary driver of
biodiversity loss in oceans. Peak catches were in 1996 at 130 million tonnes,
and have been declining at 1.2 million tonnes annually since then. Of these
quantities, approximately 35% is bycatch and discarded and 12-18% is illegal
and unregulated. More than 55% of ocean area is now subject to industrial
fishing. Destructive and poorly-regulated practices like &lt;a href="bottom-trawling"&gt;bottom
trawling&lt;/a&gt; further cause almost irreparable habitat destruction
for reefs, sponges and shellfish. These factors have led to a situation
where 33% of fish stocks are caught at unsustainable levels, 60% are maximally
sustainably fished and 7% are&amp;nbsp;underfished.&lt;/p&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/Global-Fishing-Watch-Fishing-activity.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/Global-Fishing-Watch-Fishing-activity_w=600.png" alt="Global fishing activity 2016 (Global Fishing Watch)"&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Global fishing activity 2016 (Global Fishing Watch)&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;p&gt;&lt;strong&gt;Eutrophication&lt;/strong&gt; is a particular kind of pollution where excess nutrients
  are deposited in water, typically by land runoff or direct discharge of
nitrogen and phosphorus from fertilisers used in agriculture, in industry or
from sewage. The effect is that water becomes stratified into a layer where
phytoplankton and other algaes rapidly multiply to create huge blooms. These
blooms lower the oxygen levels in the water, can produce toxins and reduce the
sunlight entering the water. Blooms can last days to months, and when they die
their decomposition further deoxygenates the water, creating longer-lasting
effects. Globally, algal blooms due to eutrophication are becoming more
frequent and more toxic, in 2018 there were &lt;a href="https://www.theguardian.com/environment/2020/jan/04/lethal-algae-blooms-an-ecosystem-out-of-balance"&gt;300 reported
incidents&lt;/a&gt; reported&amp;nbsp;worldwide.&lt;/p&gt;
&lt;!-- Non-nutrient pollution --&gt;

&lt;p&gt;There are many other forms of &lt;strong&gt;non-nutrient marine pollution&lt;/strong&gt;, including any
substance or object introduced that has a harmful effect on ecosystems. There
are a vast array of non-nutrient pollutants, each with their own harmful
effects, but including pesticides, herbicides, fungicides, hydrocarbons, oil
spills, plastics, heavy metals, radioactive waste and hot water from power
stations. Like nutrient pollution, non-nutrient pollutants typically come from
diffuse sources such as land runoff, wind-blown debris, atmospheric emissions,
shipping, and oil extraction. These sources include waste material or chemicals
from industrial, agricultural and residential activities. Industrial activities
that do discharge contaminants directly into waterways or by incineration,
discharge them as airborne particles that eventually settle. For example:
pesticides are widely used in plant agriculture and antibiotics and growth
hormones in livestock agriculture, transport produces substantial oil and
rubber residues, and domestic use of a variety of chemicals and medicines leads
to contaminants eventually finding their way into watercourses. To give one
example it is estimated that the amount of plastic pollution has increased
tenfold since 1980, and that 4 to 12 million tonnes of plastic entered the
oceans in just one year in 2010. The &lt;a href="https://marinedebris.noaa.gov/movement/great-pacific-garbage-patch"&gt;Great Pacific Garbage Patch&lt;/a&gt; is
estimated to be 700,000 square km and containing 80,000 tonnes of&amp;nbsp;waste.&lt;/p&gt;
&lt;!-- Foreign species --&gt;

&lt;p&gt;The introduction of &lt;strong&gt;foreign species&lt;/strong&gt; into non-native habitats is another
form of ocean pollution that has dramatic, negative effects on marine
ecosystems and biodiversity. The movement happens primarily via the ballast
water of ships. When a ship is docked, it will fill internal water reservoirs to
counterbalance cargo. When the ship arrives at its destination and has
unloaded, it will discharge its ballast, along with whatever stowaways it
contains, from fish to microscopic organisms. Plastics are being recognised as
another vector for species movement, with organisms that can attach themselves
to floating plastic debris such as jellyfish polyps and algae. Recorded
invasive species have doubled in the last 50 years, and the threat posed is
acknowledged to be one of the &lt;a href="https://www.oceanprotect.org/resources/issue-briefs/invasive-species/"&gt;main drivers impacting global
biodiversity&lt;/a&gt;.&lt;/p&gt;
&lt;h2&gt;Global&amp;nbsp;warming&lt;/h2&gt;
&lt;p&gt;Global warming induced climate change has a broad impact on nature and
interacts with many of the other drivers discussed, exacerbating the negative
impacts. With an accelerating rate of climate change, it poses a significant
and growing risk to nature and&amp;nbsp;humans.&lt;/p&gt;
&lt;p&gt;There are clear indicators of the drivers and effects of global warming due to
anthropogenic emissions (hazardous emissions caused by humans), as shown by the
charts below. Atmospheric concentration of carbon dioxide (&lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt;) is
at 408 parts per million and 147% more than pre-industrial levels (&lt;span class="caps"&gt;PIL&lt;/span&gt;, of
which 1750 is used as a representative baseline); methane (&lt;span class="caps"&gt;CH&lt;/span&gt;&lt;sub&gt;4&lt;/sub&gt;) is
at 1,870 parts per billion and 259% more than &lt;span class="caps"&gt;PIL&lt;/span&gt;; and nitrous oxide
(N&lt;sub&gt;2&lt;/sub&gt;O) is at 331 parts per billion and 123% of &lt;span class="caps"&gt;PIL&lt;/span&gt;. As a consequence,
the global mean temperature and the global mean sea level are 1.2C and 20 cm
higher respectively than &lt;span class="caps"&gt;PIL&lt;/span&gt; with year-on-year records being set. Temperature
and sea-level rises are variable across the globe, for instance the Arctic has
been experiencing sustained higher-than-average temperatures. The global oxygen
(O&lt;sub&gt;2&lt;/sub&gt;) level has been declining since it was first measured in 1991,
approximately 0.05% higher than the present&amp;nbsp;day.&lt;/p&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/Climate-levels.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/Climate-levels_w=800.png" alt="Climate Levels (2 Degrees Institute)."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Climate Levels (2 Degrees Institute).&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;p&gt;The 2018 &lt;a href="https://www.ipcc.ch/sr15"&gt;&lt;span class="caps"&gt;IPCC&lt;/span&gt; &amp;#8216;Global Warming of 1.5C&amp;#8217; report&lt;/a&gt; sets
out the current status and trajectory of planetary temperature. Humans have
caused approximately 1.2C of global warming since pre industrial levels.
Historical emissions of greenhouse gasses are likely to cause further warming
of 0.5C over the next two to three decades, with effects persisting for
millennia. In other words, the possibility of avoiding 1.5C warming is now
vanishingly small, even if there was an immediate halt of anthropogenic
emissions. This puts us on a pathway of warming from 1-2 C warming and beyond,
which is predicted to have significantly worse effects compared with 1.5C until
the end of the century, &lt;a href="https://www.ipcc.ch/sr15/chapter/chapter-3/"&gt;including&lt;/a&gt;:&lt;/p&gt;
&lt;div class="float-right" width="400px"&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/NSIDC-arctic-sea-ice-extent-2012.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/NSIDC-arctic-sea-ice-extent-2012_w=300.png" alt="Sea ice extent Sep 2012, National Snow and Ice Data Center Boulder."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Sea ice extent Sep 2012, National Snow and Ice Data Center Boulder.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;/div&gt;

&lt;ul&gt;
&lt;li&gt;More frequent &lt;strong&gt;extreme weather events&lt;/strong&gt; including heatwaves, heavy precipitation,
   severe drought, with effects including large-scale wild fires and&amp;nbsp;flooding.&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Higher average temperatures&lt;/strong&gt;, with increases being 2 to 3 times greater
   in some&amp;nbsp;regions.&lt;/li&gt;
&lt;li&gt;More frequent &lt;strong&gt;ice-free Arctic&lt;/strong&gt;, once per decade rather than once per century, with
   consequences for ocean circulation and more warming due to less reflection
   of heat (see 2012 ice extent image, showing a 12% loss per decade since 1979).
   2020 has continued the trend with a &lt;a href="https://www.theguardian.com/world/2020/oct/22/alarm-as-arctic-sea-ice-not-yet-freezing-at-latest-date-on-record"&gt;later than ever&lt;/a&gt; ice-free
   arctic. Similar reductions in ice affect polar mountain glaciers and ice&amp;nbsp;sheets.&lt;/li&gt;
&lt;li&gt;Increased &lt;strong&gt;sea level rise&lt;/strong&gt; driven by ocean warming and melting ice: 10cm
   more by 2100, affecting approximately 10.4 million more&amp;nbsp;people.&lt;/li&gt;
&lt;li&gt;Potential to trigger &lt;strong&gt;instabilities in the Greenland and Antarctic ice
   sheets&lt;/strong&gt;, which would result in multi-meter sea-level&amp;nbsp;rises.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;These effects have consequent impacts in terrestrial&amp;nbsp;ecosystems:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Species habitat loss&lt;/strong&gt; through reduction in their climatically determined
   geographic range, a total of 6% to 18% loss for insects, 8% to 16% loss for
   plants and 4% to 8% loss for vertebrates. Some species will adapt by moving
   further north, but some will not be able to. Other species will exploit the
   opportunity, to move into areas once too cold, often with detrimental&amp;nbsp;effects.&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Transformation of terrestrial and wetland ecosystems&lt;/strong&gt;, such as the expansion
   of desert, is 13% globally, vs 4% at&amp;nbsp;1.5C.&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Thawing of permafrost&lt;/strong&gt; with an area of 1.5 to 2.5 million km$^2$, which is
   approximately 40% of the arctic&amp;#8217;s&amp;nbsp;permafrost.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;In ocean&amp;nbsp;ecosystems:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Tropical coral reef loss&lt;/strong&gt; is almost total at &amp;gt;99%, compared with 70-90% lost at&amp;nbsp;1.5C.&lt;/li&gt;
&lt;li&gt;Substantial &lt;strong&gt;changes to ocean chemistry&lt;/strong&gt; leading to acidification, hypoxia and dead&amp;nbsp;zones.&lt;/li&gt;
&lt;li&gt;Increasing numbers of jellyfish, particularly in&amp;nbsp;blooms.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;On water&amp;nbsp;resources:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Increase in &lt;strong&gt;water scarcity&lt;/strong&gt; by up to&amp;nbsp;50%.&lt;/li&gt;
&lt;li&gt;Reduced &lt;strong&gt;food security&lt;/strong&gt; caused by reduced crop yields, reduced fisheries
   (twice the level of decline compared with 1.5C) and reduced production&amp;nbsp;livestock.&lt;/li&gt;
&lt;li&gt;Substantial &lt;strong&gt;decline in fisheries productivity&lt;/strong&gt; at low&amp;nbsp;latitudes.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;And impact humans as&amp;nbsp;well:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Substantial increase in human exposure to &lt;strong&gt;flooding&lt;/strong&gt;, affecting 10 million
   more&amp;nbsp;people.&lt;/li&gt;
&lt;li&gt;Increased negative consequences to &lt;strong&gt;human health&lt;/strong&gt; due to heat, diseases
   and malnutrition, with greater risks in urban&amp;nbsp;areas.&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pest species&lt;/strong&gt; such as mosquitos and ticks that spread disease, and locusts
   and beetles that ruin&amp;nbsp;crops.&lt;/li&gt;
&lt;li&gt;Increased &lt;strong&gt;poverty&lt;/strong&gt;.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Limiting global warming to 1.5-2 C requires nothing short of immediate and
dramatic reductions in global emissions to reach net zero &lt;span class="caps"&gt;CO&lt;/span&gt;&lt;sub&gt;2&lt;/sub&gt; and
similar reductions in gasses such as methane, but policy and aspirations fall
short of the change necessary. The charts below illustrate the different
pathways that can be taken, and this stark contrast: current pledges and
targets fall 50% short of the expected reduction of emissions to limit warming
to 1.5 C under the Paris agreement and 30% of the expected emissions for 2 C.
By the end of the century, we will end up with around 4 C of warming if we
carry on as normal, but still almost 3 C with the realisation of current policy
and&amp;nbsp;pledges.&lt;/p&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/CAT-Graph-2030EmissionsGaps-2020.09.original.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/CAT-Graph-2030EmissionsGaps-2020.09.original_w=500.png" alt="Climate Action Tracker 2030 emissions gaps."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Climate Action Tracker 2030 emissions gaps.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/nature/CAT-2100WarmingProjectionsGraph-2020.09.original.png" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/CAT-2100WarmingProjectionsGraph-2020.09.original_w=500.png" alt="Climate Action Tracker 2100 warming projections."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Climate Action Tracker 2100 warming projections.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;!--
https://www.ipcc.ch/sr15/chapter/chapter-3/
https://www.wri.org/blog/2018/10/half-degree-and-world-apart-difference-climate-impacts-between-15-c-and-2-c-warming
https://www.carbonbrief.org/scientists-compare-climate-change-impacts-at-1-5c-and-2c
https://nymag.com/intelligencer/2017/07/climate-change-earth-too-hot-for-humans.html
--&gt;

&lt;h2&gt;Final&amp;nbsp;thoughts&lt;/h2&gt;
&lt;p&gt;This note attempts to concisely and objectively summarise the issues
surrounding human impact on nature. Since I&amp;#8217;m not an expert, it necessarily
skims along the top of what are hugely complex issues. What I do hope however
is that it conveys the magnitude and gravity of the situation for nature on
earth and how the contributing issues are deeply&amp;nbsp;interconnected.&lt;/p&gt;
&lt;!--I also hope that it serves as a resource to aid understanding and as a
contemporaneous reference for those taking part in related discussions.--&gt;

&lt;p&gt;Climate change is now beginning to be taken more seriously and is increasingly
becoming part of normal discourse. But the declines in biodiversity and
ecosystem services are generally poorly understood and regarded as risks, but
currently have a disproportionately greater impact on humans with issues such
as access to freshwater, air pollution and protection from extreme weather.
The &lt;span class="caps"&gt;UN&lt;/span&gt; Global Assessment Report finds that negative trends in nature will
continue until 2050 and beyond due to the projected impacts of increasing land-use
change, exploitation of organisms and climate change under current
trajectories. These impacts will also be distributed unevenly and will affect
many of the world&amp;#8217;s indigenous people and poorest communities&amp;nbsp;first.&lt;/p&gt;
&lt;p&gt;The ongoing assessment of the state of nature and modelling of the future are
imperfect and we cannot fully understand the consequences of human actions.
What we can be sure about however is that our situation is unprecedented in
history. Measured against the earth&amp;#8217;s history, the time frame for these effects
to become catastrophic is just a blink of an eye. Should things change
dramatically tomorrow, many of these impacts are locked in for decades.
Momentum to mitigate these issues is building but will it be enough, and in&amp;nbsp;time?&lt;/p&gt;
&lt;p&gt;The &lt;span class="caps"&gt;UN&lt;/span&gt; report concludes that avoiding such a scenario requires systematic,
transformative change across across economic, social, political and
technological factors. Everyone has a part to&amp;nbsp;play.&lt;/p&gt;
&lt;!--
World fails to meet a single target to stop destruction of nature – UN report
https://www.theguardian.com/environment/2020/sep/15/every-global-target-to-stem-destruction-of-nature-by-2020-missed-un-report-aoe
'Lost decade for nature' as UK fails on 17 of 20 UN biodiversity targets
https://www.theguardian.com/global-development/2020/sep/14/lost-decade-for-nature-as-uk-fails-on-17-of-20-un-biodiversity-targets-aoe
--&gt;

&lt;h2&gt;References / further&amp;nbsp;reading&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://climateactiontracker.org/global/cat-emissions-gaps"&gt;Climate Action Tracker&lt;/a&gt;, 2030 emissions&amp;nbsp;gaps.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.climatelevels.org/"&gt;Climate Levels&lt;/a&gt;, live graphs of atmospheric concentrations of greenhouse gasses and global mean temperature, sea level and oxygen&amp;nbsp;level.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://jembendell.com/2019/05/15/deep-adaptation-versions/"&gt;Deep Adaptation: A Map for Navigating Climate Tragedy&lt;/a&gt;, Jem Bendell,&amp;nbsp;2018.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.cbd.int/gbo5"&gt;Global biodiversity outlook 5&lt;/a&gt;, Secretariat of the Convention on Biological Diversity&amp;nbsp;2020.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://globalfishingwatch.org/"&gt;Global Fishing&amp;nbsp;Watch&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.globalforestwatch.org/"&gt;Global Forest&amp;nbsp;Watch&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://skepticalscience.com/argument.php"&gt;Global Warming &lt;span class="amp"&gt;&amp;amp;&lt;/span&gt; Climate Change&amp;nbsp;Myths&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.global-wetland-outlook.ramsar.org/outlook"&gt;Global Wetland Outlook: State of the World&amp;#8217;s Wetlands and their services to people&lt;/a&gt;, Ramsar Convention on Wetlands&amp;nbsp;2018.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://deepoceanfacts.com/ocean-pollution"&gt;Ocean Pollution: Causes and Effects&lt;/a&gt;, Deep Ocean&amp;nbsp;Facts.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.oceanprotect.org/resources/issue-briefs/"&gt;One Ocean Project, issue&amp;nbsp;briefs&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://www.fao.org/documents/card/en/c/ca8985en"&gt;State of the World&amp;#8217;s Forests 2020. In&amp;nbsp;brief&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;Stung! On Jellyfish Blooms and the Future of the Ocean, &lt;a href="http://lisagershwin.com"&gt;Lisa-ann Gershwin&lt;/a&gt;,&amp;nbsp;2013.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.swissre.com/institute/research/topics-and-risk-dialogues/climate-and-natural-catastrophe-risk/expertise-publication-biodiversity-and-ecosystems-services.html"&gt;Swiss Re Institute&amp;#8217;s report on Biodiversity and Ecosystem Services: A business case for re/insurance&lt;/a&gt; (&lt;a href="https://www.theguardian.com/environment/2020/oct/12/fifth-of-nations-at-risk-of-ecosystem-collapse-analysis-finds"&gt;Guardian coverage&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;&lt;a href="https://medium.com/@cache_86525/the-future-is-grim-27ca6f7ab07b"&gt;The future is grim&lt;/a&gt;, Cache Baba,&amp;nbsp;2019.&lt;/li&gt;
&lt;li&gt;&lt;a href="http://uknea.unep-wcmc.org/"&gt;&lt;span class="caps"&gt;UK&lt;/span&gt; National Ecosystem Assessment&lt;/a&gt;&amp;nbsp;(2014).&lt;/li&gt;
&lt;li&gt;&lt;a href="https://ipbes.net/global-assessment"&gt;&lt;span class="caps"&gt;UN&lt;/span&gt; Global Assessment Report on Biodiversity and Ecosystem Services&lt;/a&gt; (&lt;a href="https://www.un.org/sustainabledevelopment/blog/2019/05/nature-decline-unprecedented-report/"&gt;&lt;span class="caps"&gt;UN&lt;/span&gt; blog article with good summary of facts&lt;/a&gt;) (&lt;a href="https://www.theguardian.com/environment/2019/may/06/human-society-under-urgent-threat-loss-earth-natural-life-un-report"&gt;Guardian coverage&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.unenvironment.org/resources/global-environment-outlook-6"&gt;&lt;span class="caps"&gt;UN&lt;/span&gt; Global Environment Outlook 6&lt;/a&gt;,&amp;nbsp;2019.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://knowledge.unccd.int/glo/GLO_first_edition"&gt;&lt;span class="caps"&gt;UN&lt;/span&gt; Global Land Outlook&lt;/a&gt;, &lt;span class="caps"&gt;UN&lt;/span&gt; Convention to Combat Desertification (&lt;span class="caps"&gt;UNCCD&lt;/span&gt;), 2017. (&lt;a href="https://www.theguardian.com/environment/2017/sep/12/third-of-earths-soil-acutely-degraded-due-to-agriculture-study"&gt;Guardian coverage&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;&lt;a href="http://www.fao.org/state-of-forests/en/"&gt;&lt;span class="caps"&gt;UN&lt;/span&gt; State of The World&amp;#8217;s Forests 2020 report&lt;/a&gt;, &lt;span class="caps"&gt;UN&lt;/span&gt; Food and Agriculture&amp;nbsp;Organization.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://wwf.panda.org/knowledge_hub/all_publications/living_planet_report_2018/"&gt;&lt;span class="caps"&gt;WWF&lt;/span&gt; Living Planet Report 2018: Aiming Higher&lt;/a&gt; (&lt;a href="https://www.theguardian.com/environment/2018/oct/30/humanity-wiped-out-animals-since-1970-major-report-finds"&gt;Guardian coverage&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;&lt;a href="https://livingplanet.panda.org/en-us/"&gt;&lt;span class="caps"&gt;WWF&lt;/span&gt; Living Planet Report 2020: Bending the Curve of Biodiversity Loss&lt;/a&gt; (&lt;a href="https://www.theguardian.com/environment/2020/sep/10/humans-exploiting-and-destroying-nature-on-unprecedented-scale-report-aoe"&gt;Guardian coverage&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;&lt;a href="https://library.wmo.int/doc_num.php?explnum_id=10211"&gt;World Meteorological Organization, Statement on the State of the Global Climate in&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://earthobservatory.nasa.gov/world-of-change"&gt;World of Change&lt;/a&gt;, satellite imagery of the changing Earth surface from &lt;span class="caps"&gt;NASA&lt;/span&gt; Earth&amp;nbsp;Observatory.&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="climate-change"></category><category term="sustainability"></category></entry><entry><title>Error-correcting codes</title><link href="http://jameswhanlon.com/error-correcting-codes.html" rel="alternate"></link><published>2020-05-02T00:00:00+02:00</published><updated>2020-05-02T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2020-05-02:/error-correcting-codes.html</id><summary type="html">&lt;p&gt;Error correcting codes (ECCs) are used in computer and communication systems to
improve resiliency to bit flips caused by permanent hardware faults or
transient conditions, such as neutron particles from cosmic rays, known
generally as &lt;a href="https://en.wikipedia.org/wiki/Soft_error"&gt;soft errors&lt;/a&gt;. This note
describes the principles of Hamming codes that underpin &lt;span class="caps"&gt;ECC&lt;/span&gt; schemes, &lt;span class="caps"&gt;ECC …&lt;/span&gt;&lt;/p&gt;</summary><content type="html">&lt;p&gt;Error correcting codes (ECCs) are used in computer and communication systems to
improve resiliency to bit flips caused by permanent hardware faults or
transient conditions, such as neutron particles from cosmic rays, known
generally as &lt;a href="https://en.wikipedia.org/wiki/Soft_error"&gt;soft errors&lt;/a&gt;. This note
describes the principles of Hamming codes that underpin &lt;span class="caps"&gt;ECC&lt;/span&gt; schemes, &lt;span class="caps"&gt;ECC&lt;/span&gt; codes
are constructed, focusing on single-error correction and double error
detection, and how they are&amp;nbsp;implemented.&lt;/p&gt;
&lt;p&gt;ECCs work by adding additional redundant bits to be stored or transported with
data. The bits are encoded as a function of the data in such a way that it is
possible to detect erroneous bit flips and to correct them. The ratio of the
number of data bits to the total number of bits encoded is called the &lt;em&gt;code
rate&lt;/em&gt;, with a rate of 1 being a an impossible encoding with no&amp;nbsp;overhead.&lt;/p&gt;
&lt;h2&gt;Simple&amp;nbsp;ECCs&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Parity coding&lt;/strong&gt; adds a single bit that indicates whether the number of set
bits in the data is odd or even. When the data and parity bit is accessed or
received, the parity can be recomputed and compared. This is sufficient to
detect any odd number of bit flips but not to correct them. For applications
where the error rate is low, so that only single bit flips are likely and
double bit flips are rare enough to be ignored, parity error detection is
sufficient and desirable due to it&amp;#8217;s low overhead (just a single bit) and
simple&amp;nbsp;implementation.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;Repetition coding&lt;/strong&gt; simply repeats each data bit a fixed number of times. When
the encoded data is received, if each of the repeated bits are non identical,
an error has occurred. With a repetition of two, single-bit errors can be
detected but not corrected. With a repetition of three, single bit flips can be
corrected by determining each data bit as the majority value in each triple,
but double bit flips are undetectable and will cause an erroneous correction.
Repetition codes are simple to implement but have a high&amp;nbsp;overhead.&lt;/p&gt;
&lt;h2&gt;Hamming&amp;nbsp;codes&lt;/h2&gt;
&lt;p&gt;Hamming codes are an efficient family of codes using additional redundant bits to
detect up to two-bit errors and correct single-bit errors (technically, they are
&lt;em&gt;&lt;a href="https://en.wikipedia.org/wiki/Linear_code"&gt;linear error-correcting codes&lt;/a&gt;&lt;/em&gt;).
In them, &lt;em&gt;check bits&lt;/em&gt; are added to data bits to form a &lt;em&gt;codeword&lt;/em&gt;, and the
codeword is &lt;em&gt;valid&lt;/em&gt; only when the check bits have been generated from the data
bits, according to the Hamming code. The check bits are chosen so that there is
a fixed &lt;em&gt;Hamming distance&lt;/em&gt; between any two valid codewords (the number of
positions in which bits&amp;nbsp;differ).&lt;/p&gt;
&lt;p&gt;When valid codewords have a Hamming distance of two, any single bit flip will
invalidate the word and allow the error to be detected. For example, the valid
codewords &lt;code&gt;00&lt;/code&gt; and &lt;code&gt;11&lt;/code&gt; are separated for single bit flips by the invalid
codewords &lt;code&gt;01&lt;/code&gt; and &lt;code&gt;10&lt;/code&gt;. If either of the invalid words is obtained an error
has occurred, but neither can be associated with a valid codeword. Two bit
flips are undetectable since they always map to a valid codeword. Note that
parity encoding is an example of a distance-two Hamming&amp;nbsp;code.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="mf"&gt;00&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nb"&gt;Val&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;
&lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;10&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="n"&gt;Invalid&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;obtained&lt;/span&gt; &lt;span class="n"&gt;by&lt;/span&gt; &lt;span class="n"&gt;exactly&lt;/span&gt; &lt;span class="mf"&gt;1&lt;/span&gt; &lt;span class="n"&gt;bit&lt;/span&gt; &lt;span class="n"&gt;flip&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
&lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;11&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nb"&gt;Val&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;With Hamming distance three, any single bit flip in a valid codeword makes an
invalid one, and the invalid codeword is Hamming distance one from exactly one
valid codeword. Using this, the valid codeword can be restored, enabling single
error correction. Any two bit flips map to an invalid codeword, which would
cause correction to the wrong valid&amp;nbsp;codeword.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="mf"&gt;000&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nb"&gt;Val&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;001&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;011&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;111&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nb"&gt;Val&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;With Hamming distance four, two bit flips moves any valid codeword Hamming
distance two from exactly two valid codewords, allowing detection of two flips
but not correction. Single bit flips can be corrected as they were for distance
three. Distance-four codes are widely used in computing, where is it often the
case where single errors are frequent, double errors are rare and triple errors
occur so rarely they can be ignored. These codes are referred to as &amp;#8216;&lt;span class="caps"&gt;SECDED&lt;/span&gt;
&lt;span class="caps"&gt;ECC&lt;/span&gt;&amp;#8217; (single error correction, double error&amp;nbsp;detection).&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="mf"&gt;0000&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nb"&gt;Val&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;0001&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;0011&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="n"&gt;Two&lt;/span&gt; &lt;span class="n"&gt;bit&lt;/span&gt; &lt;span class="n"&gt;flips&lt;/span&gt; &lt;span class="n"&gt;from&lt;/span&gt; &lt;span class="n"&gt;either&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;&lt;span class="mf"&gt;.&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;0111&lt;/span&gt;
 &lt;span class="err"&gt;|&lt;/span&gt;
&lt;span class="mf"&gt;1111&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nb"&gt;Val&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Double errors can be corrected with a distance-five code, as well as enabling
the detection of triple errors. In general, if a Hamming code can detect $d$
errors, it must have a minimum distance of $d+1$ so there is no way $d$ errors
can change one valid codeword into another one. If a code can correct $d$
errors, it must have a minimum distance of $2d+1$ so that the originating code
is always the closest one. The following table summarises Hamming&amp;nbsp;codes.&lt;/p&gt;
&lt;table class="table table-sm"&gt;
&lt;thead&gt;
  &lt;tr&gt;
    &lt;th scope="col"&gt;Distance&lt;/th&gt;
    &lt;th scope="col"&gt;Max bits corrected&lt;/th&gt;
    &lt;th scope="col"&gt;Max bits detected&lt;/th&gt;
    &lt;th scope="col"&gt;&lt;/th&gt;
  &lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
  &lt;tr&gt;
    &lt;td&gt;2&lt;/td&gt;
    &lt;td&gt;1&lt;/td&gt;
    &lt;td&gt;0&lt;/td&gt;
    &lt;td&gt;Single error detection (eg parity code)&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;3&lt;/td&gt;
    &lt;td&gt;1&lt;/td&gt;
    &lt;td&gt;1&lt;/td&gt;
    &lt;td&gt;Single error correction (eg triple repetition code)&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;4&lt;/td&gt;
    &lt;td&gt;1&lt;/td&gt;
    &lt;td&gt;2&lt;/td&gt;
    &lt;td&gt;Single error correction, double error detection (a &amp;#8216;&lt;span class="caps"&gt;SECDED&lt;/span&gt;&amp;#8217; code)&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;5&lt;/td&gt;
    &lt;td&gt;2&lt;/td&gt;
    &lt;td&gt;2&lt;/td&gt;
    &lt;td&gt;Double error correction&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;6&lt;/td&gt;
    &lt;td&gt;2&lt;/td&gt;
    &lt;td&gt;3&lt;/td&gt;
    &lt;td&gt;Double error correction, triple error detection&lt;/td&gt;
  &lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;

&lt;h2&gt;Creating a Hamming&amp;nbsp;code&lt;/h2&gt;
&lt;p&gt;A codeword includes the data bits and checkbits. Each check bit corresponds to
a subset of the data bits and it is set when the parity of those data bits is
odd. To obtain a code with a particular Hamming distance, the number of check
bits and their mapping to data bits must be chosen&amp;nbsp;carefully.&lt;/p&gt;
&lt;p&gt;To build a single-error correcting (&lt;span class="caps"&gt;SEC&lt;/span&gt;) code, which requires Hamming distance
three between valid codewords, it is necessary&amp;nbsp;for:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;The mapping of each data bit to check bits is&amp;nbsp;unique.&lt;/li&gt;
&lt;li&gt;Each data bit to map to at least two check&amp;nbsp;bits.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;To see why this works, consider two distinct codewords in which necessarily
must have different data bits. If the data bits differ&amp;nbsp;by:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;1 bit&lt;/strong&gt;, at least two check bits are flipped, giving a total of three
  different&amp;nbsp;bits.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;2 bits&lt;/strong&gt;, these will cause at least one flip in the check bits since any two
  data bits cannot share the same check-bit mapping (ie by taking the &lt;span class="caps"&gt;XOR&lt;/span&gt; of
  the two check bit patterns). This also gives a total of three different bits as&amp;nbsp;required.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;3 bits&lt;/strong&gt;, this is already&amp;nbsp;sufficient.&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;To build a &lt;span class="caps"&gt;SECDED&lt;/span&gt; code, which requires Hamming distance four between valid
codewords, it is necessary&amp;nbsp;for:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;The mapping of each data bit to check bits is&amp;nbsp;unique.&lt;/li&gt;
&lt;li&gt;Each data bit to map to at least three check&amp;nbsp;bits.&lt;/li&gt;
&lt;li&gt;Each check bit pattern has an odd number of bits&amp;nbsp;set.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Following a similar argument, consider two distinct codewords, data differing&amp;nbsp;by:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;1 bit&lt;/strong&gt; flips three check bits, giving a total of four different&amp;nbsp;bits.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;2 bits&lt;/strong&gt; flip check bits in two patterns, and since any two odd-length patterns
  must have at least two non-overlapping bits, the results is at least two
  flipped bits, giving a total of four different bits. For&amp;nbsp;example:&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;Check&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="nl"&gt;bits&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;a&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;        &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="o"&gt;-----------&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;--------&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="n"&gt;Flips&lt;/span&gt;&lt;span class="w"&gt;        &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;     &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;

&lt;span class="k"&gt;Check&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="nl"&gt;bits&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;a&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="o"&gt;----------&lt;/span&gt;&lt;span class="w"&gt;   &lt;/span&gt;&lt;span class="o"&gt;---------&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="n"&gt;Flips&lt;/span&gt;&lt;span class="w"&gt;              &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;3 bits&lt;/strong&gt; flip check bits in three patterns, and this time it is possible to
  overlap odd-length patterns in such a way that a minimum of 1 bit is flipped.
  For&amp;nbsp;example:&lt;/li&gt;
&lt;/ul&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;Check&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="nl"&gt;bits&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;a&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;        &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;c&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;     &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="o"&gt;-----------&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;---------&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="n"&gt;Flips&lt;/span&gt;&lt;span class="w"&gt;                &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;

&lt;span class="k"&gt;Check&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="nl"&gt;bits&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;a&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="k"&gt;data&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;c&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;     &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="o"&gt;-----------&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;---------&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="n"&gt;Flips&lt;/span&gt;&lt;span class="w"&gt;        &lt;/span&gt;&lt;span class="n"&gt;x&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;4 bits&lt;/strong&gt; is already&amp;nbsp;sufficient.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;An example &lt;span class="caps"&gt;SEC&lt;/span&gt; code for eight data bits with four parity&amp;nbsp;bits:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;Check bits:  0 1 2 3
data[0]      x x x
data[1]        x x x
data[2]      x   x x
data[3]      x x   x
data[4]      x x
data[5]        x x
data[6]          x x
data[7]      x     x
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;An example &lt;span class="caps"&gt;SECDED&lt;/span&gt; code for eight data bits with five parity&amp;nbsp;bits:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;Check bits:  0 1 2 3 4
data[0]      x x x
data[1]      x x   x
data[2]      x   x x
data[3]        x x x
data[4]      x x     x
data[5]      x   x   x
data[6]        x x   x
data[7]      x     x x
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Note that mappings of data bits to check bits can be chosen flexibly, providing
they maintain the rules that set the Hamming distance. This flexibility is
useful when implementing &lt;span class="caps"&gt;ECC&lt;/span&gt; to reduce the cost of calculating the check bits.
In contrast, many descriptions of &lt;span class="caps"&gt;ECC&lt;/span&gt; that I have found in text books and on
&lt;a href="https://en.wikipedia.org/wiki/Hamming_code"&gt;Wikipedia&lt;/a&gt; describe a specific
encoding that does not acknowledge this freedom. The encoding they describe
allows the syndrome to be interpreted as the bit index of the single bit error,
by the check bit in position $i$ covering data bits in position $i$.
Additionally, they specify that parity bits are positioned in the codeword at
power-of-two positions, for no apparent&amp;nbsp;benefit.&lt;/p&gt;
&lt;h2&gt;Implementing &lt;span class="caps"&gt;ECC&lt;/span&gt;&lt;/h2&gt;
&lt;p&gt;Given data bits and check bits, and mapping of data bits to check bits, &lt;span class="caps"&gt;ECC&lt;/span&gt;
encoding works by calculating the check bits from the data bits, then combining
data bits and check bits to form the codeword. Decoding works by taking the
data bits from a codeword, recalculating the check bits, then calculating the
bitwise &lt;span class="caps"&gt;XOR&lt;/span&gt; between the original check bits and the recalculated ones. This
value is called the &lt;em&gt;syndrome&lt;/em&gt;. By inspecting the number of bits set in the
syndrome, it is possible to determine whether there has been an error,
whether it is correctable, and how to correct&amp;nbsp;it.&lt;/p&gt;
&lt;p&gt;Using the &lt;span class="caps"&gt;SEC&lt;/span&gt; check-bit encoding above, creating a codeword from &lt;code&gt;data[7:0]&lt;/code&gt;,
the check bits are calculated as follows (using Verilog&amp;nbsp;syntax):&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;2&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;3&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;4&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;7&lt;/span&gt;&lt;span class="p"&gt;];&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;3&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;4&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;5&lt;/span&gt;&lt;span class="p"&gt;];&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;2&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;2&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;5&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;6&lt;/span&gt;&lt;span class="p"&gt;];&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;3&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;2&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;3&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;6&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;7&lt;/span&gt;&lt;span class="p"&gt;];&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;And the codeword formed by concatenating the check bits and&amp;nbsp;data:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="n"&gt;check&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;3&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;],&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;7&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]};&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Decoding of a codeword, splits it into the checkword and data bits, recomputes
the check bits and calculates the&amp;nbsp;syndrome:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="n"&gt;old_check_word&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;old_data&lt;/span&gt;&lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;codeword&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;new_check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;...;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;new_check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;...;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;new_check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;2&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;...;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;new_check_word&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;3&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;...;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;syndrome&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;new_check_word&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;old_check_word&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;When single bit errors occur, the syndrome will have the bit pattern
corresponding to a particular data bit, so a correction can be applied by
creating a mask to flip the bit in that&amp;nbsp;position:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;unique&lt;/span&gt; &lt;span class="nt"&gt;case&lt;/span&gt;&lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
  &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1110: correction = 1&amp;lt;&amp;lt;0;&lt;/span&gt;
&lt;span class="s1"&gt;  4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b0111&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1011: correction = 1&amp;lt;&amp;lt;2;&lt;/span&gt;
&lt;span class="s1"&gt;  4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b1101&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;3&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1100: correction = 1&amp;lt;&amp;lt;4;&lt;/span&gt;
&lt;span class="s1"&gt;  4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b0110&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;5&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b0011: correction = 1&amp;lt;&amp;lt;6;&lt;/span&gt;
&lt;span class="s1"&gt;  4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b1001&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;7&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;And using it to generate the corrected&amp;nbsp;data:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;corrected_data&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;data&lt;/span&gt; &lt;span class="o"&gt;^&lt;/span&gt; &lt;span class="n"&gt;correction&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;The value of the syndrome can be further inspected to signal what action has
been taken. If the syndrome&amp;nbsp;is:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Equal to zero, no error&amp;nbsp;occurred.&lt;/li&gt;
&lt;li&gt;Has one bit set, then this is a flip of a check bit and can be&amp;nbsp;ignored.&lt;/li&gt;
&lt;li&gt;Has a value matching a pattern (three bits set or two bits in the adjacent positions), a correctable error&amp;nbsp;occurred.&lt;/li&gt;
&lt;li&gt;Has a value not matching a pattern (two bits set in the other non-adjacent positions: &lt;code&gt;4'b1010&lt;/code&gt;, &lt;code&gt;4'b0101&lt;/code&gt;), or four bits set, a multi-bit uncorrectable error&amp;nbsp;occurred.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;The above &lt;span class="caps"&gt;SECDED&lt;/span&gt; check-bit encoding can be implemented in a similar way, but
since it uses only three-bit patterns, mapping syndromes to correction masks
can be done with three-input &lt;span class="caps"&gt;AND&lt;/span&gt;&amp;nbsp;gates:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;unique&lt;/span&gt; &lt;span class="nt"&gt;case&lt;/span&gt;&lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;2&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;3&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;5&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;6&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="nt"&gt;syndrome&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;&amp;lt;&amp;lt;&lt;/span&gt;&lt;span class="nt"&gt;7&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;                                   &lt;span class="nt"&gt;correction&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;And any syndromes with one or two bits set are correctable, and otherwise&amp;nbsp;uncorrectable.&lt;/p&gt;
&lt;h2&gt;References / further&amp;nbsp;reading&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Error_correction_code"&gt;Error correction code&lt;/a&gt;,&amp;nbsp;Wikipedia.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Hamming_code"&gt;Hamming code&lt;/a&gt;,&amp;nbsp;Wikipedia.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/ECC_memory"&gt;&lt;span class="caps"&gt;ECC&lt;/span&gt; memory&lt;/a&gt;,&amp;nbsp;Wikipedia.&lt;/li&gt;
&lt;li&gt;&lt;a href="https://signallake.com/innovation/hamming.pdf"&gt;Error detecting and error correcting codes (&lt;span class="caps"&gt;PDF&lt;/span&gt;)&lt;/a&gt;,
  &lt;span class="caps"&gt;R. W.&lt;/span&gt; Hamming, in The Bell System Technical Journal, vol. 29, no. 2, pp. 147-160, April&amp;nbsp;1950.&lt;/li&gt;
&lt;li&gt;&lt;a href="http://pages.cs.wisc.edu/~david/courses/cs552/S12/handouts/ecc-phelps.pdf"&gt;Constructing an Error Correcting Code (&lt;span class="caps"&gt;PDF&lt;/span&gt;)&lt;/a&gt;,
  Andrew E. Phelps, University of Wisconsin, Madison, November&amp;nbsp;2006.&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="computing"></category></entry><entry><title>Recycled allotment shed</title><link href="http://jameswhanlon.com/recycled-allotment-shed.html" rel="alternate"></link><published>2019-11-10T00:00:00+01:00</published><updated>2019-11-10T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2019-11-10:/recycled-allotment-shed.html</id><summary type="html">&lt;p&gt;A friend was in need of a shed on her allotment to store tools and as a place
to shelter in the rain, so I helped her to build one. The aim was to build
something solid that would stand up to the elements (unlike most allotment
sheds), to use …&lt;/p&gt;</summary><content type="html">&lt;p&gt;A friend was in need of a shed on her allotment to store tools and as a place
to shelter in the rain, so I helped her to build one. The aim was to build
something solid that would stand up to the elements (unlike most allotment
sheds), to use recycled materials as far as possible, and ideally to fit within
a £100&amp;nbsp;budget.&lt;/p&gt;
&lt;p&gt;The main costs were the structural timber, which was sourced from the &lt;a href="https://www.bwrp.org.uk/"&gt;Bristol Wood Recycling
Project&lt;/a&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;~15m of 2x3&amp;#8221; softwood&amp;nbsp;timber;&lt;/li&gt;
&lt;li&gt;~60m of 1.5x2.5&amp;#8221; softwood&amp;nbsp;timber.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Also from the &lt;span class="caps"&gt;BWRP&lt;/span&gt; were: sheets of 12mm ply for the floor and roof, solid wood
planks for the door, an odd piece of shelving which worked brilliantly as a big
window sill, baton for the window frame. Other costs were: two boxes of screws
and roofing nails (Screwfix), acrylic sheet for the window (Wickes). Everything
else was sourced for free, from friends or found on the streets of Bristol:
breeze blocks for the base, pallet wood for the cladding, miscellaneous timber
for the frame, roof felt and felt glue and hinges and shackles for the&amp;nbsp;door.&lt;/p&gt;
&lt;p&gt;I didn&amp;#8217;t keep details of all the money spent, but the final cost was
approximately £150 and the end result was a sturdy shed that should last quite a
few&amp;nbsp;years.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/previous.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/previous_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/previous-side.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/previous-side_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;The existing structure that was intended to become a shed but never did.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/cleared.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/cleared_600x600.jpg" alt="The site with the old shed cleared."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The site with the old shed cleared.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/footings.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/footings_600x600.jpg" alt="Breeze blocks in position for a base."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Breeze blocks in position for a base.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/base-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/base-1_600x600.jpg" alt="The floor in position."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The floor in position.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/frame-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/frame-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/frame-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/frame-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/frame-3.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/frame-3_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Progress of the frame construction, finally with the roof in place.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/roof-detail-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/roof-detail-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/roof-detail-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/roof-detail-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Details of the roof notches to sit level on the frame.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/cladding-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/cladding-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/cladding-3.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/cladding-3_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/cladding-side.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/cladding-side_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Details of the pallet-wood cladding.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/window-frame.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/window-frame_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/window-frame-inside.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/window-frame-inside_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;With the window frame installed (now looking more like a shed, rather than a ticket office).&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/back.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/back_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/allotment-shed/complete-door-and-window.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/complete-door-and-window_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;The completed shed, with window and door installed. One final job is to install guttering on the back edge of the roof, which can feed a water butt.&lt;/figcaption&gt;
&lt;/figure&gt;</content><category term="projects"></category><category term="sheds"></category><category term="construction"></category></entry><entry><title>New chips for machine intelligence</title><link href="http://jameswhanlon.com/new-chips-for-machine-intelligence.html" rel="alternate"></link><published>2019-10-04T00:00:00+02:00</published><updated>2019-10-04T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2019-10-04:/new-chips-for-machine-intelligence.html</id><summary type="html">&lt;p&gt;This note summarises details of some of the new silicon chips for machine
intelligence. Its aim is to distil the most important implementation and
architectural details (at least that are currently available), to highlight the
main differences between them. I&amp;#8217;m focusing on chips designed for training
since they represent …&lt;/p&gt;</summary><content type="html">&lt;p&gt;This note summarises details of some of the new silicon chips for machine
intelligence. Its aim is to distil the most important implementation and
architectural details (at least that are currently available), to highlight the
main differences between them. I&amp;#8217;m focusing on chips designed for training
since they represent the frontier in performance and capability. There are many
chips designed for inference, but these are typically intended for use in
embedded or edge&amp;nbsp;deployments.&lt;/p&gt;
&lt;p&gt;In&amp;nbsp;summary:&lt;/p&gt;
&lt;table class="table table-sm"&gt;
&lt;caption&gt;
*Speculated&lt;br&gt;
&amp;dagger; Figures given for a single chip
&lt;/caption&gt;
&lt;thead&gt;
  &lt;tr&gt;
    &lt;th scope="col"&gt;Chip&lt;/th&gt;
    &lt;th scope="col"&gt;Process&lt;/th&gt;
    &lt;th scope="col"&gt;Die size&lt;br&gt;mm&lt;sup&gt;2&lt;/sup&gt;&lt;/th&gt;
    &lt;th scope="col"&gt;&lt;span class="caps"&gt;TDP&lt;/span&gt;&lt;br&gt;(W)&lt;/th&gt;
    &lt;th scope="col"&gt;On-chip &lt;span class="caps"&gt;RAM&lt;/span&gt;&lt;br&gt;(&lt;span class="caps"&gt;MB&lt;/span&gt;)&lt;/th&gt;
    &lt;th scope="col"&gt;Peak &lt;span class="caps"&gt;FP32&lt;/span&gt;&lt;br&gt;(TFLOPs)&lt;/th&gt;
    &lt;th scope="col"&gt;Peak &lt;span class="caps"&gt;FP16&lt;/span&gt;&lt;br&gt;(TFLOPs)&lt;/th&gt;
    &lt;th scope="col"&gt;Mem b/w&lt;br&gt;(&lt;span class="caps"&gt;GB&lt;/span&gt;/s)&lt;/th&gt;
    &lt;th scope="col"&gt;&lt;span class="caps"&gt;IO&lt;/span&gt; b/w&lt;br&gt;(&lt;span class="caps"&gt;GB&lt;/span&gt;/s)&lt;/th&gt;
  &lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#cerebras"&gt;Cerebras &lt;span class="caps"&gt;WSE&lt;/span&gt;&lt;sup&gt;&amp;dagger;&lt;/sup&gt;&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; 16nm&lt;/td&gt;
    &lt;td&gt;510&lt;/td&gt;
    &lt;td&gt;180&lt;/td&gt;
    &lt;td&gt;225&lt;/td&gt;
    &lt;td&gt;40.6&lt;/td&gt;
    &lt;td&gt;n/a&lt;/td&gt;
    &lt;td&gt;0&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#google-tpu-1"&gt;Google &lt;span class="caps"&gt;TPU&lt;/span&gt; v1&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;28nm&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;75&lt;/td&gt;
    &lt;td&gt;28&lt;/td&gt;
    &lt;td&gt;n/a&lt;/td&gt;
    &lt;td&gt;23 (&lt;span class="caps"&gt;INT16&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;30 (&lt;span class="caps"&gt;DDR3&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;14&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#google-tpu-2"&gt;Google &lt;span class="caps"&gt;TPU&lt;/span&gt; v2&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;20nm*&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;200*&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;45&lt;/td&gt;
    &lt;td&gt;600 (&lt;span class="caps"&gt;HBM&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;8*&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#google-tpu-3"&gt;Google &lt;span class="caps"&gt;TPU&lt;/span&gt; v3&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;16/12nm*&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;200*&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;90&lt;/td&gt;
    &lt;td&gt;1200 (&lt;span class="caps"&gt;HBM2&lt;/span&gt;)*&lt;/td&gt;
    &lt;td&gt;8*&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#graphcore-c2-ipu"&gt;Graphcore &lt;span class="caps"&gt;IPU&lt;/span&gt;&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;16nm&lt;/td&gt;
    &lt;td&gt;800*&lt;/td&gt;
    &lt;td&gt;150&lt;/td&gt;
    &lt;td&gt;300&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;125&lt;/td&gt;
    &lt;td&gt;0&lt;/td&gt;
    &lt;td&gt;384&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#habana-gaudi"&gt;Habana Gaudi&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; 16nm&lt;/td&gt;
    &lt;td&gt;500*&lt;/td&gt;
    &lt;td&gt;300&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;1000 (&lt;span class="caps"&gt;HBM2&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;250&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#huawei-ascend"&gt;Huawei Ascend 910&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;7nm+ &lt;span class="caps"&gt;EUV&lt;/span&gt;&lt;/td&gt;
    &lt;td&gt;456&lt;/td&gt;
    &lt;td&gt;350&lt;/td&gt;
    &lt;td&gt;64&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;256&lt;/td&gt;
    &lt;td&gt;1200 (&lt;span class="caps"&gt;HBM2&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;115&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#intel-nnp-t"&gt;Intel &lt;span class="caps"&gt;NNP&lt;/span&gt;-T&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; &lt;span class="caps"&gt;16FF&lt;/span&gt;+&lt;/td&gt;
    &lt;td&gt;688&lt;/td&gt;
    &lt;td&gt;250&lt;/td&gt;
    &lt;td&gt;60&lt;/td&gt;
    &lt;td&gt;Unknown&lt;/td&gt;
    &lt;td&gt;110&lt;/td&gt;
    &lt;td&gt;1220 (&lt;span class="caps"&gt;HBM2&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;447&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#nvidia-volta"&gt;Nvidia Volta&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; 12nm &lt;span class="caps"&gt;FFN&lt;/span&gt;&lt;/td&gt;
    &lt;td&gt;815&lt;/td&gt;
    &lt;td&gt;300&lt;/td&gt;
    &lt;td&gt;21.1&lt;/td&gt;
    &lt;td&gt;15.7&lt;/td&gt;
    &lt;td&gt;125&lt;/td&gt;
    &lt;td&gt;900 (&lt;span class="caps"&gt;HBM2&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;300&lt;/td&gt;
  &lt;/tr&gt;
  &lt;tr&gt;
    &lt;td&gt;&lt;a href="#nvidia-turing"&gt;Nvidia Turing&lt;/a&gt;&lt;/td&gt;
    &lt;td&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; 12nm &lt;span class="caps"&gt;FFN&lt;/span&gt;&lt;/td&gt;
    &lt;td&gt;754&lt;/td&gt;
    &lt;td&gt;250&lt;/td&gt;
    &lt;td&gt;24.6&lt;/td&gt;
    &lt;td&gt;16.3&lt;/td&gt;
    &lt;td&gt;130.5&lt;/td&gt;
    &lt;td&gt;672 (&lt;span class="caps"&gt;HBM2&lt;/span&gt;)&lt;/td&gt;
    &lt;td&gt;100&lt;/td&gt;
  &lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;

&lt;p&gt;&lt;a name="cerebras" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Cerebras Wafer-Scale&amp;nbsp;Engine&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/cerebras-wse_220x220.png" alt="Cerebras chip"&gt;&lt;/p&gt;
&lt;p&gt;The Cerebras Wafer-Scale Engine (&lt;span class="caps"&gt;WSE&lt;/span&gt;) is undoubtedly the most bold and
innovative design to appear recently. Wafer-scale integration is not a new
idea, but integration issues to do with yield, power delivery and thermal
expansion have made it difficult to commercialise (see the 1989 &lt;a href="http://www.computinghistory.org.uk/det/3043/Anamartic-Wafer-Scale-160MB-Solid-State-Disk/"&gt;Anamartic 160
&lt;span class="caps"&gt;MB&lt;/span&gt; solid state disk&lt;/a&gt;). Cerebras use this approach to integrate 84
chips with high-speed interconnect, uniformly scaling the 2D-mesh based
interconnect to huge proportions. This provides a machine with a large amount
of memory (18 &lt;span class="caps"&gt;GB&lt;/span&gt;) distributed among a large amount of compute (3.3 Peta FLOPs
peak). It is unclear how this architecture scales beyond single WSEs; the
current trend in neural nets is to larger networks with billions of weights,
which will necessitate such&amp;nbsp;scaling.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced August&amp;nbsp;2019.&lt;/li&gt;
&lt;li&gt;46,225 mm&lt;sup&gt;2&lt;/sup&gt; wafer-scale integrated system (215 mm x 215 mm) om &lt;span class="caps"&gt;TSMC&lt;/span&gt; 16&amp;nbsp;nm.&lt;/li&gt;
&lt;li&gt;1.2T&amp;nbsp;transistors.&lt;/li&gt;
&lt;li&gt;Many individual chips: a total of 84 (12 wide by 7&amp;nbsp;tall).&lt;/li&gt;
&lt;li&gt;18 &lt;span class="caps"&gt;GB&lt;/span&gt; total of &lt;span class="caps"&gt;SRAM&lt;/span&gt; memory, distributed among&amp;nbsp;cores.&lt;/li&gt;
&lt;li&gt;426,384 simple compute&amp;nbsp;cores.&lt;/li&gt;
&lt;li&gt;Silicon defects can be repaired by using redundant cores and links to bypass a faulty area. It appears that each column includes one redundant core, leaving 410,592 functional&amp;nbsp;cores.&lt;/li&gt;
&lt;li&gt;Speculated clock speed of ~1 GHz and 15 kW power&amp;nbsp;consumption.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Interconnect and &lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Interconnections between chips, across scribe lines, with wiring added in post-processing steps after conventional wafer&amp;nbsp;manufacturing.&lt;/li&gt;
&lt;li&gt;IOs brought out on east and west edges of wafer, which is limited by the pad density on each edge. It is unlikely there are any high-speed SerDes since these would need to be integrated in every chip, making a sizeable part of the wafer area redundant apart from chips with edges on the&amp;nbsp;periphery.&lt;/li&gt;
&lt;li&gt;2D mesh-based interconnect, supports single-word messages. According to their whitepaper: &amp;#8220;The Cerebras software configures all the cores on the &lt;span class="caps"&gt;WSE&lt;/span&gt; to support the precise communication required&amp;#8221; indicating that the interconnect is statically configured to support a fixed communication&amp;nbsp;pattern.&lt;/li&gt;
&lt;li&gt;Interconnect requires static configuration to support specific patterns of&amp;nbsp;communication.&lt;/li&gt;
&lt;li&gt;Zeros not transmitted on the interconnect to optimise for&amp;nbsp;sparsity.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Each&amp;nbsp;core:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Is ~0.1 mm&lt;sup&gt;2&lt;/sup&gt; of&amp;nbsp;silicon.&lt;/li&gt;
&lt;li&gt;Has 47 kB &lt;span class="caps"&gt;SRAM&lt;/span&gt;&amp;nbsp;memory.&lt;/li&gt;
&lt;li&gt;Zeros not loaded from memory and zeros not&amp;nbsp;multiplied.&lt;/li&gt;
&lt;li&gt;Assumed &lt;span class="caps"&gt;FP32&lt;/span&gt; precision and scalar execution (can&amp;#8217;t filter zeros from memory with &lt;span class="caps"&gt;SIMD&lt;/span&gt;).&lt;/li&gt;
&lt;li&gt;&lt;span class="caps"&gt;FMAC&lt;/span&gt; datapath (peak 8 operations per&amp;nbsp;cycle).&lt;/li&gt;
&lt;li&gt;Tensor control unit to feed the &lt;span class="caps"&gt;FMAC&lt;/span&gt; datapath with strided accesses from memory or inbound data from&amp;nbsp;links.&lt;/li&gt;
&lt;li&gt;Has four 8 &lt;span class="caps"&gt;GB&lt;/span&gt;/s bidirectional links to its&amp;nbsp;neighbours.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Each&amp;nbsp;die:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Is 17 mm x 30 mm = 510 mm&lt;sup&gt;2&lt;/sup&gt; of&amp;nbsp;silicon.&lt;/li&gt;
&lt;li&gt;Has 225 &lt;span class="caps"&gt;MB&lt;/span&gt; &lt;span class="caps"&gt;SRAM&lt;/span&gt;&amp;nbsp;memory.&lt;/li&gt;
&lt;li&gt;Has 54 x 94 = 5,076 cores (two cores per row/column possibly unused due to repair scheme leaving 4,888 usable&amp;nbsp;cores).&lt;/li&gt;
&lt;li&gt;Peak &lt;span class="caps"&gt;FP32&lt;/span&gt; performance of 40 Tera&amp;nbsp;FLOPs.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.anandtech.com/show/14758/hot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning"&gt;AnandTech report from &lt;span class="caps"&gt;HC31&lt;/span&gt;, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.cerebras.net/wp-content/uploads/2019/08/Cerebras-Wafer-Scale-Engine-Whitepaper.pdf"&gt;Cerebras white paper, August 2019 (no longer&amp;nbsp;available)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.cerebras.net/cerebras-wafer-scale-engine-why-we-need-big-chips-for-deep-learning/"&gt;Cerebras Wafer Scale Engine: Why we need big chips for Deep&amp;nbsp;Learning&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="google-tpu-3" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Google &lt;span class="caps"&gt;TPU&lt;/span&gt;&amp;nbsp;v3&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/google-tpu3_220x220.png" alt="TPU-3 board"&gt;&lt;/p&gt;
&lt;p&gt;With few details available on the specifications of the &lt;span class="caps"&gt;TPU&lt;/span&gt; v3, it is likely an
incremental improvement to the &lt;span class="caps"&gt;TPU&lt;/span&gt; v2: doubling the performance, adding &lt;span class="caps"&gt;HBM2&lt;/span&gt;
memory to double the capacity and&amp;nbsp;bandwidth.&lt;/p&gt;
&lt;p&gt;General details (per&amp;nbsp;chip):&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced May&amp;nbsp;2018.&lt;/li&gt;
&lt;li&gt;Likely to be 16nm or&amp;nbsp;12nm.&lt;/li&gt;
&lt;li&gt;200W estimated &lt;span class="caps"&gt;TDP&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;105 TFLOPs of BFloat16, likely from doubling the MXUs to&amp;nbsp;four.&lt;/li&gt;
&lt;li&gt;Each &lt;span class="caps"&gt;MXU&lt;/span&gt; has dedicated access to 8 &lt;span class="caps"&gt;GB&lt;/span&gt; of&amp;nbsp;memory.&lt;/li&gt;
&lt;li&gt;Integrated in four-chip modules (pictured), 420 TFLOPs peak&amp;nbsp;performance.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;32 &lt;span class="caps"&gt;GB&lt;/span&gt; &lt;span class="caps"&gt;HBM2&lt;/span&gt; integrated memory with access bandwidth of 1200 GBps&amp;nbsp;(assumed).&lt;/li&gt;
&lt;li&gt;PCIe-3 x8 assumed at 8&amp;nbsp;GBps.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.nextplatform.com/2018/05/10/tearing-apart-googles-tpu-3-0-ai-coprocessor/"&gt;NextPlatform Tearing apart google’s &lt;span class="caps"&gt;TPU&lt;/span&gt; 3.0 &lt;span class="caps"&gt;AI&lt;/span&gt;&amp;nbsp;coprocessor&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="google-tpu-2" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Google &lt;span class="caps"&gt;TPU&lt;/span&gt;&amp;nbsp;v2&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/google-tpu2_220x220.png" alt="TPU-2 board"&gt;&lt;/p&gt;
&lt;p&gt;The &lt;span class="caps"&gt;TPU&lt;/span&gt; v2 is designed for training and inference. It improves over the &lt;span class="caps"&gt;TPU&lt;/span&gt; v1
with floating point arithmetic and enhanced memory capacity and bandwidth with
&lt;span class="caps"&gt;HBM&lt;/span&gt; integrated&amp;nbsp;memory.&lt;/p&gt;
&lt;p&gt;General details (per&amp;nbsp;chip):&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced May&amp;nbsp;2017.&lt;/li&gt;
&lt;li&gt;Likely to be&amp;nbsp;20nm.&lt;/li&gt;
&lt;li&gt;200-250W estimated &lt;span class="caps"&gt;TDP&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;45 TFLOPs of&amp;nbsp;BFloat16. &lt;/li&gt;
&lt;li&gt;Two cores with scalar and matrix&amp;nbsp;units.&lt;/li&gt;
&lt;li&gt;Also supports &lt;span class="caps"&gt;FP32&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;Integrated in four-chip modules (pictured), 180 TFLOPs peak&amp;nbsp;performance.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Each&amp;nbsp;core:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;128x128x32b systolic matrix unit (&lt;span class="caps"&gt;MXU&lt;/span&gt;) with BFloat16 multiplication and &lt;span class="caps"&gt;FP32&lt;/span&gt;&amp;nbsp;accumulation.&lt;/li&gt;
&lt;li&gt;&lt;span class="caps"&gt;8GB&lt;/span&gt; of dedicated &lt;span class="caps"&gt;HBM&lt;/span&gt; with access bandwidth of 300&amp;nbsp;GBps.&lt;/li&gt;
&lt;li&gt;Peak throughput of 22.5 TFLOPs of&amp;nbsp;BFloat16.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;16 &lt;span class="caps"&gt;GB&lt;/span&gt; &lt;span class="caps"&gt;HBM&lt;/span&gt; integrated memory at 600 GBps bandwidth&amp;nbsp;(assumed).&lt;/li&gt;
&lt;li&gt;PCIe-3 x8 (8&amp;nbsp;GBps).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.nextplatform.com/2017/05/22/hood-googles-tpu2-machine-learning-clusters/"&gt;NextPlatform Under The Hood Of Google’s &lt;span class="caps"&gt;TPU2&lt;/span&gt; Machine Learning Clusters, May&amp;nbsp;2017&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.tomshardware.com/news/tpu-v2-google-machine-learning,35370.html"&gt;Tom&amp;#8217;s Hardware: Hot Chips 2017: A Closer Look At Google&amp;#8217;s &lt;span class="caps"&gt;TPU&lt;/span&gt; v2, September&amp;nbsp;2017&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="google-tpu-1" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Google &lt;span class="caps"&gt;TPU&lt;/span&gt;&amp;nbsp;v1&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/google-tpu1_220x220.png" alt="TPU-1 board"&gt;&lt;/p&gt;
&lt;p&gt;Google&amp;#8217;s first generation &lt;span class="caps"&gt;TPU&lt;/span&gt; was designed for inference only and supports only
integer arithmetic. It provides acceleration to a host &lt;span class="caps"&gt;CPU&lt;/span&gt; by being sent
instructions across PCIe-3, to perform matrix multiplications and apply
activation functions. This is a significant simplification which would have
saved much time in design and&amp;nbsp;verification.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced in&amp;nbsp;2016.&lt;/li&gt;
&lt;li&gt;331 mm&lt;sup&gt;2&lt;/sup&gt; die on 28nm&amp;nbsp;process.&lt;/li&gt;
&lt;li&gt;Clocked at 700 MHz and 28-40W &lt;span class="caps"&gt;TDP&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;28 &lt;span class="caps"&gt;MB&lt;/span&gt; on-chip &lt;span class="caps"&gt;SRAM&lt;/span&gt; memory: 24 &lt;span class="caps"&gt;MB&lt;/span&gt; for activations and 4 &lt;span class="caps"&gt;MB&lt;/span&gt; for&amp;nbsp;accumulators.&lt;/li&gt;
&lt;li&gt;Proportions of the die area: 35% memory, 24% matrix multiply unit, 41%
  remaining area for&amp;nbsp;logic.&lt;/li&gt;
&lt;li&gt;256x256x8b systolic matrix multiply unit (64K&amp;nbsp;MACs/cycle).&lt;/li&gt;
&lt;li&gt;&lt;span class="caps"&gt;INT8&lt;/span&gt; and &lt;span class="caps"&gt;INT16&lt;/span&gt; arithmetic (peak 92 and 23 TOPs/s&amp;nbsp;respectively).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;8 &lt;span class="caps"&gt;GB&lt;/span&gt; &lt;span class="caps"&gt;DDR3&lt;/span&gt;-2133 &lt;span class="caps"&gt;DRAM&lt;/span&gt; accessible via two ports at 34 &lt;span class="caps"&gt;GB&lt;/span&gt;/s.&lt;/li&gt;
&lt;li&gt;PCIe-3 x 16 (14&amp;nbsp;GBps).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Tensor_processing_unit"&gt;Wikipedia: Tensor Processing&amp;nbsp;Unit&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://arxiv.org/abs/1704.04760"&gt;&lt;span class="caps"&gt;TPU&lt;/span&gt; v1 paper (In-Datacenter Performance Analysis of a Tensor Processing Unit), April&amp;nbsp;2017&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="graphcore-c2-ipu" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Graphcore &lt;span class="caps"&gt;IPU&lt;/span&gt;&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/graphcore-ipu_220x220.png" alt="Graphcore IPU floorplan"&gt;&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;&lt;span class="caps"&gt;DISCLAIMER&lt;/span&gt;&lt;/strong&gt;: I work at Graphcore, and all of the information given here is
lifted directly from the linked references&amp;nbsp;below.&lt;/p&gt;
&lt;p&gt;The Graphcore &lt;span class="caps"&gt;IPU&lt;/span&gt; architecture is highly parallel with a large collection of
simple processors with small memories, connected by a high-bandwidth all-to-all
&amp;#8216;exchange&amp;#8217; interconnect. The architecture operates under a bulk-synchronous
parallel (&lt;span class="caps"&gt;BSP&lt;/span&gt;) model, whereby execution of a program proceeds as a sequence of
compute and exchange phases. Synchronisation is used to ensure all processes
are ready to start exchange. The &lt;span class="caps"&gt;BSP&lt;/span&gt; model is a powerful programming
abstraction because it precludes concurrency hazards, and &lt;span class="caps"&gt;BSP&lt;/span&gt; execution allows
the compute and exchange phases to make full use of the chip&amp;#8217;s power resources.
Larger systems of &lt;span class="caps"&gt;IPU&lt;/span&gt; chips can be built by connecting the 10 inter-&lt;span class="caps"&gt;IPU&lt;/span&gt;&amp;nbsp;links.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;16 nm, 23.6 bn transistors, ~800mm&lt;sup&gt;2&lt;/sup&gt; die&amp;nbsp;size.&lt;/li&gt;
&lt;li&gt;1216 processor&amp;nbsp;tiles.&lt;/li&gt;
&lt;li&gt;125 TFLOPs peak &lt;span class="caps"&gt;FP16&lt;/span&gt; arithmetic with &lt;span class="caps"&gt;FP32&lt;/span&gt;&amp;nbsp;accumulation.&lt;/li&gt;
&lt;li&gt;300 &lt;span class="caps"&gt;MB&lt;/span&gt; total on-chip memory, distributed among processor cores, providing an
  aggregate access bandwidth of 45&amp;nbsp;TBps.&lt;/li&gt;
&lt;li&gt;All model state held on chip, there is no directly-attached &lt;span class="caps"&gt;DRAM&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;150 W &lt;span class="caps"&gt;TDP&lt;/span&gt; (300 W PCIe&amp;nbsp;card).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;2x PCIe-4 host &lt;span class="caps"&gt;IO&lt;/span&gt;&amp;nbsp;links.&lt;/li&gt;
&lt;li&gt;10x inter-card &amp;#8216;&lt;span class="caps"&gt;IPU&lt;/span&gt;&amp;nbsp;links&amp;#8217;.&lt;/li&gt;
&lt;li&gt;Total of 384 GBps &lt;span class="caps"&gt;IO&lt;/span&gt;&amp;nbsp;bandwidth.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Each&amp;nbsp;core:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Mixed-precision floating-point stochastic&amp;nbsp;arithmetic.&lt;/li&gt;
&lt;li&gt;Runs up to six program&amp;nbsp;threads.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.appg-ai.org/library/raais-2017-simon-knowles-co-founder-cto-graphcore/"&gt;&lt;span class="caps"&gt;RAAIS&lt;/span&gt; presentation, July&amp;nbsp;2017&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://cdn2.hubspot.net/hubfs/729091/NIPS2017/NIPS%2017%20-%20IPU.pdf?t=1526305355186"&gt;&lt;span class="caps"&gt;NIPS&lt;/span&gt; presentation, November&amp;nbsp;2017&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://cdn2.hubspot.net/hubfs/729091/assets/ScaledML%20Stanford%2024mar18%20SK.pdf"&gt;ScaledML presentation, March&amp;nbsp;2018&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.eetimes.com/document.asp?doc_id=1334578#"&gt;EETimes: Graphcore &lt;span class="caps"&gt;CEO&lt;/span&gt; Touts &amp;#8216;Most Complex Processor&amp;#8217; Ever, April&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.servethehome.com/hands-on-with-a-graphcore-c2-ipu-pcie-card-at-dell-tech-world/"&gt;Serve the Home overview of the C2 card, June&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://en.wikichip.org/wiki/graphcore/microarchitectures/colossus"&gt;WikiChip: Colossus&amp;nbsp;microarchitecture&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="habana-gaudi" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Habana Labs&amp;nbsp;Gaudi&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/habana-gaudi_220x220.png" alt="Habana Gaudi board"&gt;&lt;/p&gt;
&lt;p&gt;Habana&amp;#8217;s Gaudi &lt;span class="caps"&gt;AI&lt;/span&gt; training processor shares similarities with contemporary
GPUs, particularly wide &lt;span class="caps"&gt;SIMD&lt;/span&gt; parallelism and &lt;span class="caps"&gt;HBM2&lt;/span&gt; memory. The chip integrates
ten 100G Ethernet links which support remote direct memory access (&lt;span class="caps"&gt;RDMA&lt;/span&gt;). This
&lt;span class="caps"&gt;IO&lt;/span&gt; capability allows large systems to be built with commodity networking
equipment, compared with Nvidia&amp;#8217;s NVLink or&amp;nbsp;OpenCAPI.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced June&amp;nbsp;2019.&lt;/li&gt;
&lt;li&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; 16 nm with CoWoS, assumed die size ~500mm&lt;sup&gt;2&lt;/sup&gt;.&lt;/li&gt;
&lt;li&gt;Heterogeneous architecture with:&lt;ul&gt;
&lt;li&gt;a &lt;span class="caps"&gt;GEMM&lt;/span&gt; operations&amp;nbsp;engine;&lt;/li&gt;
&lt;li&gt;8 Tensor Processing Cores&amp;nbsp;(TPCs);&lt;/li&gt;
&lt;li&gt;a shared &lt;span class="caps"&gt;SRAM&lt;/span&gt; memory (software managed and accessible via &lt;span class="caps"&gt;RDMA&lt;/span&gt;).&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;200W &lt;span class="caps"&gt;TDP&lt;/span&gt; for PCIe card and 300W &lt;span class="caps"&gt;TDP&lt;/span&gt; for the mezzanine&amp;nbsp;card.&lt;/li&gt;
&lt;li&gt;Unknown total on-chip&amp;nbsp;memory.&lt;/li&gt;
&lt;li&gt;Explicit memory management between chips (no&amp;nbsp;coherency).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;TPC&lt;/span&gt;&amp;nbsp;core:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;span class="caps"&gt;VLIW&lt;/span&gt; &lt;span class="caps"&gt;SIMD&lt;/span&gt; parallelism and a local &lt;span class="caps"&gt;SRAM&lt;/span&gt;&amp;nbsp;memory.&lt;/li&gt;
&lt;li&gt;Mixed precision: &lt;span class="caps"&gt;FP32&lt;/span&gt;, &lt;span class="caps"&gt;BF16&lt;/span&gt;, plus integer formats (&lt;span class="caps"&gt;INT32&lt;/span&gt;, &lt;span class="caps"&gt;INT16&lt;/span&gt;, &lt;span class="caps"&gt;INT8&lt;/span&gt;, &lt;span class="caps"&gt;UINT32&lt;/span&gt;, &lt;span class="caps"&gt;UINT8&lt;/span&gt;).&lt;/li&gt;
&lt;li&gt;Random number&amp;nbsp;generation.&lt;/li&gt;
&lt;li&gt;Transcendental functions: Sigmoid, Tanh, Gaussian error linear unit&amp;nbsp;(GeLU).&lt;/li&gt;
&lt;li&gt;Tensor addressing and strided&amp;nbsp;access.&lt;/li&gt;
&lt;li&gt;Unknown local memory per &lt;span class="caps"&gt;TPC&lt;/span&gt;.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;4x &lt;span class="caps"&gt;HBM2&lt;/span&gt;-2000 &lt;span class="caps"&gt;DRAM&lt;/span&gt; stacks providing 32 &lt;span class="caps"&gt;GB&lt;/span&gt; at 1&amp;nbsp;TBps.&lt;/li&gt;
&lt;li&gt;10x 100GbE interfaces are integrated on-chip, supporting &lt;span class="caps"&gt;RDMA&lt;/span&gt; over Converged Ethernet (RoCE&amp;nbsp;v2).&lt;/li&gt;
&lt;li&gt;IOs are implemented with 20x 56 Gbps &lt;span class="caps"&gt;PAM4&lt;/span&gt; Tx/Rx SerDes and can also be configured as 20x 50 GbE. This allows up to 64 chips to be connected with non-blocking&amp;nbsp;throughput.&lt;/li&gt;
&lt;li&gt;PCIe-4 x16 host&amp;nbsp;interface.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.nextplatform.com/2019/06/17/ai-chip-startup-releases-training-accelerator-to-challenge-gpus"&gt;The Next Platform: &lt;span class="caps"&gt;AI&lt;/span&gt; Chip Startup Releases Training Accelerator to Challenge GPUs, June&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.anandtech.com/show/14760/hot-chips-31-live-blogs-habanas-approach-to-ai-scaling"&gt;AnandTech report from &lt;span class="caps"&gt;HC31&lt;/span&gt;, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://habana.ai/wp-content/uploads/2019/06/Habana-Gaudi-Training-Platform-whitepaper.pdf"&gt;Habana Labs Gaudi whitepaper, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="huawei-ascend" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Huawei Ascend&amp;nbsp;910&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/huawei-ascend_220x220.png" alt="Huawei Ascend floorplan"&gt;&lt;/p&gt;
&lt;p&gt;Huawei&amp;#8217;s Ascend also bears similarities to the latest GPUs with wide &lt;span class="caps"&gt;SIMD&lt;/span&gt;
arithmetic and a 3D matrix unit, comparable to Nvidia&amp;#8217;s Tensor Cores, a
(assumed) coherent 32 &lt;span class="caps"&gt;MB&lt;/span&gt; shared L2 on-chip cache. The chip includes
additional logic for 128 channel video decoding engines for H.264/265. In their
Hot Chips presentation, Huawei described overlapping the cube and vector
operations to obtain high efficiency and the challenge of the memory hierarchy
with ratio of bandwidth to throughput dropping by 10x for L1 cache (in the
core), 100x for L2 cache (shared between cores), and 2000x for external &lt;span class="caps"&gt;DRAM&lt;/span&gt;.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced August&amp;nbsp;2019.&lt;/li&gt;
&lt;li&gt;456 mm&lt;sup&gt;2&lt;/sup&gt; logic die on a 7+ nm &lt;span class="caps"&gt;EUV&lt;/span&gt;&amp;nbsp;process.&lt;/li&gt;
&lt;li&gt;Copackaged with four 96 mm&lt;sup&gt;2&lt;/sup&gt; &lt;span class="caps"&gt;HBM2&lt;/span&gt; stacks and &amp;#8216;Nimbus&amp;#8217; &lt;span class="caps"&gt;IO&lt;/span&gt; processor&amp;nbsp;chip.&lt;/li&gt;
&lt;li&gt;32 DaVinci&amp;nbsp;cores.&lt;/li&gt;
&lt;li&gt;Peak 256 TFLOPs (32 x 4096 x 2) &lt;span class="caps"&gt;FP16&lt;/span&gt; performance, double that for &lt;span class="caps"&gt;INT8&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;32 &lt;span class="caps"&gt;MB&lt;/span&gt; shared on-chip &lt;span class="caps"&gt;SRAM&lt;/span&gt; (L2&amp;nbsp;cache).&lt;/li&gt;
&lt;li&gt;350W &lt;span class="caps"&gt;TDP&lt;/span&gt;.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Interconnect and &lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Cores interconnected in a 6 x 4 2D mesh packet-switched network, providing
  128 GBps bidirectional bandwidth per&amp;nbsp;core.&lt;/li&gt;
&lt;li&gt;4 TBps access to L2&amp;nbsp;cache.&lt;/li&gt;
&lt;li&gt;1.2 TBps &lt;span class="caps"&gt;HBM2&lt;/span&gt; access&amp;nbsp;bandwidth.&lt;/li&gt;
&lt;li&gt;3x 30 GBps inter-chip&amp;nbsp;IOs.&lt;/li&gt;
&lt;li&gt;2x 25 GBps RoCE networking&amp;nbsp;interfaces.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Each DaVinci&amp;nbsp;core:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;3D 16x16x16 matrix multiply unit providing 4,096 &lt;span class="caps"&gt;FP16&lt;/span&gt; MACs and 8,192 &lt;span class="caps"&gt;INT8&lt;/span&gt;&amp;nbsp;MACs.&lt;/li&gt;
&lt;li&gt;2,048 bit &lt;span class="caps"&gt;SIMD&lt;/span&gt; vector operations for &lt;span class="caps"&gt;FP32&lt;/span&gt; (x64), &lt;span class="caps"&gt;FP16&lt;/span&gt; (x128) and &lt;span class="caps"&gt;INT8&lt;/span&gt;&amp;nbsp;(x256).&lt;/li&gt;
&lt;li&gt;Support for scalar&amp;nbsp;operations.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.servethehome.com/huawei-ascend-910-provides-a-nvidia-ai-training-alternative/"&gt;Serve the Home report from &lt;span class="caps"&gt;HC31&lt;/span&gt;, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.anandtech.com/show/14756/hot-chips-live-blogs-huawei-da-vinci-architecture"&gt;AnandTech report from &lt;span class="caps"&gt;HC31&lt;/span&gt;, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="intel-nnp-t" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Intel &lt;span class="caps"&gt;NNP&lt;/span&gt;-T&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/intel-nnpt_220x220.png" alt="Intel NNP-T floorplan"&gt;&lt;/p&gt;
&lt;p&gt;This chip is Intel&amp;#8217;s second attempt at an accelerator for machine learning,
following the Xeon Phi. Like the &lt;a href="#habana-gaudi"&gt;Habana Gaudi chip&lt;/a&gt;, it
integrates a small number of wide vector cores, with &lt;span class="caps"&gt;HBM2&lt;/span&gt; integrated memory and
similar 100 Gbit &lt;span class="caps"&gt;IO&lt;/span&gt;&amp;nbsp;links.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;27 bn&amp;nbsp;transistors.&lt;/li&gt;
&lt;li&gt;688 mm&lt;sup&gt;2&lt;/sup&gt; die on &lt;span class="caps"&gt;TSMC&lt;/span&gt; &lt;span class="caps"&gt;16FF&lt;/span&gt;+ &lt;span class="caps"&gt;TSMC&lt;/span&gt; with&amp;nbsp;CoWoS.&lt;/li&gt;
&lt;li&gt;32 &lt;span class="caps"&gt;GB&lt;/span&gt; &lt;span class="caps"&gt;HBM2&lt;/span&gt;-2400 in four 8 &lt;span class="caps"&gt;GB&lt;/span&gt; stacks integrated on a 1200 mm&lt;sup&gt;2&lt;/sup&gt; passive silicon&amp;nbsp;interposer.&lt;/li&gt;
&lt;li&gt;60 &lt;span class="caps"&gt;MB&lt;/span&gt; on-chip &lt;span class="caps"&gt;SRAM&lt;/span&gt; memory distributed among cores and &lt;span class="caps"&gt;ECC&lt;/span&gt;&amp;nbsp;protected.&lt;/li&gt;
&lt;li&gt;Up to 1.1 GHz core&amp;nbsp;clock.&lt;/li&gt;
&lt;li&gt;150-250W &lt;span class="caps"&gt;TDP&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;24 Tensor Processing Cluster (&lt;span class="caps"&gt;TCP&lt;/span&gt;)&amp;nbsp;cores.&lt;/li&gt;
&lt;li&gt;TPCs connected in a 2D mesh network topology.&lt;ul&gt;
&lt;li&gt;Separate networks for different types of data: control, memory and inter-chip&amp;nbsp;communication.&lt;/li&gt;
&lt;li&gt;Support for&amp;nbsp;multicast.&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;119 TOPs peak&amp;nbsp;performance.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;1.22 TBps &lt;span class="caps"&gt;HBM2&lt;/span&gt;&amp;nbsp;bandwidth.&lt;/li&gt;
&lt;li&gt;64 lanes of SerDes with peak 3.58 Tbps aggregate bandwidth (28 Gbps each direction in each lane) for inter-chip&amp;nbsp;IOs.&lt;/li&gt;
&lt;li&gt;x16 PCIe-4 host interface (also supports &lt;span class="caps"&gt;OAM&lt;/span&gt;, Open&amp;nbsp;Compute).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;TPC&lt;/span&gt;&amp;nbsp;core:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;2x 32x32 BFloat16 multiplier arrays supporting &lt;span class="caps"&gt;FMAC&lt;/span&gt; operation with &lt;span class="caps"&gt;FP32&lt;/span&gt;&amp;nbsp;accumulation.&lt;/li&gt;
&lt;li&gt;Vector &lt;span class="caps"&gt;FP32&lt;/span&gt; and BFloat16 operations.&lt;ul&gt;
&lt;li&gt;Support for transcendental functions, random number generation, reductions and&amp;nbsp;accumulations.&lt;/li&gt;
&lt;li&gt;Programmable &lt;span class="caps"&gt;FP32&lt;/span&gt; lookup&amp;nbsp;tables.&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;A separate convolution engine for non-&lt;span class="caps"&gt;MAC&lt;/span&gt;&amp;nbsp;compute.&lt;/li&gt;
&lt;li&gt;2.5 &lt;span class="caps"&gt;MB&lt;/span&gt; two-port private memory with 1.4 TBps read/write&amp;nbsp;bandwidth.&lt;/li&gt;
&lt;li&gt;Memory supports tensor transpose&amp;nbsp;operation.&lt;/li&gt;
&lt;li&gt;Communication interface supporting dynamic packet routing on the mesh
  (virtual channel, reliable&amp;nbsp;transmission).&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Scaling:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Up to 1024 chips with direct interconnections, providing the same
  distributed-memory programming model (explicit memory management,
  synchronisation primitives, message&amp;nbsp;passing).&lt;/li&gt;
&lt;li&gt;Scaling demonstrated up to 32 chips connected in a ring&amp;nbsp;topology.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://fuse.wikichip.org/news/2219/intels-spring-crest-nnp-l-initial-details/"&gt;WikiChip: Intel’s Spring Crest &lt;span class="caps"&gt;NNP&lt;/span&gt;-L Initial Details, April&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.tomshardware.com/news/intel-nervana-nueral-net-processor-nnt-p,40185.html"&gt;Tom&amp;#8217;s Hardware, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://newsroom.intel.com/wp-content/uploads/sites/11/2019/08/Intel-Nervana-NNP-T-HotChips-presentation.pdf"&gt;Intel&amp;#8217;s &lt;span class="caps"&gt;HC31&lt;/span&gt; presentation (&lt;span class="caps"&gt;PDF&lt;/span&gt;), August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.anandtech.com/show/14757/hot-chips-live-blogs-intel-spring-crest-nnpt-on-16nm-tsmc"&gt;AnandTech report from &lt;span class="caps"&gt;HC31&lt;/span&gt;, August&amp;nbsp;2019&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="nvidia-volta" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Nvidia&amp;nbsp;Volta&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/nvidia-volta_220x220.png" alt="Nvidia Volta board"&gt;&lt;/p&gt;
&lt;p&gt;Volta introduces Tensor Cores, &lt;span class="caps"&gt;HBM2&lt;/span&gt; and NVLink 2.0, from the &lt;a href="https://en.wikipedia.org/wiki/Pascal_(microarchitecture)"&gt;Pascal
architecture&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced May&amp;nbsp;2017.&lt;/li&gt;
&lt;li&gt;815 mm&lt;sup&gt;2&lt;/sup&gt; on &lt;span class="caps"&gt;TSMC&lt;/span&gt; 12nm &lt;span class="caps"&gt;FFN&lt;/span&gt;, 21.1 bn&amp;nbsp;transistors.&lt;/li&gt;
&lt;li&gt;300 W &lt;span class="caps"&gt;TDP&lt;/span&gt; (&lt;span class="caps"&gt;SXM2&lt;/span&gt; form&amp;nbsp;factor).&lt;/li&gt;
&lt;li&gt;6 &lt;span class="caps"&gt;MB&lt;/span&gt; L2&amp;nbsp;cache.&lt;/li&gt;
&lt;li&gt;84 SMs, each containing: 64 &lt;span class="caps"&gt;FP32&lt;/span&gt; &lt;span class="caps"&gt;CUDA&lt;/span&gt; cores, 32 &lt;span class="caps"&gt;FP64&lt;/span&gt; &lt;span class="caps"&gt;CUDA&lt;/span&gt; cores and 8 Tensor
  Cores (5376 &lt;span class="caps"&gt;FP32&lt;/span&gt; cores, 2688 &lt;span class="caps"&gt;FP64&lt;/span&gt; cores, 672&amp;nbsp;TCs).&lt;/li&gt;
&lt;li&gt;Tensor Cores perform 4x4 &lt;span class="caps"&gt;FMA&lt;/span&gt;, achieving 64 &lt;span class="caps"&gt;FMA&lt;/span&gt; ops/cycle, and 128&amp;nbsp;FLOPs.&lt;/li&gt;
&lt;li&gt;128 &lt;span class="caps"&gt;KB&lt;/span&gt; L1 data cache/shared memory and four 16K 32-bit registers per &lt;span class="caps"&gt;SM&lt;/span&gt;.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;32 &lt;span class="caps"&gt;GB&lt;/span&gt; &lt;span class="caps"&gt;HBM2&lt;/span&gt; &lt;span class="caps"&gt;DRAM&lt;/span&gt;, at 900 GBps&amp;nbsp;bandwidth.&lt;/li&gt;
&lt;li&gt;NVLink 2.0 at 300&amp;nbsp;GBps.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Volta_(microarchitecture)"&gt;Wikipedia: Volta&amp;nbsp;(microarchitecture)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://images.nvidia.com/content/volta-architecture/pdf/volta-architecture-whitepaper.pdf"&gt;Volta architecture&amp;nbsp;whitepaper&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://images.nvidia.com/content/technologies/volta/pdf/tesla-volta-v100-datasheet-letter-fnl-web.pdf"&gt;Nvidia Tesla V100&amp;nbsp;datasheet&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.anandtech.com/show/11367/nvidia-volta-unveiled-gv100-gpu-and-tesla-v100-accelerator-announced"&gt;AnandTech - &lt;span class="caps"&gt;NVIDIA&lt;/span&gt; Volta Unveiled: &lt;span class="caps"&gt;GV100&lt;/span&gt; &lt;span class="caps"&gt;GPU&lt;/span&gt; and Tesla V100 Accelerator Announced, May&amp;nbsp;2017&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="nvidia-turing" class="anchor"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Nvidia&amp;nbsp;Turing&lt;/h2&gt;
&lt;p&gt;&lt;img class="float-right img-fluid" src="thumbs/nvidia-turing_220x220.png" alt="Nvidia Turing die shot"&gt;&lt;/p&gt;
&lt;p&gt;Turing is an architectural revision of Volta, manufactured on the same 16 nm
process, but with fewer &lt;span class="caps"&gt;CUDA&lt;/span&gt; and Tensor cores. It consequently has a smaller
die size and lower power envelope. Apart from &lt;span class="caps"&gt;ML&lt;/span&gt; tasks, it is designed to
perform real-time ray tracing, for which it also used the Tensor&amp;nbsp;Cores.&lt;/p&gt;
&lt;p&gt;General&amp;nbsp;details:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Announced September&amp;nbsp;2018.&lt;/li&gt;
&lt;li&gt;&lt;span class="caps"&gt;TSMC&lt;/span&gt; 12nm &lt;span class="caps"&gt;FFN&lt;/span&gt;, 754 mm&lt;sup&gt;2&lt;/sup&gt; die, 18.6 bn&amp;nbsp;transistors.&lt;/li&gt;
&lt;li&gt;260 W &lt;span class="caps"&gt;TDP&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;72 SMs, each containing: 64 &lt;span class="caps"&gt;FP32&lt;/span&gt; cores, and 64 &lt;span class="caps"&gt;INT32&lt;/span&gt; cores, 8 Tensor cores
  (4608 &lt;span class="caps"&gt;FP32&lt;/span&gt; cores, 4608 &lt;span class="caps"&gt;INT32&lt;/span&gt; cores and 576&amp;nbsp;TCs).&lt;/li&gt;
&lt;li&gt;Peak performance with boost clock: 16.3 TFLOPs &lt;span class="caps"&gt;FP32&lt;/span&gt;, 130.5 TFLOPs &lt;span class="caps"&gt;FP16&lt;/span&gt;, 261 TFLOPs &lt;span class="caps"&gt;INT8&lt;/span&gt;, 522 TFLOPs &lt;span class="caps"&gt;INT4&lt;/span&gt;.&lt;/li&gt;
&lt;li&gt;24.5 &lt;span class="caps"&gt;MB&lt;/span&gt; on-chip memory between 6 &lt;span class="caps"&gt;MB&lt;/span&gt; L2 cache and 256 &lt;span class="caps"&gt;KB&lt;/span&gt; &lt;span class="caps"&gt;SM&lt;/span&gt; register&amp;nbsp;files.&lt;/li&gt;
&lt;li&gt;1455 MHz base&amp;nbsp;clock.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;span class="caps"&gt;IO&lt;/span&gt;:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;12x 32-bit &lt;span class="caps"&gt;GDDR6&lt;/span&gt; memory providing 672 GBps aggregate&amp;nbsp;bandwidth.&lt;/li&gt;
&lt;li&gt;2x NVLink x8 links, each providing up to 26 GBps&amp;nbsp;bidirectional.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;References:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Turing_(microarchitecture)"&gt;Wikipedia: Turing&amp;nbsp;(mircoarchitecture)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.anandtech.com/show/13214/nvidia-reveals-next-gen-turing-gpu-architecture"&gt;AnandTech: &lt;span class="caps"&gt;NVIDIA&lt;/span&gt; Reveals Next-Gen Turing &lt;span class="caps"&gt;GPU&lt;/span&gt; Architecture, August&amp;nbsp;2018&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.nvidia.com/content/dam/en-zz/Solutions/design-visualization/technologies/turing-architecture/NVIDIA-Turing-Architecture-Whitepaper.pdf"&gt;Nvidia Turing &lt;span class="caps"&gt;GPU&lt;/span&gt; architecture whitepaper (&lt;span class="caps"&gt;PDF&lt;/span&gt;)&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Further&amp;nbsp;reading&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://github.com/basicmi/AI-Chip"&gt;&lt;span class="caps"&gt;AI&lt;/span&gt; Chip - A list of ICs and IPs for &lt;span class="caps"&gt;AI&lt;/span&gt;, Machine Learning and Deep Learning&amp;nbsp;(GitHub)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://mlperf.org/training-results-0-6/"&gt;MLPerf Training v0.6 results (&lt;span class="caps"&gt;TPU&lt;/span&gt; v3 and Volta&amp;nbsp;only)&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;See
&lt;a href="https://news.ycombinator.com/item?id=21178609"&gt;this thread on Hacker News&lt;/a&gt;
for discussion of this&amp;nbsp;note.&lt;/p&gt;
&lt;!--
More:
- SambaNova (no sign of silicon)
- Wave Computing
- Cambricon (Huwawei NPU, Alibaba)
- Baidu XPU
- Cornami
- Fijitsu DPU
- IBM TrueNorth
- ThinCI
- Vathys
- Groq (no details yet)
Inference only:
- Qualcomm Cloud AI 100 chip
- Tesla Neural Processor
- FlexLogic
- Alibaba Hanguang 800 (12nm 17bn transistors)
- T-Head XuanTie 910
Brain inspired:
- Mythic (analoge computing in NAND memory, works on 8 bit values only)
- Applied Brain Research (ABR) - Nengo "brain" chip
- Rain Neuromophic
- GrAI (pronounced "gray") Matter Labs has a fully digital neuromorphic processor
--&gt;</content><category term="notes"></category><category term="computing"></category><category term="machine-intelligence"></category><category term="computer-architecture"></category></entry><entry><title>Silicon design for test structures</title><link href="http://jameswhanlon.com/silicon-design-for-test-structures.html" rel="alternate"></link><published>2019-04-18T00:00:00+02:00</published><updated>2019-04-18T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2019-04-18:/silicon-design-for-test-structures.html</id><summary type="html">&lt;p&gt;Design for test (&lt;span class="caps"&gt;DFT&lt;/span&gt;) is a methodology for silicon integrated-circuit chips to
allow the devices to be tested during manufacture. Such testability permits the
detection of defects due to problems in the manufacturing processes that would
adversely affect the functional behaviour of the device. This note explains
some of the …&lt;/p&gt;</summary><content type="html">&lt;p&gt;Design for test (&lt;span class="caps"&gt;DFT&lt;/span&gt;) is a methodology for silicon integrated-circuit chips to
allow the devices to be tested during manufacture. Such testability permits the
detection of defects due to problems in the manufacturing processes that would
adversely affect the functional behaviour of the device. This note explains
some of the concepts of &lt;span class="caps"&gt;DFT&lt;/span&gt; applied to chip design, particularly focusing on
the structures that are inserted to functional&amp;nbsp;logic.&lt;/p&gt;
&lt;h2&gt;Scan&amp;nbsp;chains&lt;/h2&gt;
&lt;p&gt;A chip can be viewed as a set of input ports that feed into a series of
combinatorial and sequential cells, and arrive at a set of output ports. To
test that the function of the chip is correct, it would suffice to check that a
particular output is generated for a particular input, or sequence of inputs
and outputs. However, if the intervening logic contains sequential elements, is
computationally difficult to setup inputs each clock cycle to observe desired
values on all outputs. Doing so requires sequencing of state transitions
through the logic, but the size of the state space grows exponentially with the
number of&amp;nbsp;states.&lt;/p&gt;
&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/chip.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    Conceptually, a silicon chip is a set of input ports driving logic with
sequential elements, in turn driving output ports.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;To avoid an intractable state space, the design is changed so that inputs and
observable outputs are separated only by combinatorial logic. This is done by
adding new controllable &lt;strong&gt;primary inputs&lt;/strong&gt; and &lt;strong&gt;observable outputs&lt;/strong&gt;, called
&lt;strong&gt;scan chains&lt;/strong&gt;. A scan chain adds three ports to the chip: a scan chain input,
&lt;code&gt;scan_in&lt;/code&gt;, a scan chain output &lt;code&gt;scan_out&lt;/code&gt; and an enable &lt;code&gt;scan_enable&lt;/code&gt;.
All registers are converted by adding a multiplexer on the D pin, with one
input connected to the data signal. The first scan-chain register has it’s
other multiplexer input connected to &lt;code&gt;scan_in&lt;/code&gt;. Subsequent scan registers
take their other multiplexer inputs from the output of the previous register in
the chain. The final register in the chain drives &lt;code&gt;scan_out&lt;/code&gt; from it’s D pin.
All multiplexers are controlled by &lt;code&gt;scan_enable&lt;/code&gt;.&lt;/p&gt;
&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/scan-flop.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    A standard flip flop (left) and a scanned flip flop with scan-in and
scan-enable inputs (right).
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/scan-chains.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    Scan chain topology providing a set of controllable primary inputs and a set of observable outputs.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;When &lt;code&gt;scan_enable&lt;/code&gt; is pulled high, and the clock pulsed, data is shifted into
each register in the chain. Each bit of a chain of N registers can be set in N
clock cycles. When pulled low, the chip is in normal functional mode. These
inputs allow a simple test procedure to be&amp;nbsp;implemented:&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;Set &lt;code&gt;scan_enable&lt;/code&gt; high (scan&amp;nbsp;mode).&lt;/li&gt;
&lt;li&gt;Shift in N bits of input&amp;nbsp;data.&lt;/li&gt;
&lt;li&gt;Set &lt;code&gt;scan_enable&lt;/code&gt; low (functional&amp;nbsp;mode).&lt;/li&gt;
&lt;li&gt;Tick the clock once to propagate input vector though combinatorial logic into&amp;nbsp;outputs.&lt;/li&gt;
&lt;li&gt;Set &lt;code&gt;scan_enable&lt;/code&gt; high (scan&amp;nbsp;mode).&lt;/li&gt;
&lt;li&gt;Shift out N bits of output&amp;nbsp;data.&lt;/li&gt;
&lt;li&gt;Check that the output data equals the input data transformed by the same logic&amp;nbsp;function.&lt;/li&gt;
&lt;/ol&gt;
&lt;p&gt;Since typical tests will contain large numbers of patterns, the time to test
one pattern is critical. It is determined by the length of the chain, to shift
in and out data. To reduce test time, additional scan chains can be introduced
to allow shifting to be performed in parallel. Each chain adds &lt;code&gt;scan_in&lt;/code&gt; and
&lt;code&gt;scan_out&lt;/code&gt; ports to the chip. The number of scan chains is chosen to trade
off the physical requirements of the additional ports and routing with test
time and coverage. To avoid many additional ports at the top level, a set of
parallel scan chains can be driven by &lt;span class="caps"&gt;DFT&lt;/span&gt; logic that supplies compressed
patterns to the inputs and compresses results from the&amp;nbsp;outputs.&lt;/p&gt;
&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/parallel-scan-chains.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    Parallel scan chains to reduce test time.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;h2&gt;Wrapper&amp;nbsp;chains&lt;/h2&gt;
&lt;p&gt;Typically, a chip is too complex to test with a single set of scan chains. Even
with only combinatorial logic between primary inputs and observable outputs, it
becomes computationally difficult to analyse to generate patterns that can
effectively exercise it to achieve good coverage and fault isolation. Instead,
a chip is divided into sub components, each of which is amenable to testing (an
approach known as hierarchical &lt;span class="caps"&gt;DFT&lt;/span&gt;). The components are referred to as &lt;strong&gt;test
cores&lt;/strong&gt; and typically naturally correspond to functional blocks of the chip&amp;nbsp;design.&lt;/p&gt;
&lt;p&gt;It is necessary for a test core to be isolated from the rest of the design. At
a chip-level primary inputs are controllable in that their values are always
known. However, the values of an input to a test core are unknown and likely to
be Xs. If X values propagate into a test core, coverage can be reduced, or
worse, the testing methodology may be invalidated altogether. Isolation is
achieved with &lt;strong&gt;wrapper chains&lt;/strong&gt; that are inserted between the &lt;span class="caps"&gt;IO&lt;/span&gt; ports and the
core logic of the design. A bypass multiplexer is inserted on the output of the
wrapper scan register to control whether the input or output is used or driven
respectively. If the input or output is directly connected to a register, then
a bypass is not&amp;nbsp;necessary.&lt;/p&gt;
&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/wrapper-flop.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    Wrapper flops inserted on input and output ports.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/test-core.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    A test core isolated with input and output wrapper chains. One or more
additional scan chains may be connected to sequential elements of the core logic.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;An &lt;strong&gt;input wrapper chain&lt;/strong&gt; is the chain of registers that capture the primary
inputs to the core, with their D inputs corresponding to each input of the test
core. Some inputs may be omitted from the wrapper chain, such as clock, reset
and test-related signals. Input wrapper chains are different to regular scan
chains only in the way that their &lt;code&gt;scan_enable&lt;/code&gt; is controlled. During test mode,
the scan enable of the input wrapper is held high when the regular &lt;code&gt;scan_enable&lt;/code&gt;
is low and all other registers are in functional mode. The effect of this is
that the input wrapper chain continues to shift in known values, rather than Xs
from outside of the test core. When the input wrapper registers are not shared
with any other test core, the captured values can be shifted out with the other
test pattern results to ensure all of the registers are functioning&amp;nbsp;correctly.&lt;/p&gt;
&lt;p&gt;An &lt;strong&gt;output wrapper chain&lt;/strong&gt; behaves exactly as an internal scan chain during test
mode. However, when they are shared with an adjacent test core, their
&lt;code&gt;scan_enable&lt;/code&gt; is controlled differently since they will function as an input
wrapper chain for that core, with the behaviour described&amp;nbsp;above.&lt;/p&gt;
&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/adjacent-test-cores.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    Test core B shares core B&amp;#8217;s output wrapper chain, using it as an input wrapper chain in test mode.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;h2&gt;X&amp;nbsp;bounding&lt;/h2&gt;
&lt;p&gt;It may not be possible to add all registers into the scan chains for a design.
In this case, to prevent Xs from propagating into the logic during test, all
sources of Xs must be masked with known values. This is done by inserting a
multiplexer to take the Q pin as input, with the other input as an alternative
known value, typically from a register on a scan chain. The multiplexer is
controlled by an &lt;code&gt;xbnd_enable&lt;/code&gt; signal, which when set high will prevent X
propagation during test mode, and otherwise maintains the functional behaviour
of the&amp;nbsp;circuit.&lt;/p&gt;
&lt;figure class="figure d-block text-center"&gt;
  &lt;img src="https://jwh.ams3.digitaloceanspaces.com/homepage/DFT/xbnd-flop.png" class="figure-img img-fluid rounded"&gt;
  &lt;figcaption class="figure-caption"&gt;
    A X-source flop with bypass multiplexing of a known value.
  &lt;/figcaption&gt;
&lt;/figure&gt;

&lt;h2&gt;References / further&amp;nbsp;reading&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Design_for_testing"&gt;Design for testing&amp;nbsp;(Wikipedia)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://en.wikipedia.org/wiki/Automatic_test_pattern_generation"&gt;Automatic test pattern generation&amp;nbsp;(Wikipedia)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://web.stanford.edu/class/archive/ee/ee371/ee371.1066/lectures.html"&gt;Stanford &lt;span class="caps"&gt;EE371&lt;/span&gt;, lecture 14: Design for&amp;nbsp;testability&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Acknowledgements&lt;/h2&gt;
&lt;p&gt;Thanks to Evan Griffiths for his detailed explanations of &lt;span class="caps"&gt;DFT&lt;/span&gt; insertion, upon
which this note is&amp;nbsp;based.&lt;/p&gt;</content><category term="notes"></category><category term="microelectronics"></category></entry><entry><title>RGB lightbox stacks</title><link href="http://jameswhanlon.com/rgb-lightbox-stacks.html" rel="alternate"></link><published>2018-12-31T00:00:00+01:00</published><updated>2018-12-31T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2018-12-31:/rgb-lightbox-stacks.html</id><summary type="html">&lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/completed-boxes-3.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/completed-boxes-3_800x800.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

&lt;p&gt;The &amp;#8216;&lt;span class="caps"&gt;RGB&lt;/span&gt; stacks&amp;#8217; lightboxes are an experiment with using high-power LEDs,
generous volumes and translucent acrylic plastic to create big blocks of
colour. They are constructed from 12 mm birch ply and each pixel measures 300 x
300 (outer dimensions). They are built as three columns of three pixels to …&lt;/p&gt;</summary><content type="html">&lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/completed-boxes-3.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/completed-boxes-3_800x800.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

&lt;p&gt;The &amp;#8216;&lt;span class="caps"&gt;RGB&lt;/span&gt; stacks&amp;#8217; lightboxes are an experiment with using high-power LEDs,
generous volumes and translucent acrylic plastic to create big blocks of
colour. They are constructed from 12 mm birch ply and each pixel measures 300 x
300 (outer dimensions). They are built as three columns of three pixels to
allow them to be arranged in a square, a line, or in different locations. This
note records some of the details of their construction. Although they are now
functional, refinement of their controls and modulation continues to be a work
in progress. This note records some of the details of how they were built (I
will it updated with any new&amp;nbsp;developments).&lt;/p&gt;
&lt;p&gt;The project was inspired by a similar light box project (that unfortunately I
can no longer find on the internet), but which was a single 3 x 3 cabinet
achieving a similar block-colour effect. My motivation was to build something
similar but that could also be used as subtle/ambient lighting, making use of
the amazing colours and ability to accurately modulate LEDs to create smooth
transitions between rich colours and interesting&amp;nbsp;combinations.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/colour-experiment-blue.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/colour-experiment-blue_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/colour-experiment-red.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/colour-experiment-red_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;An early experiment to see how the &lt;span class="caps"&gt;LED&lt;/span&gt; light diffuses through the acrylic in a plywood volume.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;Construction of the stacks was straightforward: all panel dimensions are
multiples of 300 and all joints biscuited and glued to avoid any visible
fixings. (I unfortunately don&amp;#8217;t have any pictures of the construction of the&amp;nbsp;stacks.)&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/bead-detail-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/bead-detail-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/bead-detail-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/bead-detail-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/tape.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/tape_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Detail of the lip added to seat the acrylic panels and the narrow double-sided tape to fix them in place.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;The acrylic panels were cut to fit the inner box dimensions exactly, but with
small variations in the dimensions of the boxes. Getting them all to fit was a
long process of sanding down each one to fit a particular opening. A secure fit
of the panels was achieved with tight tolerances and narrow double-sided sticky
tape (pictured above&amp;nbsp;right).&lt;/p&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/completed-boxes-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/completed-boxes-1_600x600.jpg" alt="The boxes with all acrylic panels in place."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The boxes with all acrylic panels in place.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;p&gt;Pairs of white and &lt;span class="caps"&gt;RGB&lt;/span&gt; LEDs were mounted on aluminium bar in each pixel. The
&lt;span class="caps"&gt;LED&lt;/span&gt; were fixed in place with small bolts. I made small plastic washers to avoid
shorting any of the contacts with the bolt heads. Although the aluminium bar
probably provides a sufficient heat sink, I added additional heatsink blocks on
the rear side, fixed with thermal glue (these were cut up from larger &lt;span class="caps"&gt;IC&lt;/span&gt;
heatsinks). All of the &lt;span class="caps"&gt;LED&lt;/span&gt; wiring was conveniently done with &lt;span class="caps"&gt;CAT6&lt;/span&gt; cable, using
all of the eight cores to wire the four channels. Each channel draws about
1 W at 5 V (200 mA), which is within the specification of the &lt;span class="caps"&gt;CAT6&lt;/span&gt;.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/led-bar-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/led-bar-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/led-heatsinks.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/led-heatsinks_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;The system used to mount the LEDs in the middle of each box.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/skeleton-boxes-with-leds.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/skeleton-boxes-with-leds_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/boxes-in-workshop.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/boxes-in-workshop_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;The boxes with all of the LEDs and their cabling installed.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;Each box has a rear plug panel. The central box acts as a master and has
connections for power, Ethernet, and provides serial data and power to the
other outer&amp;nbsp;boxes.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/power-supply.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/power-supply_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/plug-panel.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/plug-panel_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/slave-box-control-boards.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/slave-box-control-boards_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;The master and slave plug panels for each stack.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;The inter-box wiring uses 5-pin &lt;span class="caps"&gt;XLR&lt;/span&gt; sockets, to carry power, ground and the
differential pair for the serial signal. The wires were made with a dual-core
power wire (sufficient to carry the required power at 5V) with a another
dual-core wire for the serial, wrapped in a heatshrink&amp;nbsp;coat.&lt;/p&gt;
&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/cables.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/cables_600x600.jpg" alt="Custom cabling to connect the left and right hand boxes, containing a dual-core wire for power and two CAT-6 cores for serial data."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Custom cabling to connect the left and right hand boxes, containing a dual-core wire for power and two &lt;span class="caps"&gt;CAT&lt;/span&gt;-6 cores for serial data.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;p&gt;The electronics for the &lt;span class="caps"&gt;LED&lt;/span&gt; drivers is described in a &lt;a href="http://jameswhanlon.com/three-channel-high-power-led-driver.html"&gt;separate
note&lt;/a&gt;. Each of the &lt;span class="caps"&gt;LED&lt;/span&gt; driver boards has three
outputs, so four boards are required to drive a single stack. The Raspberry Pi
microcontroller is used to control all the pixels, and does so with a dual-wire
&lt;span class="caps"&gt;RS&lt;/span&gt;-485 serial bus. This bus connects each of the driver boards in series, and
the outer boxes are wired in parallel. Despite some concerns about this
topology from notes on the &lt;span class="caps"&gt;MAX&lt;/span&gt;-485 driver &lt;span class="caps"&gt;IC&lt;/span&gt; datasheet and that I didn&amp;#8217;t use
terminating resistors, the arrangement performs&amp;nbsp;fine.&lt;/p&gt;
&lt;p&gt;So that I could easily access the electronics, I integrated the drivers and
their wiring on a plywood board that sits in the base of a stack. The master
stack has the power supply, taking mains voltage and providing 5V up to 60W
(12A) for the three stacks. See the table below for calculated power of the
LEDs only. Note that the power supply does not output enough power do drive
the boxes comfortably (80W would be more&amp;nbsp;comfortable).&lt;/p&gt;
&lt;table class="table table-sm"&gt;
  &lt;thead&gt;
    &lt;tr&gt;
      &lt;th scope="col"&gt;Channel&lt;/th&gt;
      &lt;th scope="col"&gt;Voltage (V)&lt;/th&gt;
      &lt;th scope="col"&gt;Current (A)&lt;/th&gt;
      &lt;th scope="col"&gt;&lt;span class="caps"&gt;LED&lt;/span&gt; power (W)&lt;/th&gt;
      &lt;th scope="col"&gt;Driver efficiency&lt;/th&gt;
      &lt;th scope="col"&gt;Driver power (W)&lt;/th&gt;
    &lt;/tr&gt;
  &lt;/thead&gt;
  &lt;tbody&gt;
    &lt;tr&gt;
      &lt;td&gt;Red&lt;/td&gt;
      &lt;td&gt;2.4&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;0.72&lt;/td&gt;
      &lt;td&gt;0.48&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Green&lt;/td&gt;
      &lt;td&gt;3.4&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;1.02&lt;/td&gt;
      &lt;td&gt;0.68&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Blue&lt;/td&gt;
      &lt;td&gt;3.5&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;1.05&lt;/td&gt;
      &lt;td&gt;0.7&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;White&lt;/td&gt;
      &lt;td&gt;3.2&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;0.96&lt;/td&gt;
      &lt;td&gt;0.64&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Total (per pixel)&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;3.75&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;6&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Total (per stack)&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;11.25&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;18&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Total&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;33.75&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;54&lt;/td&gt;
    &lt;/tr&gt;
  &lt;/tbody&gt;
&lt;/table&gt;

&lt;p&gt;To check the above power numbers I performed some measurments with a clamp
meter of the central&amp;nbsp;stack:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;With all LEDs off, the quiesence current is 360 mA at 5 V, dissipating 1.8&amp;nbsp;W.&lt;/li&gt;
&lt;li&gt;With all LEDs on at full intensity, the current is 4.75 A at 5 V, dissipating
  23.75&amp;nbsp;W.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;These numbers are slightly higher than expected, due to the &lt;span class="caps"&gt;LED&lt;/span&gt; driver current
ranging between 0.357 mA (blue) and 0.370 mA&amp;nbsp;(green).&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/control-board-and-psu.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/control-board-and-psu_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/control-board-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/control-board-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/one-stack-test-with-board.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/one-stack-test-with-board_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Integration of the electronics into the master stack (similar for the outer stacks).&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;The back panels fasten with M8 bolts into&amp;nbsp;T-nuts.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/back-panels.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/back-panels_600x600.jpg" alt="Details of the back plates, fastened by M8 Allen key bolts."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Details of the back plates, fastened by M8 Allen key bolts.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/completed-boxes-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/completed-boxes-2_600x600.jpg" alt="The boxes in a complete state"&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The boxes in a complete state&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;It&amp;#8217;s hard to capture the quality of the effect of the light boxes on camera.
The images below are two early tests: left just using a lamp in one of the
pixels, right with no blending of the &lt;span class="caps"&gt;RGB&lt;/span&gt;&amp;nbsp;channels.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/one-cell-illuminated.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/one-cell-illuminated_600x600.jpg" alt="Seeing the effect of the acrylic diffusion with just a lamp in one of the cells."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Seeing the effect of the acrylic diffusion with just a lamp in one of the cells.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/RGB-stacks/rgb-test.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/rgb-test_600x600.jpg" alt="The first RGB test of a stack."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The first &lt;span class="caps"&gt;RGB&lt;/span&gt; test of a stack.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;p&gt;The behaviour of the boxes is determined by the &lt;span class="caps"&gt;PIC&lt;/span&gt; programs and the Raspberry
Pi. Since changes to the &lt;span class="caps"&gt;PIC&lt;/span&gt; program requires each of the boards to be
programmed individually and for each program to be compiled with a unique
identifier, this is not an easy way to experiment with modulating schemes.
Instead, each &lt;span class="caps"&gt;PIC&lt;/span&gt; is programmed only to change the output intensity, and
experimentation can be done using Python on the Raspberry Pi over &lt;span class="caps"&gt;SSH&lt;/span&gt;. In these
scheme, updates are sent to the &lt;span class="caps"&gt;LED&lt;/span&gt; drivers synchronously, as a frame. At
115,200 bps baud rate over &lt;span class="caps"&gt;RS485&lt;/span&gt;, this is sufficient to deliver up to 389
updates per second. In practice there are overheads that will reduce this. If,
for smooth graduations between colours the frame rate was not adequate, an
optimisation could be to expand the capability of the &lt;span class="caps"&gt;PIC&lt;/span&gt; driver code to
perform more complex actions like sweeps over intensity ranges, thereby
reducing the number of updates&amp;nbsp;required.&lt;/p&gt;
&lt;p&gt;As I mentioned, these boxes are not yet complete. To finish them, I want to add
a button panel to switch them on off and control the lighting&amp;nbsp;patterns.&lt;/p&gt;</content><category term="projects"></category><category term="making"></category><category term="lighting"></category><category term="electronics"></category></entry><entry><title>Three-channel high-power LED driver</title><link href="http://jameswhanlon.com/three-channel-high-power-led-driver.html" rel="alternate"></link><published>2018-12-30T00:00:00+01:00</published><updated>2018-12-30T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2018-12-30:/three-channel-high-power-led-driver.html</id><summary type="html">&lt;div class="float-right"&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/board-layers.png" data-lightbox="led-driver"&gt;
  &lt;img class="thumbnail rounded" src="thumbs/board-layers_400x400.png" alt="Board silk screen"&gt;
&lt;/a&gt;
&lt;/div&gt;

&lt;p&gt;This note describes an &lt;span class="caps"&gt;LED&lt;/span&gt; driver I designed for a lighting project. I decided
on a custom solution because I couldn&amp;#8217;t find any suitable boards available to
buy at a reasonable price. The intended application (which I will describe in
another note) requires 12 high-power (~1W) LEDs to be …&lt;/p&gt;</summary><content type="html">&lt;div class="float-right"&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/board-layers.png" data-lightbox="led-driver"&gt;
  &lt;img class="thumbnail rounded" src="thumbs/board-layers_400x400.png" alt="Board silk screen"&gt;
&lt;/a&gt;
&lt;/div&gt;

&lt;p&gt;This note describes an &lt;span class="caps"&gt;LED&lt;/span&gt; driver I designed for a lighting project. I decided
on a custom solution because I couldn&amp;#8217;t find any suitable boards available to
buy at a reasonable price. The intended application (which I will describe in
another note) requires 12 high-power (~1W) LEDs to be driven individually a 3 by 3
grid measuring approximately 1 metre square, with each of the nine cell
containing a red, green, blue and white &lt;span class="caps"&gt;LED&lt;/span&gt;.&lt;/p&gt;
&lt;p&gt;I embarked on this project without any experience of designing PCBs, and with
relatively little knowledge of electronics, so it was a steep but fantastic
learning experience. I wanted to record some of the details of this project for
others who may find them useful, as I did with some of the resources I&amp;#8217;ve
linked to at the end. All of the &lt;span class="caps"&gt;PCB&lt;/span&gt; design files and processor firmware are
&lt;a href="https://github.com/jameshanlon/3C-HP-LED-driver"&gt;available on GitHub&lt;/a&gt;.&lt;/p&gt;
&lt;h1&gt;Design&lt;/h1&gt;
&lt;p&gt;The board is designed around the following main &lt;span class="caps"&gt;IC&lt;/span&gt;&amp;nbsp;components:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;Microchip &lt;span class="caps"&gt;PIC12F1572&lt;/span&gt; for &lt;span class="caps"&gt;PWM&lt;/span&gt; &lt;span class="caps"&gt;LED&lt;/span&gt; control and serial communication. This was
  the simplest &lt;span class="caps"&gt;PIC&lt;/span&gt; I could find that had multiple &lt;span class="caps"&gt;PWM&lt;/span&gt; outputs and &lt;span class="caps"&gt;UART&lt;/span&gt; serial
communication capability. It&amp;#8217;s an 8-bit device with 16-bit PWMs and 3.5 KBs of
program&amp;nbsp;memory.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;Maxim &lt;span class="caps"&gt;MAX485&lt;/span&gt; for communication to multiple of these boards. This &lt;span class="caps"&gt;IC&lt;/span&gt; provides
  half-duplex communication over a 2-wire differential pair using the &lt;span class="caps"&gt;RS485&lt;/span&gt;
protocol, allowing communication over long distances. Importantly it supports
multiple drops, so a number of boards can be wired together with a bus. I chose
this as it is very simple to integrate, with no additional components required,
compared to the capacitors necessary for the &lt;span class="caps"&gt;MAX232&lt;/span&gt;. Talking to the &lt;span class="caps"&gt;PIC&lt;/span&gt;, this
can support a baud rate of 115,200&amp;nbsp;bps.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;span class="caps"&gt;ON&lt;/span&gt; Semiconductor &lt;span class="caps"&gt;CAT4101&lt;/span&gt; for driving LEDs with a constant-current up to 1A
with &lt;span class="caps"&gt;PWM&lt;/span&gt; control. Because the temperature fluctuations of high-power LEDs
affects their forward voltage, driving them with a constant current is
important to avoid damage due to over voltage. These chips neatly integrate
this with the &lt;span class="caps"&gt;PWM&lt;/span&gt; control ability. Their only downsides were their cost (~£2
each - with 36 of them needed for my lighting project, they were the greatest
single expense) and package which isn&amp;#8217;t designed to be hand&amp;nbsp;soldered.&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Other&amp;nbsp;features:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;Header for in-circuit &lt;span class="caps"&gt;PIC&lt;/span&gt; programming. To disconnect the &lt;span class="caps"&gt;UART&lt;/span&gt; pins (required
  for programming) and to attach a 10K pull up resistor, I included three
  jumper headers. However, I found connecting the pull up wasn&amp;#8217;t necessary for&amp;nbsp;programming.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;Screw terminals for all installation&amp;nbsp;connections.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;Indicator LEDs for &lt;span class="caps"&gt;UART&lt;/span&gt; &lt;span class="caps"&gt;TX&lt;/span&gt; and &lt;span class="caps"&gt;RX&lt;/span&gt; directions, and&amp;nbsp;power.&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;I designed the &lt;span class="caps"&gt;PCB&lt;/span&gt; using the excellent &lt;a href="http://kicad-pcb.org/"&gt;KiCAD&lt;/a&gt; and had
it manufactured very cheaply by &lt;a href="https://www.seeedstudio.com/fusion_pcb.html"&gt;Seeed Studio&lt;/a&gt;
in Shenzhen,&amp;nbsp;China.&lt;/p&gt;
&lt;p&gt;Here&amp;#8217;s the&amp;nbsp;schematic:&lt;/p&gt;
&lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/schematic.png" data-lightbox="led-driver"&gt;
    &lt;img class="rounded" src="thumbs/schematic_800x800.png" alt="Board circuit schematic"&gt;
  &lt;/a&gt;
&lt;/div&gt;

&lt;h1&gt;Parts&amp;nbsp;list&lt;/h1&gt;
&lt;table class="table table-sm"&gt;
  &lt;thead&gt;
    &lt;tr&gt;
      &lt;th scope="col"&gt;Quantity&lt;/th&gt;
      &lt;th scope="col"&gt;Package&lt;/th&gt;
      &lt;th scope="col"&gt;Description&lt;/th&gt;
    &lt;/tr&gt;
  &lt;/thead&gt;
  &lt;tbody&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;TO&lt;/span&gt;-263&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;CAT4101&lt;/span&gt; &lt;span class="caps"&gt;LED&lt;/span&gt; drivers 5.5V&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;1&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;DIP&lt;/span&gt;-8&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;PIC12F1572&lt;/span&gt; microcontroller&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;1&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;DIP&lt;/span&gt;-8&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;MAX485&lt;/span&gt; serial interface&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;0805&lt;/td&gt;
      &lt;td&gt;Green LEDs&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;0805&lt;/td&gt;
      &lt;td&gt;Resistor 10K&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;0805&lt;/td&gt;
      &lt;td&gt;Resistor 1.4K&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;0805&lt;/td&gt;
      &lt;td&gt;Resistor 510&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;5&lt;/td&gt;
      &lt;td&gt;0805&lt;/td&gt;
      &lt;td&gt;Capacitor 0.1 uF&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;&lt;span class="caps"&gt;SOT&lt;/span&gt;-23&lt;/td&gt;
      &lt;td&gt;2N7002 N-channel &lt;span class="caps"&gt;MOSFET&lt;/span&gt; 300 mA&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;4&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;2 way 5mm pitch terminal blocks&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;1&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;3 way 5mm pitch terminal blocks&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;12&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;2.54mm pitch pin headers&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;3&lt;/td&gt;
      &lt;td&gt;-&lt;/td&gt;
      &lt;td&gt;2.54mm pin header jumper caps&lt;/td&gt;
    &lt;/tr&gt;
  &lt;/tbody&gt;
&lt;/table&gt;

&lt;p&gt;The &lt;span class="caps"&gt;CAT4101&lt;/span&gt; sense resistors are chosen to give a constant current close to 300
mA, at 1.4 KOhms. See the &lt;span class="caps"&gt;CAT4101&lt;/span&gt; &lt;a href="https://www.onsemi.com/pub/Collateral/CAT4101-D.PDF"&gt;datasheet&lt;/a&gt; for more&amp;nbsp;details.&lt;/p&gt;
&lt;p&gt;For reference, I have assumed the following parameters of the LEDs I
used (you should however check the datasheet for a particular &lt;span class="caps"&gt;LED&lt;/span&gt;):&lt;/p&gt;
&lt;table class="table table-sm"&gt;
  &lt;thead&gt;
    &lt;tr&gt;
      &lt;th scope="col"&gt;Colour&lt;/th&gt;
      &lt;th scope="col"&gt;Typical forward voltage&lt;br&gt;(@ 350 mA)&lt;/th&gt;
      &lt;th scope="col"&gt;Part&lt;/th&gt;
      &lt;th scope="col"&gt;Reference&lt;/th&gt;
    &lt;/tr&gt;
  &lt;/thead&gt;
  &lt;tbody&gt;
    &lt;tr&gt;
      &lt;td&gt;Red&lt;/td&gt;
      &lt;td&gt;2.4&lt;/td&gt;
      &lt;td&gt;3W &lt;span class="caps"&gt;RGB&lt;/span&gt; module&lt;/td&gt;
      &lt;td&gt;&lt;a href="https://www.sparkfun.com/datasheets/Components/LED/COM-08718-datasheet.pdf"&gt;Datasheet (&lt;span class="caps"&gt;PDF&lt;/span&gt;)&lt;/a&gt;&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Green&lt;/td&gt;
      &lt;td&gt;3.4&lt;/td&gt;
      &lt;td&gt;3W &lt;span class="caps"&gt;RGB&lt;/span&gt; module&lt;/td&gt;
      &lt;td&gt;&lt;a href="https://www.sparkfun.com/datasheets/Components/LED/COM-08718-datasheet.pdf"&gt;Datasheet (&lt;span class="caps"&gt;PDF&lt;/span&gt;)&lt;/a&gt;&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Blue&lt;/td&gt;
      &lt;td&gt;3.5&lt;/td&gt;
      &lt;td&gt;3W &lt;span class="caps"&gt;RGB&lt;/span&gt; module&lt;/td&gt;
      &lt;td&gt;&lt;a href="https://www.sparkfun.com/datasheets/Components/LED/COM-08718-datasheet.pdf"&gt;Datasheet (&lt;span class="caps"&gt;PDF&lt;/span&gt;)&lt;/a&gt;&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;White&lt;/td&gt;
      &lt;td&gt;2.8-3.4&lt;/td&gt;
      &lt;td&gt;1W Ice White &lt;span class="caps"&gt;LED&lt;/span&gt; (Bridgelux 9000-15000k)&lt;/td&gt;
      &lt;td&gt;&lt;a href="https://futureeden.co.uk/collections/ice-white-bridgelux-power-led-9000-15000k/products/1w-ice-white-led-bridgelux-12000k-with-pcb"&gt;Future Eden&lt;/a&gt;&lt;/td&gt;
    &lt;/tr&gt;
  &lt;/tbody&gt;
&lt;/table&gt;

&lt;p&gt;The &lt;span class="caps"&gt;CAT4101&lt;/span&gt; is a &lt;a href="https://electronics.stackexchange.com/questions/344547/how-do-i-calculate-the-efficiency-of-a-linear-constant-current-led-driver"&gt;linear driver&lt;/a&gt;, so it effectively acts as a
variable resistor to deliver constant current, with an efficiency of
$V_{led}/V_{supply}$. A disadvantage of driving each &lt;span class="caps"&gt;LED&lt;/span&gt; individually is that
its efficiency can be low, down to 50%. The power delivered to the &lt;span class="caps"&gt;LED&lt;/span&gt; is
$I_{led} \times V_{led}$ and the power dissipated by the driver is $I_{led}
\times V_{supply}$ (not including quiescent&amp;nbsp;power).&lt;/p&gt;
&lt;table class="table table-sm"&gt;
  &lt;thead&gt;
    &lt;tr&gt;
      &lt;th scope="col"&gt;Channel&lt;/th&gt;
      &lt;th scope="col"&gt;Voltage (V)&lt;/th&gt;
      &lt;th scope="col"&gt;Current (A)&lt;/th&gt;
      &lt;th scope="col"&gt;&lt;span class="caps"&gt;LED&lt;/span&gt; power (W)&lt;/th&gt;
      &lt;th scope="col"&gt;&lt;span class="caps"&gt;CAT4101&lt;/span&gt; efficiency&lt;/th&gt;
      &lt;th scope="col"&gt;Driver power (W)&lt;/th&gt;
    &lt;/tr&gt;
  &lt;/thead&gt;
  &lt;tbody&gt;
    &lt;tr&gt;
      &lt;td&gt;Red&lt;/td&gt;
      &lt;td&gt;2.4&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;0.72&lt;/td&gt;
      &lt;td&gt;0.48&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Green&lt;/td&gt;
      &lt;td&gt;3.4&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;1.02&lt;/td&gt;
      &lt;td&gt;0.68&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;Blue&lt;/td&gt;
      &lt;td&gt;3.5&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;1.05&lt;/td&gt;
      &lt;td&gt;0.7&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
    &lt;tr&gt;
      &lt;td&gt;White&lt;/td&gt;
      &lt;td&gt;3.2&lt;/td&gt;
      &lt;td&gt;0.3&lt;/td&gt;
      &lt;td&gt;0.96&lt;/td&gt;
      &lt;td&gt;0.64&lt;/td&gt;
      &lt;td&gt;1.5&lt;/td&gt;
    &lt;/tr&gt;
  &lt;/tbody&gt;
&lt;/table&gt;

&lt;p&gt;Measurements of each of the &lt;span class="caps"&gt;LED&lt;/span&gt; channels using a current clamp meter showed
that the current drawn ranges from 357 mA to 370&amp;nbsp;mA.&lt;/p&gt;
&lt;h1&gt;Programming&lt;/h1&gt;
&lt;p&gt;The intention of the &lt;span class="caps"&gt;PIC&lt;/span&gt; microcontrollers is to react to a simple set of
commands sent via the serial interface. In deployment, an array of these driver
boards would be controlled by another processor broadcasting on the &lt;span class="caps"&gt;RS485&lt;/span&gt; bus.
I used a Raspberry Pi with an &lt;span class="caps"&gt;RS485&lt;/span&gt; shield to do&amp;nbsp;this.&lt;/p&gt;
&lt;p&gt;At a minimum, the PICs need to set the intensity of each &lt;span class="caps"&gt;LED&lt;/span&gt; they control,
which is the current operation of the firmware. They could however be triggered
to perform more complex modulations. This would reduce the data transmission
requirements on the &lt;span class="caps"&gt;RS485&lt;/span&gt; bus, potentially improving the quality of animations
produced by an&amp;nbsp;array.&lt;/p&gt;
&lt;p&gt;The &lt;span class="caps"&gt;PIC&lt;/span&gt; microcontrollers are programmed in C, which I did using Microchip&amp;#8217;s &lt;span class="caps"&gt;XC&lt;/span&gt;
compiler and MPLab &lt;span class="caps"&gt;IDE&lt;/span&gt; software. In order that each board can uniquely identify
it&amp;#8217;s control data, they are compiled with a unique &lt;span class="caps"&gt;ID&lt;/span&gt;. With a deployment of 12
boards, firmware updates are a little arduous, particularly since the two
jumpers need to be removed as&amp;nbsp;well.&lt;/p&gt;
&lt;p&gt;I found that an efficient communication protocol between an array of boards
and the main controller (Raspberry Pi) is a sequence of bytes with the first
uniquely determining the header and the following 36 determining the intensity
of each of the individual LEDs. Each board uses its &lt;span class="caps"&gt;ID&lt;/span&gt; to choose three values
in the payload. At 115,200 bps, this in theory allows up to 389 commands to
be sent per second. Note that the boards do not send an acknowledgement, since
this significantly reduces the throughput. In Python a packet can be sent with
(&lt;a href="https://github.com/jameshanlon/rgb-stacks/blob/master/rgbstacks.py"&gt;snippet from here&lt;/a&gt;):&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="n"&gt;def&lt;/span&gt; &lt;span class="n"&gt;set_colour&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;payload&lt;/span&gt;&lt;span class="p"&gt;):&lt;/span&gt;
    &lt;span class="nb"&gt;assert&lt;/span&gt; &lt;span class="n"&gt;len&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;payload&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="o"&gt;==&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="o"&gt;*&lt;/span&gt;&lt;span class="mi"&gt;12&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
    &lt;span class="n"&gt;usart&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;&lt;span class="n"&gt;write&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;bytearray&lt;/span&gt;&lt;span class="p"&gt;([&lt;/span&gt;&lt;span class="n"&gt;chr&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="mi"&gt;255&lt;/span&gt;&lt;span class="p"&gt;)]&lt;/span&gt;&lt;span class="o"&gt;+&lt;/span&gt;&lt;span class="n"&gt;payload&lt;/span&gt;&lt;span class="p"&gt;))&lt;/span&gt;
    &lt;span class="n"&gt;usart&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;&lt;span class="n"&gt;flush&lt;/span&gt;&lt;span class="p"&gt;()&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;The PICs receive &lt;span class="caps"&gt;UART&lt;/span&gt; data and set the output PWMs thus
(&lt;a href="https://github.com/jameshanlon/rgb-stacks/blob/master/PIC/main.c"&gt;snippet from here&lt;/a&gt;):&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="o"&gt;...&lt;/span&gt;
&lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;Reset&lt;/span&gt; &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="n"&gt;we&lt;/span&gt; &lt;span class="n"&gt;see&lt;/span&gt; &lt;span class="n"&gt;the&lt;/span&gt; &lt;span class="n"&gt;start&lt;/span&gt; &lt;span class="n"&gt;of&lt;/span&gt; &lt;span class="n"&gt;packet&lt;/span&gt; &lt;span class="n"&gt;marker&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;RCREGbits&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;&lt;span class="n"&gt;RCREG&lt;/span&gt; &lt;span class="o"&gt;==&lt;/span&gt; &lt;span class="n"&gt;START_PACKET&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="n"&gt;uart_count&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="k"&gt;else&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;Packet&lt;/span&gt; &lt;span class="n"&gt;payload&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
  &lt;span class="n"&gt;uart_data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="n"&gt;uart_count&lt;/span&gt;&lt;span class="o"&gt;++&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;RCREGbits&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;&lt;span class="n"&gt;RCREG&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;When&lt;/span&gt; &lt;span class="n"&gt;we&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;ve received the payload, update PWMs and setup for next packet.&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;uart_count&lt;/span&gt; &lt;span class="o"&gt;==&lt;/span&gt; &lt;span class="n"&gt;PAYLOAD_SIZE&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
    &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;Set&lt;/span&gt; &lt;span class="n"&gt;the&lt;/span&gt; &lt;span class="n"&gt;duty&lt;/span&gt; &lt;span class="n"&gt;cycles&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;scale&lt;/span&gt; &lt;span class="n"&gt;an&lt;/span&gt; &lt;span class="mi"&gt;8&lt;/span&gt;&lt;span class="o"&gt;-&lt;/span&gt;&lt;span class="n"&gt;bit&lt;/span&gt; &lt;span class="nb"&gt;range&lt;/span&gt; &lt;span class="n"&gt;into&lt;/span&gt; &lt;span class="mi"&gt;16&lt;/span&gt; &lt;span class="n"&gt;bits&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
    &lt;span class="n"&gt;PWM1DC&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;uart_data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="n"&gt;DRIVER_OFFSET&lt;/span&gt;&lt;span class="o"&gt;+&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;*&lt;/span&gt; &lt;span class="mi"&gt;256&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;PWM2DC&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;uart_data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="n"&gt;DRIVER_OFFSET&lt;/span&gt;&lt;span class="o"&gt;+&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;*&lt;/span&gt; &lt;span class="mi"&gt;256&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;PWM3DC&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;uart_data&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="n"&gt;DRIVER_OFFSET&lt;/span&gt;&lt;span class="o"&gt;+&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;*&lt;/span&gt; &lt;span class="mi"&gt;256&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;Reload&lt;/span&gt; &lt;span class="n"&gt;the&lt;/span&gt; &lt;span class="n"&gt;PWMs&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
    &lt;span class="n"&gt;PWM1LD&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;PWM2LD&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;PWM3LD&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;uart_count&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="p"&gt;}&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt;
&lt;span class="o"&gt;...&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;h1&gt;Pictures&lt;/h1&gt;
&lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/unpopulated-boards.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/unpopulated-boards_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/assembled-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/assembled-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/assembled-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/assembled-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/assembled-top.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/assembled-top_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/assembled-programmer.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/assembled-programmer_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/8up.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/8up_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/array-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/array-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/array-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/array-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/LED-driver/4up-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/4up-1_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;h1&gt;Improvements&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;Adjust the &lt;span class="caps"&gt;CAT4101&lt;/span&gt; sense resistor to deliver closer to 300 mA (1.5-1.6&amp;nbsp;KOhm).&lt;/li&gt;
&lt;li&gt;Remove the 10K pull up resistor for programming the &lt;span class="caps"&gt;PIC&lt;/span&gt; since it is&amp;nbsp;unnecessary.&lt;/li&gt;
&lt;li&gt;Update the defunct silk screen &lt;span class="caps"&gt;URL&lt;/span&gt; to my new jameswhanlon.com&amp;nbsp;domain.&lt;/li&gt;
&lt;/ul&gt;
&lt;h1&gt;References&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://github.com/jameshanlon/3C-HP-LED-driver"&gt;Board design and microcontroller source code on&amp;nbsp;GitHub&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://thecustomgeek.com/2013/12/28/rgbw31/"&gt;&lt;span class="caps"&gt;RGBW&lt;/span&gt; &lt;span class="caps"&gt;LED&lt;/span&gt; Controller v3.1 (The Custom Geek)&lt;/a&gt;.&lt;/li&gt;
&lt;li&gt;&lt;a href="http://www.bigclive.com/newrgb.htm"&gt;Make an &lt;span class="caps"&gt;RGB&lt;/span&gt; lighting controller&amp;nbsp;(Bigclivedotcom)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.instructables.com/id/Easy-CAT4101-LED-Driver/"&gt;Easy &lt;span class="caps"&gt;CAT4101&lt;/span&gt; &lt;span class="caps"&gt;LED&lt;/span&gt; Driver&amp;nbsp;(Instructables)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.instructables.com/id/Circuits-for-using-High-Power-LED-s/"&gt;High power &lt;span class="caps"&gt;LED&lt;/span&gt; driver circuits&amp;nbsp;(Instructables)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.instructables.com/id/Power-LED-s---simplest-light-with-constant-current/"&gt;Power &lt;span class="caps"&gt;LED&lt;/span&gt;&amp;#8217;s - Simplest Light With Constant-current Circuit&amp;nbsp;(Instructables)&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://electronics.stackexchange.com/questions/344547/how-do-i-calculate-the-efficiency-of-a-linear-constant-current-led-driver"&gt;Re: Help understanding electrical efficiency of LEDs with &lt;span class="caps"&gt;PWM&lt;/span&gt; dimming (Candle Power&amp;nbsp;Forums)&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</content><category term="projects"></category><category term="lighting"></category><category term="electronics"></category></entry><entry><title>Querying logical paths in a Verilog design</title><link href="http://jameswhanlon.com/querying-logical-paths-in-a-verilog-design.html" rel="alternate"></link><published>2018-11-20T00:00:00+01:00</published><updated>2018-11-20T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2018-11-20:/querying-logical-paths-in-a-verilog-design.html</id><summary type="html">&lt;p&gt;I wrote a simple command-line tool for querying logical paths in a Verilog
design. My motivation for doing this is that it&amp;#8217;s easy to create complex logic
in Verilog, particularly between modules, but more difficult to understand
exactly what is driving a particular net, just from inspecting the code …&lt;/p&gt;</summary><content type="html">&lt;p&gt;I wrote a simple command-line tool for querying logical paths in a Verilog
design. My motivation for doing this is that it&amp;#8217;s easy to create complex logic
in Verilog, particularly between modules, but more difficult to understand
exactly what is driving a particular net, just from inspecting the code. It is
the complex cones of logic that lead to timing problems in a synthesised
design, but having to push a design through a synthesis flow takes time, making
speculative timing fixes a lengthy process. A command-line tool is useful as it
can be integrated into more complex workflows, in contrast with using more
complex and usually graphical &lt;span class="caps"&gt;EDA&lt;/span&gt;&amp;nbsp;tooling.&lt;/p&gt;
&lt;p&gt;The tool addresses high-level structural problems in a design, such as
incorrect dependencies when a signal including logic that is not necessary to
its function. It does not deal with other timing issues that are a product of
the synthesis and physical build of the design. As such, all the structural
information required is contained within the Verilog source&amp;nbsp;code.&lt;/p&gt;
&lt;p&gt;This note briefly explains how the tool works and records some ideas on how it
could be&amp;nbsp;extended.&lt;/p&gt;
&lt;h2&gt;Use&lt;/h2&gt;
&lt;p&gt;Instructions to build the tool are in the &lt;span class="caps"&gt;README&lt;/span&gt; in the &lt;a href="https://github.com/jameshanlon/netlist-paths/blob/master/README.md"&gt;GitHub
repository&lt;/a&gt;.
Assuming the &lt;code&gt;netlist-paths&lt;/code&gt; install &lt;code&gt;bin&lt;/code&gt; directory is available in your
&lt;code&gt;PATH&lt;/code&gt;, then using the &lt;a href="https://github.com/cliffordwolf/picorv32"&gt;PicoRV32 processor
implementation&lt;/a&gt; as an example, its
netlist can be generated as&amp;nbsp;follows:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;$ git clone https://github.com/cliffordwolf/picorv32.git
$ &lt;span class="nb"&gt;cd&lt;/span&gt; picorv32
$ verilator --dump-netlist-graph -o netlist.graph picorv32.v --top-module picorv32_axi
... &lt;span class="c1"&gt;# lots of warnings&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Here a modified version of &lt;a href="https://www.veripool.org/wiki/verilator"&gt;Verilator&lt;/a&gt;
is used to generate the netlist. (Note that &lt;code&gt;netlist-paths&lt;/code&gt; can invoke
Verilator but with the &lt;code&gt;--compile&lt;/code&gt; option, but PicoRV32 requires Verilator&amp;#8217;s
&lt;code&gt;--top-module&lt;/code&gt; option. It may be useful to extend the command line arguments to
allow arbitrary arguments to be passed to Verilator.) Verilator performs the
generation by traversing the abstract syntax tree of the design and constructs
a graph of dependencies between variables and combinatorial logical constructs,
and identifies variables corresponding to sequential elements (flip&amp;nbsp;flops).&lt;/p&gt;
&lt;p&gt;The graph structure/netlist is written to file in &lt;a href="https://graphviz.gitlab.io/_pages/doc/info/lang.html"&gt;Graphviz dot
format&lt;/a&gt;, and specifies
the vertices, with their type and source code location information, and the
edges between them. The analysis tool reads this file and reports on the
connectivity between&amp;nbsp;points.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;digraph&lt;/span&gt; &lt;span class="nt"&gt;netlist&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="err"&gt;n0&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="k"&gt;type&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;ASSIGNW&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;loc&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32.v:2539&amp;quot;&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n1&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="k"&gt;type&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;PORT&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;dir&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;OUTPUT&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;name&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32_axi.trace_data&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;loc&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32.v:2539&amp;quot;&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n2&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="k"&gt;type&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;PORT&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;dir&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;OUTPUT&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;name&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;trace_data&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;loc&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32.v:2539&amp;quot;&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n3&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="k"&gt;type&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;ASSIGNW&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;loc&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32.v:2538&amp;quot;&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n4&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="n"&gt;id&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="k"&gt;type&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;PORT&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;dir&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;OUTPUT&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;name&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32_axi.trace_valid&amp;quot;&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;loc&lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="s2"&gt;&amp;quot;picorv32.v:2538&amp;quot;&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;...&lt;/span&gt;
  &lt;span class="err"&gt;n0&lt;/span&gt; &lt;span class="err"&gt;-&amp;gt;&lt;/span&gt; &lt;span class="err"&gt;n2&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n1&lt;/span&gt; &lt;span class="err"&gt;-&amp;gt;&lt;/span&gt; &lt;span class="err"&gt;n0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n3&lt;/span&gt; &lt;span class="err"&gt;-&amp;gt;&lt;/span&gt; &lt;span class="err"&gt;n5&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n4&lt;/span&gt; &lt;span class="err"&gt;-&amp;gt;&lt;/span&gt; &lt;span class="err"&gt;n3&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;n6&lt;/span&gt; &lt;span class="err"&gt;-&amp;gt;&lt;/span&gt; &lt;span class="err"&gt;n8&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="err"&gt;...&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;A vertex in this netlist corresponds to the occurrence of a variable (ie a
symbolic name). A given symbolic name can appear in different vertices,
corresponding to its different uses. To see this, the option &lt;code&gt;--dumpnames&lt;/code&gt;
prints the names, types and directions of all the vertices in the graph. This
output can be piped through &lt;code&gt;grep&lt;/code&gt; to locate particular signals. For example,
to see all the output&amp;nbsp;variables:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;$ netlist-paths netlist.graph --dumpnames &lt;span class="p"&gt;|&lt;/span&gt; grep OUTPUT
PORT OUTPUT eoi
PORT OUTPUT mem_axi_araddr
PORT OUTPUT mem_axi_arprot
PORT OUTPUT mem_axi_arvalid
PORT OUTPUT mem_axi_awaddr
PORT OUTPUT mem_axi_awprot
PORT OUTPUT mem_axi_awvalid
...
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Or all the&amp;nbsp;registers:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;$ netlist-paths netlist.graph --dumpnames &lt;span class="p"&gt;|&lt;/span&gt; grep REG_DST
REG_DST picorv32_axi.axi_adapter.ack_arvalid
REG_DST picorv32_axi.axi_adapter.ack_awvalid
REG_DST picorv32_axi.axi_adapter.ack_wvalid
REG_DST picorv32_axi.axi_adapter.xfer_done
REG_DST picorv32_axi.picorv32_core.alu_out_0_q
REG_DST picorv32_axi.picorv32_core.alu_out_q
REG_DST picorv32_axi.picorv32_core.alu_wait
REG_DST picorv32_axi.picorv32_core.alu_wait_2
REG_DST picorv32_axi.picorv32_core.cached_ascii_instr
REG_DST picorv32_axi.picorv32_core.cached_insn_imm
...
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Here, the &lt;code&gt;REG_DST&lt;/code&gt; type corresponds to a variable that is the left-hand side
of a non-blocking assignment &lt;code&gt;&amp;lt;=&lt;/code&gt;. Conversely, the &lt;code&gt;REG_SRC&lt;/code&gt; type is where the
same variable appears in an expression on the right-hand side. In general,
there can only be a single &lt;code&gt;REG_DST&lt;/code&gt; node with a specific name, whereas there
can be multiple &lt;code&gt;REG_SRC&lt;/code&gt; nodes with a specific names. The same is true with
&lt;code&gt;VAR&lt;/code&gt;, &lt;code&gt;WIRE&lt;/code&gt; and &lt;code&gt;PORT&lt;/code&gt; types. When using this tool, I&amp;#8217;ve found it
straight forward to locate the variables I need using &lt;code&gt;grep&lt;/code&gt; with
&lt;code&gt;--dumpnames&lt;/code&gt;, but there may be more sophisticated approaches that could be&amp;nbsp;implemented.&lt;/p&gt;
&lt;p&gt;A start or end point can be specified as any named vertex, which is anything
except logic statements. You can query if a path exists between two&amp;nbsp;points:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;$ netlist-paths netlist.graph --start picorv32_axi.picorv32_core.cpu_state --end picorv32_axi.picorv32_core.dbg_valid_insn
  picorv32_axi.picorv32_core.cpu_state        REG_SRC         picorv32.v:1160
  ASSIGNW                                     LOGIC           picorv32.v:1373
  picorv32_axi.picorv32_core.launch_next_insn WIRE            picorv32.v:750
  ALWAYS                                      LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.dbg_valid_insn   REG_DST         picorv32.v:751
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;In this path report, it lists the sequential dependencies from the start point
to the end point, through a sequence of zero or more combinatorial logic
statements/blocks, with each dependency corresponding to a variable.
Importantly, the filenames and line numbers given reference the original source&amp;nbsp;code.&lt;/p&gt;
&lt;p&gt;Since there may be multiple vertices with a name matching the specified start
and end points, the register version is preferentially located (&lt;code&gt;SRC&lt;/code&gt; for a
start point and &lt;code&gt;DST&lt;/code&gt; for an end point), followed by &lt;code&gt;VAR&lt;/code&gt;, &lt;code&gt;WIRE&lt;/code&gt; and
&lt;code&gt;PORT&lt;/code&gt; types.&lt;/p&gt;
&lt;p&gt;You can also query all the paths that fan out from a particular start&amp;nbsp;point:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;netlist-paths netlist.graph --start picorv32_axi.picorv32_core.cpu_state
Path 1
  picorv32_axi.picorv32_core.cpu_state        REG_SRC         picorv32.v:1160
  ASSIGNW                                     LOGIC           picorv32.v:1373
  picorv32_axi.picorv32_core.launch_next_insn WIRE            picorv32.v:750
  ALWAYS                                      LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.q_ascii_instr    REG_DST         picorv32.v:742

Path 2
  picorv32_axi.picorv32_core.cpu_state        REG_SRC         picorv32.v:1160
  ASSIGNW                                     LOGIC           picorv32.v:1373
  picorv32_axi.picorv32_core.launch_next_insn WIRE            picorv32.v:750
  ALWAYS                                      LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.q_insn_imm       REG_DST         picorv32.v:743

Path 3
  picorv32_axi.picorv32_core.cpu_state        REG_SRC         picorv32.v:1160
  ASSIGNW                                     LOGIC           picorv32.v:1373
  picorv32_axi.picorv32_core.launch_next_insn WIRE            picorv32.v:750
  ALWAYS                                      LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.q_insn_opcode    REG_DST         picorv32.v:744
...
Found 223 path(s)
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Or query all the paths that fan in to a particular end&amp;nbsp;point:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;$ netlist-paths netlist.graph --end picorv32_axi.picorv32_core.dbg_valid_insn
Path &lt;span class="m"&gt;1&lt;/span&gt;
  picorv32_axi.picorv32_core.trap           REG_SRC         picorv32.v:86
  ALWAYS                                    LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.dbg_valid_insn REG_DST         picorv32.v:751

Path &lt;span class="m"&gt;2&lt;/span&gt;
  picorv32_axi.picorv32_core.instr_lui       REG_SRC         picorv32.v:630
  ALWAYS                                     LOGIC           picorv32.v:684
  ASSIGN                                     LOGIC           picorv32.v:685
  picorv32_axi.picorv32_core.new_ascii_instr VAR             picorv32.v:673
  ALWAYS                                     LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.dbg_valid_insn  REG_DST         picorv32.v:751

Path &lt;span class="m"&gt;3&lt;/span&gt;
  picorv32_axi.picorv32_core.instr_auipc     REG_SRC         picorv32.v:630
  ALWAYS                                     LOGIC           picorv32.v:684
  ASSIGN                                     LOGIC           picorv32.v:685
  picorv32_axi.picorv32_core.new_ascii_instr VAR             picorv32.v:673
  ALWAYS                                     LOGIC           picorv32.v:760
  picorv32_axi.picorv32_core.dbg_valid_insn  REG_DST         picorv32.v:751
...
Found &lt;span class="m"&gt;74&lt;/span&gt; paths
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Since the number of paths between any two points in an arbitrary graph grows
exponentially with the size of the graph, it infeasible to report all paths
between two points, so this tool simply looks for any path that satisfies those
constraints. (An option is provided to enumerate all paths, but it can only be
used on small&amp;nbsp;netlists.)&lt;/p&gt;
&lt;p&gt;When trying to match a particular path in a physical build it it useful to
further constrain the search to force it to match the same path. This can be
done by specifying through points with the &lt;code&gt;--through&lt;/code&gt; option. Each through
argument is taken in order as an intermediate point in the path. The same
search algorithm is used on each pair of points to build up a composite report.
For&amp;nbsp;example:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;$ netlist-paths netlist.graph --start picorv32_axi.axi_adapter.ack_wvalid --through picorv32_axi.axi_adapter.mem_axi_wvalid --end mem_axi_wvalid
  picorv32_axi.axi_adapter.ack_wvalid     REG_SRC         picorv32.v:2700
  ASSIGNW                                 LOGIC           picorv32.v:2711
  picorv32_axi.axi_adapter.mem_axi_wvalid PORT            picorv32.v:2671
  ASSIGNW                                 LOGIC           picorv32.v:2556
  picorv32_axi.mem_axi_wvalid             PORT            picorv32.v:2484
  ASSIGNW                                 LOGIC           picorv32.v:2484
  mem_axi_wvalid                          PORT            picorv32.v:2484
&lt;/pre&gt;&lt;/div&gt;


&lt;h2&gt;Implementation&lt;/h2&gt;
&lt;p&gt;To avoid writing a preprocessor and parser for Verilog, I modified
&lt;a href="https://www.veripool.org/wiki/verilator"&gt;Verilator&lt;/a&gt; to obtain the netlist of a
Verilog design. (I would have liked to use
&lt;a href="http://www.clifford.at/yosys/"&gt;Yosys&lt;/a&gt; to do this because it provides a neat
interface to adding custom &lt;span class="caps"&gt;AST&lt;/span&gt; passes, but unfortunately it does not currently
support enough of the SystemVerilog standard.) The Verilator modifications add
a new &lt;span class="caps"&gt;AST&lt;/span&gt; visitor, which walks the tree after it has been processed, for
example to propagate constants and inline tasks and&amp;nbsp;modules.&lt;/p&gt;
&lt;p&gt;The &lt;code&gt;netlist-paths&lt;/code&gt; tool is implemented in C++ and makes use of the Boost Graph
Library. Paths are identified using the &lt;code&gt;boost::depth_first_search&lt;/code&gt; algorithm.
The all-fan-out report enumerates paths to all the end points in a depth-first
traversal of the graph, the fan-in variant uses the &lt;code&gt;boost::reverse_graph&lt;/code&gt;
adaptor and performs the same algorithm. Properties are associated with
vertices in the graph using a &lt;code&gt;boost::dynamic_property_map&lt;/code&gt;. I put together a
&lt;a href="https://github.com/jameshanlon/boost_graph_example"&gt;simple example program&lt;/a&gt; to
illustrate how to use these maps (plus some other library features) since I
found there were some subtleties in getting this to&amp;nbsp;work.&lt;/p&gt;
&lt;h2&gt;Improvements&lt;/h2&gt;
&lt;p&gt;There are many ways this tool could be extended and improved. Here are a few&amp;nbsp;ideas:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Provide additional flexibility to allow a choice between multiple matching start, through or end&amp;nbsp;points.&lt;/li&gt;
&lt;li&gt;Provide a mechanism to search for high fan-out&amp;nbsp;variables.&lt;/li&gt;
&lt;li&gt;Provide a mechanism to seach for the longest paths in the&amp;nbsp;graph.&lt;/li&gt;
&lt;li&gt;Provide a mechanism to assert there is no logical path between two sub&amp;nbsp;modules.&lt;/li&gt;
&lt;li&gt;Detect and report timing&amp;nbsp;loops.&lt;/li&gt;
&lt;li&gt;Add options to &lt;code&gt;dumpnames&lt;/code&gt; to filter by type or&amp;nbsp;direction.&lt;/li&gt;
&lt;li&gt;Add options to the querys to select only internal paths or only input/output&amp;nbsp;paths.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Links&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://github.com/jameshanlon/netlist-paths"&gt;Netlist paths tool on&amp;nbsp;GitHub&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://github.com/jameshanlon/verilator"&gt;Modified Verilator on&amp;nbsp;GitHub&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://github.com/jameshanlon/boost_graph_example"&gt;Boost Graph Library&amp;nbsp;example&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="computing"></category><category term="microelectronics"></category><category term="Verilog"></category></entry><entry><title>Retrofit shed insulation</title><link href="http://jameswhanlon.com/retrofit-shed-insulation.html" rel="alternate"></link><published>2018-09-30T00:00:00+02:00</published><updated>2018-09-30T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2018-09-30:/retrofit-shed-insulation.html</id><summary type="html">&lt;p&gt;To make the shed in my garden (built by the previous owner) a usable space in
cold weather, I decided to insulate it. The construction of it is a stud timber
frame of 2x4&amp;#8221; with a corrugated metal exterior and lined inside with &lt;span class="caps"&gt;OSB&lt;/span&gt; board.
The construction has created voids …&lt;/p&gt;</summary><content type="html">&lt;p&gt;To make the shed in my garden (built by the previous owner) a usable space in
cold weather, I decided to insulate it. The construction of it is a stud timber
frame of 2x4&amp;#8221; with a corrugated metal exterior and lined inside with &lt;span class="caps"&gt;OSB&lt;/span&gt; board.
The construction has created voids in the floor, walls and roof, providing a
convenient space to add&amp;nbsp;insulation.&lt;/p&gt;
&lt;p&gt;I considered using natural wool insulation, as opposed to rigid insulation
board, but felt that it would difficult to secure it in place in a consistent
way, as well as ensuring an air gap remains between the external cladding. I
decided on using Celotex rigid insulation board and used 12 sheets of 75mm
thick standard 2400 mm x 1200 mm size, and two boards of the same size at 50 mm
for the back wall. In total, the insulation cost £512.74 (including &lt;span class="caps"&gt;VAT&lt;/span&gt;). To
prevent draughts as much as possible, I decided to tape the gaps between the
boards and shed timbers. I bought about 8 rolls of foil tape to do&amp;nbsp;this.&lt;/p&gt;
&lt;p&gt;The insulation board turned out to be easy to work with, easy to cut with a
panel saw and fitting snugly in the gaps and leaving plenty of space for
ventilation. I found the dust created by sawing the board irritating to my eyes
and breathing so as much as possible wore eye protection and a mask (although
hard to do getting hot in the small space). Working overhead on the roof was
the worst part as it was difficult to avoid falling dust on my face. The whole
job took three days to complete and has made a substantial difference to the
stability of the temperature in the&amp;nbsp;space.&lt;/p&gt;
&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/before-left-wall.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/before-left-wall_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/before-consumer-unit.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/before-consumer-unit_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/insulation-board.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/insulation-board_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;The &lt;span class="caps"&gt;OSB&lt;/span&gt; lining before starting (left) and the 75 mm board (right).&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/stripped-panorama.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/stripped-panorama_w=1200.jpg" alt="OSB lining removed from the walls and roof."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;&lt;span class="caps"&gt;OSB&lt;/span&gt; lining removed from the walls and roof.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/stripped-floor.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/stripped-floor_h=450.jpg" alt="The remaining OSB removed from the floor."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The remaining &lt;span class="caps"&gt;OSB&lt;/span&gt; removed from the floor.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/floor-1.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/floor-1_600x600.jpg" alt="Complete and taped floor insulation, and half the floor restored."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Complete and taped floor insulation, and half the floor restored.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/exposed-roof.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/exposed-roof_600x600.jpg" alt="Installation of insulation into the roof apex. The dust falling from the board as they are positioned in place made this an unpleasant job."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Installation of insulation into the roof apex. The dust falling from the board as they are positioned in place made this an unpleasant job.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/left-wall-done.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/left-wall-done_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/right-wall-done-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/right-wall-done-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/fiddly-bit.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/fiddly-bit_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Completed walls and roof, prior to taping.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/back-wall-preparation.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/back-wall-preparation_600x600.jpg" alt="Timer added to provide a space to install the insulation."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;Timer added to provide a space to install the insulation.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/back-wall-done.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/back-wall-done_600x600.jpg" alt="...and the insulation in place."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;&amp;#8230;and the insulation in place.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/back-right-2.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/back-right-2_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/door-left-done.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/door-left-done_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Details of more completed areas, before and after taping.&lt;/figcaption&gt;
&lt;/figure&gt;

&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/complete-tools-panorama.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/complete-tools-panorama_w=1200.jpg" alt="The scene before tidying up."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;The scene before tidying up.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;div class="text-center"&gt;
&lt;figure class="figure"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/complete-panorama.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/complete-panorama_w=1200.jpg" alt="...and after tidying."&gt;
  &lt;/a&gt;
  &lt;figcaption class="figure-caption text-left"&gt;&amp;#8230;and after tidying.&lt;/figcaption&gt;
&lt;/figure&gt;
&lt;/div&gt;

&lt;figure class="figure"&gt;
&lt;div class="container"&gt;
  &lt;div class="row align-items-center"&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/work-bench.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/work-bench_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
    &lt;div class="col"&gt;
    &lt;div class="text-center"&gt;
  &lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/shed-insulation/shelving.jpg" data-lightbox="shed"&gt;
    &lt;img class="figure-img img-fluid thumbnail" src="/thumbs/shelving_600x600.jpg" alt="No alt text"&gt;
  &lt;/a&gt;
&lt;/div&gt;

    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;
&lt;figcaption class="figure-caption"&gt;Almost done: enough &lt;span class="caps"&gt;OSB&lt;/span&gt; lining back in to install the workbench and shelves.&lt;/figcaption&gt;
&lt;/figure&gt;</content><category term="projects"></category><category term="sheds"></category><category term="retrofit"></category><category term="energy-efficiency"></category></entry><entry><title>Vim command composition</title><link href="http://jameswhanlon.com/vim-command-composition.html" rel="alternate"></link><published>2018-08-23T00:00:00+02:00</published><updated>2018-08-23T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2018-08-23:/vim-command-composition.html</id><summary type="html">&lt;p&gt;Composition of Vim&amp;#8217;s motions and&amp;nbsp;operators&lt;/p&gt;</summary><content type="html">&lt;p&gt;I&amp;#8217;ve been using Vim for a long time and I&amp;#8217;m familiar with many of its commands
but I&amp;#8217;ve never had a good understanding of the underlying components of
commands and their composition. Although there are many good Vim
&lt;a href="#references"&gt;references&lt;/a&gt;, I felt that I was still not seeing the full picture.
So, to try and dig a little deeper and educate myself, I&amp;#8217;ve put together this
reference, which details a subset of the command language. The approach I&amp;#8217;ve
taken was inspired by the grammar rules outlined in &lt;a href="https://takac.github.io/2013/01/30/vim-grammar/"&gt;this blog
post&lt;/a&gt;, and should be useful
for anyone who is familiar with&amp;nbsp;Vim.&lt;/p&gt;
&lt;p&gt;A Vim command can be constructed from different rules, and below each rule is
specified with a &lt;a href="https://en.wikipedia.org/wiki/Extended_Backus-Naur_form"&gt;&lt;span class="caps"&gt;EBNF&lt;/span&gt;-style
syntax&lt;/a&gt;, where &lt;code&gt;&amp;lt;...&amp;gt;&lt;/code&gt; is
another rule. &lt;code&gt;{...}&lt;/code&gt; represents some key presses, &lt;code&gt;|&lt;/code&gt; is an alternative and
&lt;code&gt;[...]&lt;/code&gt; is an optional component. Be warned that
since there are many special cases to Vim commands and I&amp;#8217;ve not checked all the
combinations, some of the rules below may yield invalid compositions! As such,
these rules are better viewed as a way of remembering commands. For an
exhaustive treatment of the command language, please check the &lt;a href="https://www.vim.org/docs.php"&gt;Vim
documentation&lt;/a&gt;, or use the &lt;code&gt;:help&lt;/code&gt; tags that I&amp;#8217;ve&amp;nbsp;given.&lt;/p&gt;
&lt;h2&gt;Motions&lt;/h2&gt;
&lt;p&gt;Motions change the position of the cursor and can be combined with a count to
repeat the&amp;nbsp;motion.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;count := {digits}
motion := [&amp;lt;count&amp;gt;] &amp;lt;motion-keys&amp;gt;
command := &amp;lt;motion&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;2fx&lt;/code&gt; - move to the second right-hand occurrence of &lt;code&gt;x&lt;/code&gt; in the line&amp;nbsp;(inclusive)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;2Tx&lt;/code&gt; - move to the second left-hand occurrence of &lt;code&gt;x&lt;/code&gt; in the line&amp;nbsp;(exclusive)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;w&lt;/code&gt; - move to the next&amp;nbsp;word&lt;/li&gt;
&lt;li&gt;&lt;code&gt;10j&lt;/code&gt; or &lt;code&gt;10_&lt;/code&gt; - move down 10&amp;nbsp;lines&lt;/li&gt;
&lt;li&gt;&lt;code&gt;10k&lt;/code&gt; - move up 10&amp;nbsp;lines&lt;/li&gt;
&lt;li&gt;&lt;code&gt;6w&lt;/code&gt; - move to start of the sixth word&amp;nbsp;forwards&lt;/li&gt;
&lt;li&gt;&lt;code&gt;6E&lt;/code&gt; - move to end of sixth word&amp;nbsp;forwards&lt;/li&gt;
&lt;li&gt;&lt;code&gt;4b&lt;/code&gt; - move to start of the fourth word&amp;nbsp;backwards&lt;/li&gt;
&lt;li&gt;&lt;code&gt;2{&lt;/code&gt; - move two paragraphs&amp;nbsp;down&lt;/li&gt;
&lt;li&gt;&lt;code&gt;3/foo&lt;/code&gt; - move to the third occurrence of &lt;code&gt;foo&lt;/code&gt; later in the&amp;nbsp;buffer&lt;/li&gt;
&lt;li&gt;&lt;code&gt;3?foo&lt;/code&gt; - move to the third occurrence of &lt;code&gt;foo&lt;/code&gt; earlier in the&amp;nbsp;buffer&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Text&amp;nbsp;objects&lt;/h2&gt;
&lt;p&gt;Text objects are a collection of characters relative to the position of the
cursor. Compared to motions, text objects on a whole object, regardless of the
specific cursor position. The &lt;code&gt;a&lt;/code&gt; and &lt;code&gt;i&lt;/code&gt; modifiers augment text objects,
specifying whether the surrounding context should be included. The context may
be whitespace or delimiting&amp;nbsp;characters.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;text-object := &amp;lt;text-object-keys&amp;gt;
             | &amp;lt;modifier&amp;gt; &amp;lt;text-object-keys&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;aw&lt;/code&gt; - around word (includes surrounding&amp;nbsp;whitespace)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;iw&lt;/code&gt; - inner word (excludes surrounding&amp;nbsp;whitespace)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;aW&lt;/code&gt; - around &lt;span class="caps"&gt;WORD&lt;/span&gt; (where word is delimited by&amp;nbsp;whitespace)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;as&lt;/code&gt; - around&amp;nbsp;sentence&lt;/li&gt;
&lt;li&gt;&lt;code&gt;is&lt;/code&gt; - inner&amp;nbsp;sentence&lt;/li&gt;
&lt;li&gt;&lt;code&gt;ap&lt;/code&gt; - around&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;ip&lt;/code&gt; - inner&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;a'&lt;/code&gt; - a single-quoted&amp;nbsp;string&lt;/li&gt;
&lt;li&gt;&lt;code&gt;i'&lt;/code&gt; - inside a single-quoted&amp;nbsp;string&lt;/li&gt;
&lt;li&gt;&lt;code&gt;a(&lt;/code&gt; = &lt;code&gt;a)&lt;/code&gt;= &lt;code&gt;ab&lt;/code&gt; - a parenthesised block, from &lt;code&gt;(&lt;/code&gt; to &lt;code&gt;)&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;i(&lt;/code&gt; = &lt;code&gt;i)&lt;/code&gt;= &lt;code&gt;ib&lt;/code&gt; - inside a parenthesised block, contents of &lt;code&gt;(...)&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;a&amp;lt;&lt;/code&gt; = &lt;code&gt;a&amp;gt;&lt;/code&gt; - a tag, from &lt;code&gt;&amp;lt;&lt;/code&gt; to &lt;code&gt;&amp;gt;&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;at&lt;/code&gt; - around tag block, including matching start and end tags &lt;code&gt;&amp;lt;tag&amp;gt;...&amp;lt;/tag&amp;gt;&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;it&lt;/code&gt; - inside tag block, excluding&amp;nbsp;tags&lt;/li&gt;
&lt;li&gt;&lt;code&gt;aB&lt;/code&gt; = &lt;code&gt;a{&lt;/code&gt; = &lt;code&gt;a}&lt;/code&gt; - around a &lt;code&gt;{...}&lt;/code&gt; block&lt;/li&gt;
&lt;li&gt;&lt;code&gt;iB&lt;/code&gt; = &lt;code&gt;i{&lt;/code&gt; = &lt;code&gt;i}&lt;/code&gt; - inside a &lt;code&gt;{...}&lt;/code&gt; block&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Operators on text&amp;nbsp;objects&lt;/h2&gt;
&lt;p&gt;Operators can be applied to text objects. In some circumstances, a count can be
applied to the text object to repeat its&amp;nbsp;effect.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;command := [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; &amp;lt;text-object&amp;gt;
text-object := &amp;lt;count&amp;gt; &amp;lt;modifier&amp;gt; &amp;lt;text-object-keys&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;cw&lt;/code&gt;  - change word from&amp;nbsp;cursor&lt;/li&gt;
&lt;li&gt;&lt;code&gt;ciw&lt;/code&gt; - change word under&amp;nbsp;cursor&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dw&lt;/code&gt; - delete until end of&amp;nbsp;word&lt;/li&gt;
&lt;li&gt;&lt;code&gt;5dw&lt;/code&gt; = &lt;code&gt;d5w&lt;/code&gt; - delete until end of right-hand sixth&amp;nbsp;word&lt;/li&gt;
&lt;li&gt;&lt;code&gt;caw&lt;/code&gt; - change around word under&amp;nbsp;cursor&lt;/li&gt;
&lt;li&gt;&lt;code&gt;2d3w&lt;/code&gt; - delete six&amp;nbsp;words&lt;/li&gt;
&lt;li&gt;&lt;code&gt;5gUw&lt;/code&gt; - make the next five words&amp;nbsp;uppercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dgg&lt;/code&gt; - delete lines from cursor to beginning of&amp;nbsp;buffer&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dG&lt;/code&gt; - delete lines from cursor to end of&amp;nbsp;buffer&lt;/li&gt;
&lt;li&gt;&lt;code&gt;3d_&lt;/code&gt; - delete three&amp;nbsp;lines&lt;/li&gt;
&lt;li&gt;&lt;code&gt;c$&lt;/code&gt; - change until end of&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;y_&lt;/code&gt; = &lt;code&gt;yy&lt;/code&gt; = &lt;code&gt;Y&lt;/code&gt; - yank the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;c_&lt;/code&gt; = &lt;code&gt;cc&lt;/code&gt; = &lt;code&gt;C&lt;/code&gt; - change the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gUap&lt;/code&gt; - make paragraph&amp;nbsp;uppercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gqap&lt;/code&gt; - format paragraph text to &lt;code&gt;textwidth&lt;/code&gt; line&amp;nbsp;length&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dit&lt;/code&gt; - delete text between tags &lt;code&gt;&amp;lt;tag&amp;gt;&amp;lt;/tag&amp;gt;&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dat&lt;/code&gt; - delete tag&amp;nbsp;block&lt;/li&gt;
&lt;li&gt;&lt;code&gt;yi"&lt;/code&gt; - yank text in &lt;code&gt;"..."&lt;/code&gt; block&lt;/li&gt;
&lt;li&gt;&lt;code&gt;yi&amp;lt;&lt;/code&gt; - yank text in &lt;code&gt;&amp;lt;...&amp;gt;&lt;/code&gt; block&lt;/li&gt;
&lt;li&gt;&lt;code&gt;yiB&lt;/code&gt; - yank text in &lt;code&gt;{...}&lt;/code&gt; block&lt;/li&gt;
&lt;li&gt;&lt;code&gt;yaB&lt;/code&gt; - yank whole &lt;code&gt;{...}&lt;/code&gt; block&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Operators on&amp;nbsp;motions&lt;/h2&gt;
&lt;p&gt;A motion can be applied after an operator to apply the operator on the text
that was moved&amp;nbsp;over.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;command := [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; &amp;lt;motion&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;dl&lt;/code&gt; = &lt;code&gt;x&lt;/code&gt; - delete next&amp;nbsp;character&lt;/li&gt;
&lt;li&gt;&lt;code&gt;db&lt;/code&gt; - delete backwards to the start of a&amp;nbsp;word&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dtx&lt;/code&gt; - delete until &lt;code&gt;x&lt;/code&gt; character in line&amp;nbsp;(exclusive)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;dfx&lt;/code&gt; - delete until &lt;code&gt;x&lt;/code&gt; character in line&amp;nbsp;(inclusive)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;d/foo&lt;/code&gt; - delete from cursor to next occurrence of &lt;code&gt;foo&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;d3/foo&lt;/code&gt; - delete from cursor until the third occurrence of &lt;code&gt;foo&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;c$&lt;/code&gt; = &lt;code&gt;C&lt;/code&gt; - change until end of&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;d$&lt;/code&gt; = &lt;code&gt;D&lt;/code&gt; - delete until end of&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;d0&lt;/code&gt; - delete until beginning of&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;d^&lt;/code&gt; - delete until first non-blank character in&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;c{&lt;/code&gt; - change from current line to beginning of&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gU}&lt;/code&gt; - make paragraph&amp;nbsp;uppercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;c{&lt;/code&gt; - change paragraph (same as &lt;code&gt;cap&lt;/code&gt; operator-text&amp;nbsp;object)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;&amp;gt;}&lt;/code&gt; - indent&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;y%&lt;/code&gt; - yank the entire &lt;code&gt;{...}&lt;/code&gt; block&lt;/li&gt;
&lt;li&gt;&lt;code&gt;cgg&lt;/code&gt; - change lines from cursor to top of&amp;nbsp;buffer&lt;/li&gt;
&lt;li&gt;&lt;code&gt;ggdG&lt;/code&gt; - delete contents of&amp;nbsp;buffer&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Duplicate&amp;nbsp;operators&lt;/h2&gt;
&lt;p&gt;Operators applied twice affect the entire line, a synonym for &lt;code&gt;&amp;lt;operator&amp;gt;_&lt;/code&gt;,&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;command := [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; &amp;lt;operator&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;dd&lt;/code&gt; = &lt;code&gt;d_&lt;/code&gt; - delete&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;cc&lt;/code&gt; = &lt;code&gt;c_&lt;/code&gt; - change&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;yy&lt;/code&gt; = &lt;code&gt;y_&lt;/code&gt; - yank&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;&amp;gt;&amp;gt;&lt;/code&gt; = &lt;code&gt;&amp;gt;_&lt;/code&gt; = &lt;code&gt;&amp;gt;l&lt;/code&gt; - indent&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;&amp;lt;&amp;lt;&lt;/code&gt; = &lt;code&gt;&amp;lt;_&lt;/code&gt; = &lt;code&gt;&amp;gt;l&lt;/code&gt; - unindent&amp;nbsp;line&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Note: duplication does not apply to &lt;code&gt;~&lt;/code&gt; or two-character&amp;nbsp;operators.&lt;/p&gt;
&lt;h2&gt;Aliases&lt;/h2&gt;
&lt;p&gt;Some commonly-used commands have&amp;nbsp;aliases.&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;x&lt;/code&gt; = &lt;code&gt;dl&lt;/code&gt; - delete next&amp;nbsp;character&lt;/li&gt;
&lt;li&gt;&lt;code&gt;C&lt;/code&gt; = &lt;code&gt;c$&lt;/code&gt; - change until the end of the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;D&lt;/code&gt; = &lt;code&gt;d$&lt;/code&gt; - delete until the end of the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;Y&lt;/code&gt; = &lt;code&gt;yy&lt;/code&gt; - yank the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;S&lt;/code&gt; = &lt;code&gt;cc&lt;/code&gt; - change the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;A&lt;/code&gt; = &lt;code&gt;$a&lt;/code&gt; - append text to end of the&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;s&lt;/code&gt; = &lt;code&gt;cl&lt;/code&gt; - substitute character (delete and&amp;nbsp;insert)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;S&lt;/code&gt; = &lt;code&gt;cc&lt;/code&gt; - substitute&amp;nbsp;line&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Filtering&lt;/h2&gt;
&lt;p&gt;Text lines can be filtered through an external program (see &lt;code&gt;:help filter&lt;/code&gt;).&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;command := ! &amp;lt;motion&amp;gt; &amp;lt;filter&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples, using some basic utilities found on Unix&amp;nbsp;platforms:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;!8jsort&lt;/code&gt; - sort the next 8&amp;nbsp;lines&lt;/li&gt;
&lt;li&gt;&lt;code&gt;!apsort&lt;/code&gt; - sort lines in&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;!apwc -l&lt;/code&gt; - replace paragraph with word&amp;nbsp;count&lt;/li&gt;
&lt;li&gt;&lt;code&gt;!apfmt -s&lt;/code&gt; - collapse whitespace in paragraph into single&amp;nbsp;spaces&lt;/li&gt;
&lt;li&gt;&lt;code&gt;!apfmt -c&lt;/code&gt; - centre lines in&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;!i(grep foo&lt;/code&gt; - remove all lines in &lt;code&gt;(...)&lt;/code&gt; block that don&amp;#8217;t contain &lt;code&gt;foo&lt;/code&gt;
  (similar to the Ex command &lt;code&gt;:%v/foo/d&lt;/code&gt;)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gg!Gsort&lt;/code&gt; - sort all lines in&amp;nbsp;buffer&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gg!Guniq -c&lt;/code&gt; - remove all duplicate lines in buffer and prefix remaining with duplicate&amp;nbsp;counts&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Visual&amp;nbsp;selection&lt;/h2&gt;
&lt;p&gt;Visual selection, character-wise &lt;code&gt;v&lt;/code&gt;, line-wise &lt;code&gt;V&lt;/code&gt; or block-wise &lt;code&gt;Ctrl+v&lt;/code&gt; (all
referred to below by &lt;code&gt;{visual}&lt;/code&gt;, see &lt;code&gt;:help visual-start&lt;/code&gt;), followed by a
motion or text object can be used to specify a character range. An operator can
then be used to transform the text. Note the operators &lt;code&gt;gu&lt;/code&gt;, &lt;code&gt;gU&lt;/code&gt; and &lt;code&gt;g@&lt;/code&gt;
can&amp;#8217;t be used in visual mode and text objects in visual mode, however, there
are additional ones that can (see &lt;code&gt;:help visual-operators&lt;/code&gt;). A visual block is
created by entering a visual mode, then providing a motion or text object to
set the selection, or alternatively by any sequence of movement commands
(referred to by &lt;code&gt;{move-around}&lt;/code&gt;).&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;visual-block := {visual} {move-around}
              | {visual} &amp;lt;motion&amp;gt;
              | {visual} &amp;lt;text-object&amp;gt;
command := &amp;lt;visual-block&amp;gt; &amp;lt;operator&amp;gt;
         | &amp;lt;visual-block&amp;gt; &amp;lt;visual-operator&amp;gt;
         | &amp;lt;visual-block&amp;gt; ! &amp;lt;filter&amp;gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Examples:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;vtxd&lt;/code&gt; = &lt;code&gt;dtx&lt;/code&gt; - delete until &lt;code&gt;x&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;vt.rx&lt;/code&gt; - replace all characters with &lt;code&gt;x&lt;/code&gt; until &lt;code&gt;.&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;v3as~&lt;/code&gt; - make next three sentences&amp;nbsp;uppercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;vapU&lt;/code&gt; - make paragraph&amp;nbsp;uppercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;vapd&lt;/code&gt; - delete&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;{Ctrl+v}{move-around}sfoo{Esc}&lt;/code&gt; - replace each line of blockwise selection with &lt;code&gt;foo&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;{Ctrl+v}{move-around}Ifoo{Esc}&lt;/code&gt; - prepend &lt;code&gt;foo&lt;/code&gt; to each line of blockwise&amp;nbsp;selection&lt;/li&gt;
&lt;li&gt;&lt;code&gt;{Ctrl+v}{move-around}Afoo{Esc}&lt;/code&gt; - append &lt;code&gt;foo&lt;/code&gt; to each line of blockwise&amp;nbsp;selection&lt;/li&gt;
&lt;li&gt;&lt;code&gt;vap!sort&lt;/code&gt; - sort the lines of the current&amp;nbsp;paragraph&lt;/li&gt;
&lt;li&gt;&lt;code&gt;vap!fmt&lt;/code&gt; - use the &lt;code&gt;fmt&lt;/code&gt; command-line tool to format selection into
  lines of 75 characters (similar to the &lt;code&gt;gqap&lt;/code&gt; command)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;ggvG!indent&lt;/code&gt; - use the &lt;code&gt;indent&lt;/code&gt; command-line tool to apply automatic
  indentation all lines of a C-code&amp;nbsp;buffer&lt;/li&gt;
&lt;li&gt;&lt;code&gt;{visual}J&lt;/code&gt; - join the highlighted lines on the current&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;{visual}gJ&lt;/code&gt; - join the highlighted lines on the current line (removing&amp;nbsp;whitespace)&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;Other command&amp;nbsp;combinations&lt;/h2&gt;
&lt;p&gt;Beyond the above rules, there are further command keys and more restricted
combination with motions, operators and text&amp;nbsp;objects.&lt;/p&gt;
&lt;p&gt;The &lt;code&gt;.&lt;/code&gt; command repeats the last change that was&amp;nbsp;made.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;command := [&amp;lt;count&amp;gt;] .
&lt;/pre&gt;&lt;/div&gt;


&lt;ul&gt;
&lt;li&gt;&lt;code&gt;db.&lt;/code&gt; - delete the previous two&amp;nbsp;words&lt;/li&gt;
&lt;li&gt;&lt;code&gt;db4.&lt;/code&gt; - delete the previous five&amp;nbsp;words&lt;/li&gt;
&lt;li&gt;&lt;code&gt;{insert text...}&lt;/code&gt; then &lt;code&gt;/{pattern}.&lt;/code&gt; - insert text again before next text matching &lt;code&gt;{pattern}&lt;/code&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;The &lt;code&gt;gn&lt;/code&gt; and &lt;code&gt;gN&lt;/code&gt; motions can be used with operators to move between matching
search&amp;nbsp;patterns.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;command := [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; gn
         | [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; gN
&lt;/pre&gt;&lt;/div&gt;


&lt;ul&gt;
&lt;li&gt;&lt;code&gt;cgn&lt;/code&gt; - change the next search&amp;nbsp;match&lt;/li&gt;
&lt;li&gt;&lt;code&gt;3cgn&lt;/code&gt; - change the third search&amp;nbsp;match&lt;/li&gt;
&lt;li&gt;&lt;code&gt;cgN&lt;/code&gt; - change the previous search&amp;nbsp;match&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Here are some other interesting and potentially useful commands that I&amp;#8217;ve found
in the Vim&amp;nbsp;help:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;gf&lt;/code&gt; - goto file (when cursor is on a valid filesystem&amp;nbsp;path)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gF&lt;/code&gt; - goto file and line number (line number following&amp;nbsp;path)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;J&lt;/code&gt; - Join the current line with the next one (with space in&amp;nbsp;between)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gJ&lt;/code&gt; - Join the current line with the next one (without space in&amp;nbsp;between)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;3J&lt;/code&gt; - join the next three lines on the current line (removing&amp;nbsp;indent)&lt;/li&gt;
&lt;li&gt;&lt;code&gt;3gJ&lt;/code&gt; - join the next three lines on the current&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gv&lt;/code&gt; - reselect previous visual&amp;nbsp;area&lt;/li&gt;
&lt;li&gt;&lt;code&gt;g~~&lt;/code&gt; = &lt;code&gt;g~g~&lt;/code&gt; - switch case of&amp;nbsp;line&lt;/li&gt;
&lt;li&gt;&lt;code&gt;gUU&lt;/code&gt; = &lt;code&gt;gUgU&lt;/code&gt; - make line&amp;nbsp;uppercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;guu&lt;/code&gt; = &lt;code&gt;gugu&lt;/code&gt; - make line&amp;nbsp;lowercase&lt;/li&gt;
&lt;li&gt;&lt;code&gt;r{char}&lt;/code&gt; - replace character under cursor with &lt;code&gt;{char}&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;10r{char}&lt;/code&gt; - replace the next 10 characters with &lt;code&gt;{char}&lt;/code&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;hr /&gt;
&lt;h2&gt;Summary of&amp;nbsp;rules&lt;/h2&gt;
&lt;div class="container"&gt;
&lt;div class="row"&gt;
&lt;div class="col-sm"&gt;
  &lt;h2&gt;Motions&lt;/h2&gt;
  &lt;p&gt;&lt;code&gt;&amp;lt;motion-keys&amp;gt;&lt;/code&gt;&lt;/p&gt;
  &lt;p&gt;References: &lt;code&gt;:help motion&lt;/code&gt;
    &lt;code&gt;:help various-motions&lt;/code&gt;&lt;/p&gt;
&lt;table class="table table-striped table-sm"&gt;
&lt;thead&gt;
&lt;tr&gt;
&lt;th&gt;Action&lt;/th&gt;
&lt;th&gt;Effect&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;l&lt;/code&gt;,&lt;code&gt;h&lt;/code&gt;,&lt;code&gt;j&lt;/code&gt;,&lt;code&gt;k&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;right, left, down, up&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;w&lt;/code&gt; / &lt;code&gt;W&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;start of next word / start of next &lt;span class="caps"&gt;WORD&lt;/span&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;b&lt;/code&gt; / &lt;code&gt;B&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;start of pevious word / start of previous &lt;span class="caps"&gt;WORD&lt;/span&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;e&lt;/code&gt; / &lt;code&gt;E&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;end of next word / end of next &lt;span class="caps"&gt;WORD&lt;/span&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;0&lt;/code&gt; / &lt;code&gt;$&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;start / end of line&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;^&lt;/code&gt; / &lt;code&gt;g_&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;first / last non-blank character in line&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;{&lt;/code&gt; / &lt;code&gt;}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;start / end of paragraph&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;t{char}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;till - move to next character (inclusive)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;f{char}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;find - move to next character (exclusive)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;T{char}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;till - move to previous character (inclusive)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;F{char}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;find - move to previous character (exclusive)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;%&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;move to matching character (default pairs: &lt;code&gt;()&lt;/code&gt;, &lt;code&gt;{}&lt;/code&gt;, &lt;code&gt;[]&lt;/code&gt;)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;[(&lt;/code&gt;, &lt;code&gt;[)&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;move to matching parenthesis&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;[{&lt;/code&gt;, &lt;code&gt;[}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;move to matching curly brace&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;/{pattern}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;search forward (must be followed by &lt;code&gt;{CR}&lt;/code&gt;)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;?{pattern}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;search backwards (must be followed by &lt;code&gt;{CR}&lt;/code&gt;)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;gg&lt;/code&gt; / &lt;code&gt;G&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;move to first / last line in buffer&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;&lt;/div&gt;
&lt;div class="col-sm"&gt;
  &lt;h2&gt;Operators&lt;/h2&gt;
  &lt;p&gt;&lt;code&gt;&amp;lt;operators&amp;gt;&lt;/code&gt;&lt;/p&gt;
  &lt;p&gt;Reference: &lt;code&gt;:help operator&lt;/code&gt;&lt;/p&gt;
&lt;table class="table table-striped table-sm"&gt;
&lt;thead&gt;
&lt;tr&gt;
&lt;th&gt;Key&lt;/th&gt;
&lt;th&gt;Operator&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;c&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;change&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;d&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;delete&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;y&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;yank&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;~&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;swap case (or &lt;code&gt;g~&lt;/code&gt;)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;&amp;gt;&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;shift right (always linewise)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;&amp;lt;&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;shift left (always linewise)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;gu&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;make lowercase&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;gU&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;make uppercase&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;gq&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;format text&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;g@&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;apply function (set by &lt;code&gt;operatorfunc&lt;/code&gt;)&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;  &lt;h2&gt;Visual&amp;nbsp;operators&lt;/h2&gt;
  &lt;p&gt;&lt;code&gt;&amp;lt;visual-operators&amp;gt;&lt;/code&gt;&lt;/p&gt;
  &lt;p&gt;References: &lt;code&gt;:help visual-operators&lt;/code&gt;&lt;/p&gt;
&lt;table class="table table-striped table-sm"&gt;
&lt;thead&gt;
&lt;tr&gt;
&lt;th&gt;Key&lt;/th&gt;
&lt;th&gt;Operator&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;r{char}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;replace every character in selection with {char}&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;s&lt;/code&gt;, &lt;code&gt;c&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;substitute (inserted text replicated on each line for blockwise)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;J&lt;/code&gt; / &lt;code&gt;gJ&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;join / join (remove whitespace)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;p&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;put (replace selection with contents of register)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;U&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;make uppercase&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;u&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;make lowercase&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;I&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;insert (prepend, only on blockwise selection)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;A&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;insert (append, only on blockwise selection)&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;&lt;/div&gt;
&lt;/div&gt;
&lt;div class="row"&gt;
&lt;div class="col-sm"&gt;
  &lt;h2&gt;Text&amp;nbsp;objects&lt;/h2&gt;
  &lt;p&gt;&lt;code&gt;&amp;lt;text-object-keys&amp;gt;&lt;/code&gt;&lt;/p&gt;
  &lt;p&gt;References: &lt;code&gt;:help text-objects&lt;/code&gt;, &lt;code&gt;:help objects&lt;/code&gt;&lt;/p&gt;
&lt;table class="table table-striped table-sm"&gt;
&lt;thead&gt;
&lt;tr&gt;
&lt;th&gt;Key&lt;/th&gt;
&lt;th&gt;Text object&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;w&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;word (delimited by non-keyword characters, see &lt;code&gt;:help iskeyword&lt;/code&gt;)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;W&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;&lt;span class="caps"&gt;WORD&lt;/span&gt; (delimited by whitespace, includes empy line)&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;s&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;sentence&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;p&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;paragraph&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;t&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;tag&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;[&lt;/code&gt;, &lt;code&gt;]&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between square brackets&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;{&lt;/code&gt;, &lt;code&gt;}&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between curly braces&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;(&lt;/code&gt;, &lt;code&gt;)&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between parethesises&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;'&lt;/code&gt;, &lt;code&gt;'&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between single quotes&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;"&lt;/code&gt;, &lt;code&gt;"&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between double quotes&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;&amp;lt;&lt;/code&gt;, &lt;code&gt;&amp;gt;&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between angle braces&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;`&lt;/code&gt;, &lt;code&gt;`&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between back ticks&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;b&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between &lt;code&gt;(&lt;/code&gt; and &lt;code&gt;)&lt;/code&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;B&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;text block between &lt;code&gt;{&lt;/code&gt; and &lt;code&gt;}&lt;/code&gt;&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;&lt;/div&gt;
&lt;div class="col-sm"&gt;
  &lt;h2&gt;Modifiers&lt;/h2&gt;
  &lt;p&gt;&lt;code&gt;&amp;lt;modifiers&amp;gt;&lt;/code&gt;&lt;/p&gt;
  &lt;p&gt;References: &lt;code&gt;:help text-objects&lt;/code&gt;&lt;/p&gt;
&lt;table class="table table-striped table-sm"&gt;
&lt;thead&gt;
&lt;tr&gt;
&lt;th&gt;Key&lt;/th&gt;
&lt;th&gt;Movement&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;a&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;a or around&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;&lt;code&gt;i&lt;/code&gt;&lt;/td&gt;
&lt;td&gt;inner&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;&lt;/div&gt;
&lt;/div&gt;
&lt;/div&gt;

&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;count := {digits}

text-object := &amp;lt;text-object-keys&amp;gt;
             | &amp;lt;modifier&amp;gt; &amp;lt;text-object-keys&amp;gt;
             | &amp;lt;count&amp;gt; &amp;lt;modifier&amp;gt; &amp;lt;text-object-keys&amp;gt;

motion := [&amp;lt;count&amp;gt;] &amp;lt;motion-keys&amp;gt;

visual-block := {visual} {move-around}
              | {visual} &amp;lt;motion&amp;gt;
              | {visual} &amp;lt;text-object&amp;gt;

command := &amp;lt;motion&amp;gt;
         | [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; &amp;lt;text-object&amp;gt;
         | [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; &amp;lt;motion&amp;gt;
         | [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; &amp;lt;operator&amp;gt;
         | ! &amp;lt;motion&amp;gt; &amp;lt;filter&amp;gt;
         | &amp;lt;visual-block&amp;gt; &amp;lt;operator&amp;gt;
         | &amp;lt;visual-block&amp;gt; &amp;lt;visual-operator&amp;gt;
         | &amp;lt;visual-block&amp;gt; ! &amp;lt;filter&amp;gt;
         | [&amp;lt;count&amp;gt;] .
         | [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; gn
         | [&amp;lt;count&amp;gt;] &amp;lt;operator&amp;gt; gN
&lt;/pre&gt;&lt;/div&gt;


&lt;hr /&gt;
&lt;h2&gt;Some random&amp;nbsp;commands&lt;/h2&gt;
&lt;p&gt;Just for fun, here are some random commands using the above rules to show the
variety of actions you can perform. Some might not make sense or not work, but
they might give you some&amp;nbsp;ideas.&lt;/p&gt;
&lt;div class="container"&gt;
  &lt;div class="row"&gt;
    &lt;div class="col-sm-3"&gt;&lt;h3&gt;Motions&lt;/h3&gt;&lt;/div&gt;
    &lt;div class="col-sm-3"&gt;&lt;h3&gt;Text&amp;nbsp;objects&lt;/h3&gt;&lt;/div&gt;
    &lt;div class="col-sm-3"&gt;&lt;h3&gt;Operators on text&amp;nbsp;objects&lt;/h3&gt;&lt;/div&gt;
    &lt;div class="col-sm-3"&gt;&lt;h3&gt;Operators on&amp;nbsp;motions&lt;/h3&gt;&lt;/div&gt;
  &lt;/div&gt;
  &lt;div class="row"&gt;
    &lt;div class="col-sm-3"&gt;
      &lt;div class="row"&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;F{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;[}&lt;/code&gt;&lt;br&gt;&lt;code&gt;t{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;9B&lt;/code&gt;&lt;br&gt;&lt;code&gt;3/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;b&lt;/code&gt;&lt;br&gt;&lt;code&gt;T{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;{&lt;/code&gt;&lt;br&gt;&lt;code&gt;j&lt;/code&gt;&lt;br&gt;&lt;code&gt;w&lt;/code&gt;&lt;br&gt;&lt;code&gt;[}&lt;/code&gt;&lt;br&gt;&lt;code&gt;l&lt;/code&gt;&lt;br&gt;&lt;code&gt;g_&lt;/code&gt;&lt;br&gt;&lt;code&gt;5[(&lt;/code&gt;&lt;br&gt;&lt;code&gt;%&lt;/code&gt;&lt;br&gt;&lt;code&gt;{&lt;/code&gt;&lt;br&gt;&lt;code&gt;0F{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;w&lt;/code&gt;&lt;br&gt;&lt;code&gt;T{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;[}&lt;/code&gt;&lt;br&gt;&lt;code&gt;10&lt;/code&gt;&lt;br&gt;&lt;code&gt;k&lt;/code&gt;&lt;br&gt;&lt;code&gt;[}&lt;/code&gt;&lt;br&gt;&lt;code&gt;%&lt;/code&gt;&lt;br&gt;&lt;code&gt;1G&lt;/code&gt;&lt;br&gt;&lt;code&gt;[{&lt;/code&gt;&lt;br&gt;&lt;code&gt;5k&lt;/code&gt;&lt;br&gt;&lt;code&gt;0&lt;/code&gt;&lt;br&gt;&lt;code&gt;/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;1/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;2l&lt;/code&gt;&lt;/div&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;?{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;g_&lt;/code&gt;&lt;br&gt;&lt;code&gt;1h&lt;/code&gt;&lt;br&gt;&lt;code&gt;h&lt;/code&gt;&lt;br&gt;&lt;code&gt;t{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;4F{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;0$&lt;/code&gt;&lt;br&gt;&lt;code&gt;t{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;$&lt;/code&gt;&lt;br&gt;&lt;code&gt;B&lt;/code&gt;&lt;br&gt;&lt;code&gt;l&lt;/code&gt;&lt;br&gt;&lt;code&gt;g_&lt;/code&gt;&lt;br&gt;&lt;code&gt;^&lt;/code&gt;&lt;br&gt;&lt;code&gt;1{&lt;/code&gt;&lt;br&gt;&lt;code&gt;2?{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;G&lt;/code&gt;&lt;br&gt;&lt;code&gt;^&lt;/code&gt;&lt;br&gt;&lt;code&gt;k&lt;/code&gt;&lt;br&gt;&lt;code&gt;1[(&lt;/code&gt;&lt;br&gt;&lt;code&gt;$&lt;/code&gt;&lt;br&gt;&lt;code&gt;w&lt;/code&gt;&lt;br&gt;&lt;code&gt;h&lt;/code&gt;&lt;br&gt;&lt;code&gt;^&lt;/code&gt;&lt;br&gt;&lt;code&gt;/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;gg&lt;/code&gt;&lt;br&gt;&lt;code&gt;w&lt;/code&gt;&lt;br&gt;&lt;code&gt;g_&lt;/code&gt;&lt;br&gt;&lt;code&gt;1e&lt;/code&gt;&lt;br&gt;&lt;code&gt;[)&lt;/code&gt;&lt;br&gt;&lt;code&gt;t{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;6/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;t{ch}&lt;/code&gt;&lt;/div&gt;
      &lt;/div&gt;
    &lt;/div&gt;
    &lt;div class="col-sm-3"&gt;
      &lt;div class="row"&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;iw&lt;/code&gt;&lt;br&gt;&lt;code&gt;ab&lt;/code&gt;&lt;br&gt;&lt;code&gt;a}&lt;/code&gt;&lt;br&gt;&lt;code&gt;aw&lt;/code&gt;&lt;br&gt;&lt;code&gt;it&lt;/code&gt;&lt;br&gt;&lt;code&gt;i&amp;lt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;i[&lt;/code&gt;&lt;br&gt;&lt;code&gt;i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;aw&lt;/code&gt;&lt;br&gt;&lt;code&gt;i"&lt;/code&gt;&lt;br&gt;&lt;code&gt;a"&lt;/code&gt;&lt;br&gt;&lt;code&gt;ip&lt;/code&gt;&lt;br&gt;&lt;code&gt;iB&lt;/code&gt;&lt;br&gt;&lt;code&gt;i[&lt;/code&gt;&lt;br&gt;&lt;code&gt;a]&lt;/code&gt;&lt;br&gt;&lt;code&gt;a&amp;gt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;a{&lt;/code&gt;&lt;br&gt;&lt;code&gt;i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;a[&lt;/code&gt;&lt;br&gt;&lt;code&gt;a&amp;gt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;a"&lt;/code&gt;&lt;br&gt;&lt;code&gt;i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;i{&lt;/code&gt;&lt;br&gt;&lt;code&gt;i)&lt;/code&gt;&lt;br&gt;&lt;code&gt;i)&lt;/code&gt;&lt;br&gt;&lt;code&gt;it&lt;/code&gt;&lt;br&gt;&lt;code&gt;ab&lt;/code&gt;&lt;br&gt;&lt;code&gt;i&amp;gt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;a'&lt;/code&gt;&lt;/div&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;at&lt;/code&gt;&lt;br&gt;&lt;code&gt;i{&lt;/code&gt;&lt;br&gt;&lt;code&gt;is&lt;/code&gt;&lt;br&gt;&lt;code&gt;iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;aW&lt;/code&gt;&lt;br&gt;&lt;code&gt;a&amp;gt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;i[&lt;/code&gt;&lt;br&gt;&lt;code&gt;a{&lt;/code&gt;&lt;br&gt;&lt;code&gt;i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;aB&lt;/code&gt;&lt;br&gt;&lt;code&gt;ip&lt;/code&gt;&lt;br&gt;&lt;code&gt;a}&lt;/code&gt;&lt;br&gt;&lt;code&gt;a]&lt;/code&gt;&lt;br&gt;&lt;code&gt;i"&lt;/code&gt;&lt;br&gt;&lt;code&gt;a&amp;lt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;ib&lt;/code&gt;&lt;br&gt;&lt;code&gt;a(&lt;/code&gt;&lt;br&gt;&lt;code&gt;iw&lt;/code&gt;&lt;br&gt;&lt;code&gt;i"&lt;/code&gt;&lt;br&gt;&lt;code&gt;a{&lt;/code&gt;&lt;br&gt;&lt;code&gt;a&amp;lt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;at&lt;/code&gt;&lt;br&gt;&lt;code&gt;a{&lt;/code&gt;&lt;br&gt;&lt;code&gt;ip&lt;/code&gt;&lt;br&gt;&lt;code&gt;a}&lt;/code&gt;&lt;br&gt;&lt;code&gt;a"&lt;/code&gt;&lt;br&gt;&lt;code&gt;as&lt;/code&gt;&lt;br&gt;&lt;code&gt;i)&lt;/code&gt;&lt;br&gt;&lt;code&gt;a{&lt;/code&gt;&lt;br&gt;&lt;code&gt;ap&lt;/code&gt;&lt;br&gt;&lt;code&gt;a&amp;lt;&lt;/code&gt;&lt;/div&gt;
      &lt;/div&gt;
    &lt;/div&gt;
    &lt;div class="col-sm-3"&gt;
      &lt;div class="row"&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;&amp;lt;aW&lt;/code&gt;&lt;br&gt;&lt;code&gt;5gua{&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;gt;4aW&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;at&lt;/code&gt;&lt;br&gt;&lt;code&gt;8&amp;gt;iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;gUis&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;gt;aW&lt;/code&gt;&lt;br&gt;&lt;code&gt;3g@aw&lt;/code&gt;&lt;br&gt;&lt;code&gt;g@i)&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;0ap&lt;/code&gt;&lt;br&gt;&lt;code&gt;~a(&lt;/code&gt;&lt;br&gt;&lt;code&gt;y5a]&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;0i)&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;gt;3ip&lt;/code&gt;&lt;br&gt;&lt;code&gt;g@a}&lt;/code&gt;&lt;br&gt;&lt;code&gt;da"&lt;/code&gt;&lt;br&gt;&lt;code&gt;gUi[&lt;/code&gt;&lt;br&gt;&lt;code&gt;gq1i{&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;i]&lt;/code&gt;&lt;br&gt;&lt;code&gt;2g~ib&lt;/code&gt;&lt;br&gt;&lt;code&gt;g@i]&lt;/code&gt;&lt;br&gt;&lt;code&gt;gua`&lt;/code&gt;&lt;br&gt;&lt;code&gt;gUi(&lt;/code&gt;&lt;br&gt;&lt;code&gt;~8a}&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;is&lt;/code&gt;&lt;br&gt;&lt;code&gt;d7a[&lt;/code&gt;&lt;br&gt;&lt;code&gt;g~i(&lt;/code&gt;&lt;br&gt;&lt;code&gt;d5aw&lt;/code&gt;&lt;br&gt;&lt;code&gt;g~a}&lt;/code&gt;&lt;br&gt;&lt;code&gt;4diW&lt;/code&gt;&lt;br&gt;&lt;code&gt;gqiw&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;4i{&lt;/code&gt;&lt;/div&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;&amp;lt;is&lt;/code&gt;&lt;br&gt;&lt;code&gt;g~iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;daW&lt;/code&gt;&lt;br&gt;&lt;code&gt;&amp;lt;aB&lt;/code&gt;&lt;br&gt;&lt;code&gt;~a)&lt;/code&gt;&lt;br&gt;&lt;code&gt;c5a&amp;lt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;gUaB&lt;/code&gt;&lt;br&gt;&lt;code&gt;ca}&lt;/code&gt;&lt;br&gt;&lt;code&gt;9g@as&lt;/code&gt;&lt;br&gt;&lt;code&gt;gu0a(&lt;/code&gt;&lt;br&gt;&lt;code&gt;~2a"&lt;/code&gt;&lt;br&gt;&lt;code&gt;ya&amp;lt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;gUa'&lt;/code&gt;&lt;br&gt;&lt;code&gt;~9a`&lt;/code&gt;&lt;br&gt;&lt;code&gt;y2is&lt;/code&gt;&lt;br&gt;&lt;code&gt;gU2i)&lt;/code&gt;&lt;br&gt;&lt;code&gt;c4i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;7ya"&lt;/code&gt;&lt;br&gt;&lt;code&gt;guaB&lt;/code&gt;&lt;br&gt;&lt;code&gt;0&amp;lt;i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;c9i'&lt;/code&gt;&lt;br&gt;&lt;code&gt;guib&lt;/code&gt;&lt;br&gt;&lt;code&gt;g@a`&lt;/code&gt;&lt;br&gt;&lt;code&gt;9g@a&amp;gt;&lt;/code&gt;&lt;br&gt;&lt;code&gt;6c9ip&lt;/code&gt;&lt;br&gt;&lt;code&gt;2g@2ab&lt;/code&gt;&lt;br&gt;&lt;code&gt;yi[&lt;/code&gt;&lt;br&gt;&lt;code&gt;1c3iW&lt;/code&gt;&lt;br&gt;&lt;code&gt;c3ap&lt;/code&gt;&lt;br&gt;&lt;code&gt;8gUi`&lt;/code&gt;&lt;br&gt;&lt;code&gt;gqit&lt;/code&gt;&lt;br&gt;&lt;code&gt;g@i[&lt;/code&gt;&lt;/div&gt;
      &lt;/div&gt;
    &lt;/div&gt;
    &lt;div class="col-sm-3"&gt;
      &lt;div class="row"&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;0d{&lt;/code&gt;&lt;br&gt;&lt;code&gt;9gu[)&lt;/code&gt;&lt;br&gt;&lt;code&gt;2yT{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;8g~?{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;2ce&lt;/code&gt;&lt;br&gt;&lt;code&gt;0gUb&lt;/code&gt;&lt;br&gt;&lt;code&gt;8g~j&lt;/code&gt;&lt;br&gt;&lt;code&gt;2c[(&lt;/code&gt;&lt;br&gt;&lt;code&gt;3&amp;gt;}&lt;/code&gt;&lt;br&gt;&lt;code&gt;3&amp;gt;gg&lt;/code&gt;&lt;br&gt;&lt;code&gt;6&amp;gt;G&lt;/code&gt;&lt;br&gt;&lt;code&gt;6~j&lt;/code&gt;&lt;br&gt;&lt;code&gt;0d[{&lt;/code&gt;&lt;br&gt;&lt;code&gt;8gU{&lt;/code&gt;&lt;br&gt;&lt;code&gt;4c[}&lt;/code&gt;&lt;br&gt;&lt;code&gt;4~h&lt;/code&gt;&lt;br&gt;&lt;code&gt;7&amp;lt;l&lt;/code&gt;&lt;br&gt;&lt;code&gt;7g@^&lt;/code&gt;&lt;br&gt;&lt;code&gt;6~/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;7yh&lt;/code&gt;&lt;br&gt;&lt;code&gt;3&amp;lt;}&lt;/code&gt;&lt;br&gt;&lt;code&gt;1&amp;lt;F{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;4cw&lt;/code&gt;&lt;br&gt;&lt;code&gt;1gu[)&lt;/code&gt;&lt;br&gt;&lt;code&gt;0cB&lt;/code&gt;&lt;br&gt;&lt;code&gt;7g~[{&lt;/code&gt;&lt;br&gt;&lt;code&gt;3g~[{&lt;/code&gt;&lt;br&gt;&lt;code&gt;7yk&lt;/code&gt;&lt;br&gt;&lt;code&gt;3~k&lt;/code&gt;&lt;br&gt;&lt;code&gt;5g~[)&lt;/code&gt;&lt;br&gt;&lt;code&gt;5g@G&lt;/code&gt;&lt;br&gt;&lt;code&gt;8yt{ch}&lt;/code&gt;&lt;/div&gt;
    &lt;div class="col-4"&gt;&lt;code&gt;0g@e&lt;/code&gt;&lt;br&gt;&lt;code&gt;8&amp;gt;0&lt;/code&gt;&lt;br&gt;&lt;code&gt;6g~[(&lt;/code&gt;&lt;br&gt;&lt;code&gt;5dB&lt;/code&gt;&lt;br&gt;&lt;code&gt;9&amp;gt;T{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;0gU{&lt;/code&gt;&lt;br&gt;&lt;code&gt;3&amp;lt;w&lt;/code&gt;&lt;br&gt;&lt;code&gt;1y?{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;4g@[{&lt;/code&gt;&lt;br&gt;&lt;code&gt;5~b&lt;/code&gt;&lt;br&gt;&lt;code&gt;2&amp;lt;^&lt;/code&gt;&lt;br&gt;&lt;code&gt;4&amp;gt;w&lt;/code&gt;&lt;br&gt;&lt;code&gt;4y{&lt;/code&gt;&lt;br&gt;&lt;code&gt;1&amp;lt;e&lt;/code&gt;&lt;br&gt;&lt;code&gt;8c[}&lt;/code&gt;&lt;br&gt;&lt;code&gt;6c{&lt;/code&gt;&lt;br&gt;&lt;code&gt;2g~/{pat}&lt;/code&gt;&lt;br&gt;&lt;code&gt;3cj&lt;/code&gt;&lt;br&gt;&lt;code&gt;8cT{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;3&amp;gt;%&lt;/code&gt;&lt;br&gt;&lt;code&gt;0&amp;lt;F{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;4gqB&lt;/code&gt;&lt;br&gt;&lt;code&gt;3gqT{ch}&lt;/code&gt;&lt;br&gt;&lt;code&gt;3dk&lt;/code&gt;&lt;br&gt;&lt;code&gt;5&amp;gt;[)&lt;/code&gt;&lt;br&gt;&lt;code&gt;2gqh&lt;/code&gt;&lt;br&gt;&lt;code&gt;8ce&lt;/code&gt;&lt;br&gt;&lt;code&gt;7~gg&lt;/code&gt;&lt;br&gt;&lt;code&gt;3cl&lt;/code&gt;&lt;br&gt;&lt;code&gt;4c^&lt;/code&gt;&lt;br&gt;&lt;code&gt;4c%&lt;/code&gt;&lt;br&gt;&lt;code&gt;1gq$&lt;/code&gt;&lt;/div&gt;
      &lt;/div&gt;
    &lt;/div&gt;
  &lt;/div&gt;
&lt;/div&gt;

&lt;p&gt;&lt;a name="references"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;References/further&amp;nbsp;reading&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://danielmiessler.com/study/vim/"&gt;A vim Tutorial and&amp;nbsp;Primer&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://zzapper.co.uk/vimtips.html"&gt;Best of Vim&amp;nbsp;Tips&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://yanpritzker.com/learn-to-speak-vim-verbs-nouns-and-modifiers-d7bfed1f6b2d"&gt;Learn to speak vim — verbs, nouns, and&amp;nbsp;modifiers!&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://ismail.badawi.io/blog/2014/04/23/the-compositional-nature-of-vim/"&gt;The compositional nature of&amp;nbsp;Vim&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://rc3.org/2012/05/12/the-grammar-of-vim/"&gt;The grammar of&amp;nbsp;Vim&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://michael.peopleofhonoronly.com/vim/"&gt;Vim Cheat Sheet for&amp;nbsp;Programmers&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://vim.rtorr.com/"&gt;Vim Cheat&amp;nbsp;Sheet&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.fprintf.net/vimCheatSheet.html"&gt;Vim Commands Cheat&amp;nbsp;Sheet&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://takac.github.io/2013/01/30/vim-grammar/"&gt;Vim&amp;nbsp;Grammar&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://blog.carbonfive.com/2011/10/17/vim-text-objects-the-definitive-guidehttps://blog.carbonfive.com/2011/10/17/vim-text-objects-the-definitive-guide//https://blog.carbonfive.com/2011/10/17/vim-text-objects-the-definitive-guide/"&gt;Vim Text Objects: The Definitive&amp;nbsp;Guide&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://www.vim.org/docs.php"&gt;Vim&amp;nbsp;documentation&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://zmievski.org/files/talks/codeworks-2009/vim-for-php-programmers.pdf"&gt;Vim for &lt;span class="caps"&gt;PHP&lt;/span&gt;&amp;nbsp;programmers&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://stackoverflow.com/questions/1218390/what-is-your-most-productive-shortcut-with-vim/1220118#1220118"&gt;Your problem with Vim is that you don&amp;#8217;t grok&amp;nbsp;vi&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="computing"></category><category term="vim"></category></entry><entry><title>Writing synthesizable Verilog</title><link href="http://jameswhanlon.com/writing-synthesizable-verilog.html" rel="alternate"></link><published>2018-05-04T00:00:00+02:00</published><updated>2018-05-04T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2018-05-04:/writing-synthesizable-verilog.html</id><summary type="html">&lt;p&gt;In the last year, I&amp;#8217;ve started from scratch writing Verilog for hardware
design. Coming from a software background where I was mainly using C/C++ and
Python, it has been interesting to experience the contrasting philosophy and
mindset associated with using a language to describe hardware circuits. Much of …&lt;/p&gt;</summary><content type="html">&lt;p&gt;In the last year, I&amp;#8217;ve started from scratch writing Verilog for hardware
design. Coming from a software background where I was mainly using C/C++ and
Python, it has been interesting to experience the contrasting philosophy and
mindset associated with using a language to describe hardware circuits. Much of
this is because Verilog provides little abstraction of hardware structures, and
only through disciplined/idiomatic use, can efficient designs be implemented. A
compounding issue is that complex hardware designs rely on a complex
ecosystem of proprietary&amp;nbsp;tooling.&lt;/p&gt;
&lt;p&gt;As I see it, there are three aspects to writing synthesizable Verilog code: the
particular features of the language to use, the style and idioms employed in
using those features, and the tooling support for a&amp;nbsp;design.&lt;/p&gt;
&lt;h3&gt;The&amp;nbsp;language&lt;/h3&gt;
&lt;p&gt;A subset of Verilog is used for specifying synthesizable circuits. Verilog
(which subsumed SystemVerilog as of the 2009 standardisation) is a unified
language, serving distinct purposes of modern hardware design. These&amp;nbsp;are:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;circuit design/specification at different levels of abstraction:&lt;ul&gt;
&lt;li&gt;behavioural&lt;/li&gt;
&lt;li&gt;structural/register-transfer level (&lt;span class="caps"&gt;RTL&lt;/span&gt;)&lt;/li&gt;
&lt;li&gt;gate&lt;/li&gt;
&lt;li&gt;switch/transistor;&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;testbench-based&amp;nbsp;verification;&lt;/li&gt;
&lt;li&gt;specification of formal properties;&amp;nbsp;and&lt;/li&gt;
&lt;li&gt;specification of functional&amp;nbsp;coverage.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;The language provides specific features to serve each of these purposes. For
hardware synthesis, each level of abstraction uses a different language subset,
generally with fewer features at lower levels. Behavioural design uses the
procedural features of Verilog (with little regard for the structural
realisation of the circuit). &lt;span class="caps"&gt;RTL&lt;/span&gt; design specifies a circuit in terms of data
flow through registers and logical operations. Gate- and switch-level design
use only primitive operations. Typical modern hardware design uses a mix of
register-transfer- and gate-level&amp;nbsp;design.&lt;/p&gt;
&lt;p&gt;It is interesting to note however that the specification of Verilog does not
specify which features are synthesizable; that depends on the tooling&amp;nbsp;used.&lt;/p&gt;
&lt;h3&gt;Coding&amp;nbsp;style&lt;/h3&gt;
&lt;p&gt;Good coding style can help achieve better results in synthesis and simulation,
as well as producing code that contains less errors and is understandable,
reusable, and easily modifiable. Many of the observations in this note relate
to coding&amp;nbsp;style.&lt;/p&gt;
&lt;h3&gt;Tooling&lt;/h3&gt;
&lt;p&gt;There is a variety of standard tooling that is used with Verilog, and indeed
other hardware description languages (HDLs). This includes simulation, formal
analysis/model checking, formal equivalence checking, coverage analysis,
synthesis and physical layout, known collectively as electronic design
automation tools (&lt;span class="caps"&gt;EDA&lt;/span&gt;). Since standard &lt;span class="caps"&gt;EDA&lt;/span&gt; tooling is developed and maintained
as proprietary and closed-source software by companies like Cadence, Synopsis
and Mentor, the tooling options are&amp;nbsp;multiplied.&lt;/p&gt;
&lt;p&gt;In contrast with the open-source software ecosystems of programming languages
(for example), closed-source &lt;span class="caps"&gt;EDA&lt;/span&gt; tools do not benefit from the scale and
momentum of open projects, in the way that conventional software languages do,
with a one (or perhaps two) compilers and associated tooling such as debuggers
and program analysers. Such a fragmented ecosystem inevitably has a larger
variability in precisely how features of the Verilog language are implemented
and which features are not supported, particularly since there is no standard
synthesizable subset. Consequently, engineers using Verilog/HDLs with
proprietary &lt;span class="caps"&gt;EDA&lt;/span&gt; tools do so conservatively, sticking to a lowest common
denominator of the language features (within their chosen synthesizable
subset), to ensure compatibility and good&amp;nbsp;results.&lt;/p&gt;
&lt;h2&gt;Overview&lt;/h2&gt;
&lt;p&gt;This note records some interesting Verilog approaches and coding styles that
I&amp;#8217;ve observed that are used to interact well with the supporting tooling and to
produce good synthesis results. I&amp;#8217;ve written it as a note to myself, so it has
the caveats that it assumes a familiarity with Verilog programming and that
it&amp;#8217;s not a comprehensive guide to Verilog programming practices; some of the
references at the end will serve those purposes&amp;nbsp;better.&lt;/p&gt;
&lt;p&gt;My observations here are in the context of work on an implementation of a
pipelined processor, as such different approaches may be taken with other types
of electronic design. I also owe many of these insights to the guidance from my&amp;nbsp;colleagues.&lt;/p&gt;
&lt;p&gt;The remaining sections are as&amp;nbsp;follows:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="#comb-logic"&gt;Combinatorial&amp;nbsp;logic&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="#seq-logic"&gt;Sequential&amp;nbsp;logic&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="#if-statements"&gt;If&amp;nbsp;statements&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="#case-statements"&gt;Case&amp;nbsp;statements&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="#expressions"&gt;Expressions&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="#code-structure"&gt;Code&amp;nbsp;structure&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="#signal-naming"&gt;Signal&amp;nbsp;naming&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a name="comb-logic"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Combinatorial&amp;nbsp;logic&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;always_comb&lt;/code&gt; instead of &lt;code&gt;always&lt;/code&gt; for combinatorial logic.&lt;/strong&gt; The
&lt;code&gt;always_comb&lt;/code&gt; procedure allows tools to check that it does not contain any
latched state and that no other processes assign to variables appearing on the
left-hand side. (It&amp;#8217;s worth checking the language reference manual (&lt;span class="caps"&gt;LRM&lt;/span&gt;) for
details of of the other differences.) The use of an &lt;code&gt;always_comb&lt;/code&gt; block is also
a much clearer indication of a combinatorial block that the use of &lt;code&gt;=&lt;/code&gt; as
opposed to &lt;code&gt;&amp;lt;=&lt;/code&gt;.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;Always provide an initial value.&lt;/strong&gt; A latch will be inferred if there exists a
control-flow path in which a value of a signal is not set. Since &lt;code&gt;always_comb&lt;/code&gt;
specifically precludes the creation of latches, doing so will cause a warning
or error in simulation or synthesis. For example, the following code implies a
latch since there is no assignment to &lt;code&gt;foo&lt;/code&gt; when the condition is not&amp;nbsp;true.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nv"&gt;always_comb&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt;
    &lt;span class="nv"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;&lt;/span&gt;&lt;span class="s"&gt;b1;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Instead, always provide an initial&amp;nbsp;value:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nv"&gt;always_comb&lt;/span&gt;
  &lt;span class="nv"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;&lt;/span&gt;&lt;span class="s"&gt;b0;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt;
    &lt;span class="nv"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;&lt;/span&gt;&lt;span class="s"&gt;b1;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Avoid reading and writing a signal in an &lt;code&gt;always_comb&lt;/code&gt; block.&lt;/strong&gt; The
sensitivity list includes variables and expressions
but it excludes variables that occur on the right-hand side of assignments.
According to these restrictions, a variable that is read and written in a block
only causes the block to be reevaluated when the left-hand-side instance
changes. However, this style can cause some tools to warn of a
simulation-synthesis mismatch (presumably because they apply conservative rules
from older versions of the language&amp;nbsp;standard).&lt;/p&gt;
&lt;p&gt;In the following code, the block is triggered only when the the right-hand-side
&lt;code&gt;foo&lt;/code&gt; changes, rather than entering a feedback loop where it shifts&amp;nbsp;continuously:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;always_comb
  foo = foo &amp;lt;&amp;lt; 1;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;To avoid reading and writing foo in the same block and possible warnings
from tools, a new signal can be&amp;nbsp;introduced:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;always_comb
  next_foo = foo &amp;lt;&amp;lt; 1;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Where possible extract logic into &lt;code&gt;assign&lt;/code&gt; statements.&lt;/strong&gt; Extract single
assignments to a variable into a separate &lt;code&gt;assign&lt;/code&gt; statement, where it is
possible to do so. This approach uses the features of Verilog consistently,
rather than using two mechanisms to achieve the same effect. This makes it
clear that an &lt;code&gt;always_comb&lt;/code&gt; is used to introduce sequentiality. Another
opportunity to move logic into separate &lt;code&gt;assign&lt;/code&gt; statements is with complex
expressions, such as the Boolean value for a conditional statement. Doing this
makes the control flow structure clearer, potentially provide opportunities for
reuse, and provides a separate signal when inspecting the signals in a waveform&amp;nbsp;viewer.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;Avoid unnecessary sequentiality.&lt;/strong&gt; It is easy to add statements to an
&lt;code&gt;always_comb&lt;/code&gt; to expand its behaviour, but this should only be done when there
are true sequential dependencies between statements in the block. In general,
parallelism should be exposed where ever possible. In the the following
example, the sequentiality is not necessary since the output &lt;code&gt;set_foo&lt;/code&gt; depends
independently on the various&amp;nbsp;conditions:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="n"&gt;always_comb&lt;/span&gt; &lt;span class="n"&gt;begin&lt;/span&gt;
  &lt;span class="n"&gt;set_foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b0;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;signal_a&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt;
      &lt;span class="n"&gt;signal_b&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
    &lt;span class="n"&gt;set_foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;signal_c&lt;/span&gt; &lt;span class="o"&gt;||&lt;/span&gt;
      &lt;span class="n"&gt;signal_d&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
    &lt;span class="n"&gt;set_foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;signal_e&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
    &lt;span class="n"&gt;set_foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1;&lt;/span&gt;
&lt;span class="n"&gt;end&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Clearly the sequencing of the conditions is not necessary, so the block could
be transformed to separate the logic for each condition into separate parallel
processes (extracting into &lt;code&gt;assign&lt;/code&gt; statements as per the rule above) and
explicitly combine them with the implied logical disjunction of the original&amp;nbsp;block:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="n"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;condition_a&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;signal_a&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span class="n"&gt;signal_b&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="n"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;condition_b&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;signal_c&lt;/span&gt; &lt;span class="o"&gt;||&lt;/span&gt; &lt;span class="n"&gt;signal_d&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="n"&gt;always_comb&lt;/span&gt; &lt;span class="n"&gt;begin&lt;/span&gt;
  &lt;span class="n"&gt;set_foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b0;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="n"&gt;condition_a&lt;/span&gt; &lt;span class="o"&gt;||&lt;/span&gt;
      &lt;span class="n"&gt;condition_b&lt;/span&gt; &lt;span class="o"&gt;||&lt;/span&gt;
      &lt;span class="n"&gt;signal_e&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
    &lt;span class="n"&gt;set_foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1;&lt;/span&gt;
&lt;span class="n"&gt;end&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;It is &lt;a href="https://www.veripool.org/papers/verilator_philips_internals.pdf"&gt;recommended&lt;/a&gt; by the author of Verilator to split up
&lt;code&gt;always&lt;/code&gt; blocks (combinatorial or sequential) so they contain as few
statements as possible. This allows Verilator the most freedom to order the
code to improve execution&amp;nbsp;performance.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;Drive one signal per block.&lt;/strong&gt;
With complex control flow statements, it is tempting to use a single
&lt;code&gt;always_comb&lt;/code&gt; block to drive multiple signals. In some circumstances, there may
be good reasons to do this, such as when many output signals are used in a
similar way, but in the general case, splitting each signal into a separate
block makes it clear what logic involved in driving that signal, and as such,
facilitates further&amp;nbsp;simplification.&lt;/p&gt;
&lt;p&gt;An additional reason to avoid driving multiple signals per &lt;code&gt;always_comb&lt;/code&gt; block
is that &lt;a href="https://www.veripool.org/wiki/verilator"&gt;Verilator&lt;/a&gt; can infer a dependence between two signals,
leading to false circular combinatorial loops. In these cases, it issues an
&lt;a href="https://www.embecosm.com/appnotes/ean6/html/ch07s02s07.html"&gt;&lt;code&gt;UPOPTFLAT&lt;/code&gt; warning&lt;/a&gt; and cannot optimise the path, leading to
reduced emulation performance. Generally, fixing warnings pertaning to
unoptimisable constructs can improve Verilator&amp;#8217;s simulation performance by &lt;a href="https://www.veripool.org/papers/verilator_philips_internals.pdf"&gt;up
to a factor of two&lt;/a&gt;.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;always_comb&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
  &lt;span class="nt"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;foo_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;bar&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;bar_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;if&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_a&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
    &lt;span class="nt"&gt;case&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_b&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
      &lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
        &lt;span class="nt"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
        &lt;span class="nt"&gt;if&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_c&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
          &lt;span class="nt"&gt;bar&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;end&lt;/span&gt;
      &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;2&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;bar&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:;&lt;/span&gt;
    &lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;span class="nt"&gt;end&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;The above block could be split into two&amp;nbsp;processes:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;always_comb&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
  &lt;span class="nt"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;foo_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;if&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_a&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
    &lt;span class="nt"&gt;case&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_b&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
      &lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;foo&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:;&lt;/span&gt;
    &lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;span class="nt"&gt;end&lt;/span&gt;

&lt;span class="nt"&gt;always_comb&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
  &lt;span class="nt"&gt;bar&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;bar_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;if&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_a&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
    &lt;span class="nt"&gt;case&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_b&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
      &lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;if&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;condition_b&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
           &lt;span class="nt"&gt;bar&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;2&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;bar&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
      &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:;&lt;/span&gt;
    &lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;span class="nt"&gt;end&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;a name="seq-logic"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Sequential&amp;nbsp;logic&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;always_ff&lt;/code&gt; instead of &lt;code&gt;always&lt;/code&gt; for sequential logic&lt;/strong&gt; Similarly to
&lt;code&gt;always_comb&lt;/code&gt;, use of &lt;code&gt;always_ff&lt;/code&gt; permits tools to check that the procedure
only contains sequential logic behaviour (no timing controls and only one event
control) that variables on the left-hand side are not written to by any other
process, and makes clear the intent for sequential logic behaviour with
non-blocking assignments, &lt;code&gt;&amp;lt;=&lt;/code&gt;.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;Avoid adding logic to non-blocking assignments.&lt;/strong&gt; This is primarily a matter
of taste, but having non-blocking assignments in &lt;code&gt;always_ff&lt;/code&gt; blocks only from a
logic signal name, rather than a logical expression, keeps the block simple and
limits combinatorial logic to &lt;code&gt;always_comb&lt;/code&gt; blocks and &lt;code&gt;assign&lt;/code&gt; statements
elsewhere in the module. Since synthesizable &lt;code&gt;always_ff&lt;/code&gt;s are additionally
restricted in that variables assigned to must have a reset condition of a
constant value, maintaining this clarity aids the programmer. Having separate
combinatorial blocks is also useful since it allows the logic signal driving a
flip-flop as well as the registered value to be apparent in a waveform viewer,
particularly when clock gates are&amp;nbsp;used.&lt;/p&gt;
&lt;p&gt;A typical pattern when implementing combinatorial logic and registers is to
define the set and clear conditions in an &lt;code&gt;always_comb&lt;/code&gt; and register the value
in an accompanying &lt;code&gt;always_ff&lt;/code&gt;, for&amp;nbsp;example:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nv"&gt;logic&lt;/span&gt; &lt;span class="nv"&gt;bit&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
&lt;span class="nv"&gt;logic&lt;/span&gt; &lt;span class="nv"&gt;bit_q&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;

&lt;span class="nv"&gt;always_comb&lt;/span&gt; &lt;span class="nv"&gt;begin&lt;/span&gt;
  &lt;span class="nv"&gt;bit&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;=&lt;/span&gt; &lt;span class="nv"&gt;bit_q&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;set_condition&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt;
    &lt;span class="nv"&gt;bit&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;&lt;/span&gt;&lt;span class="s"&gt;b1;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;clear_condition&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt;
    &lt;span class="nv"&gt;bit&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;&lt;/span&gt;&lt;span class="s"&gt;b0;&lt;/span&gt;
&lt;span class="k"&gt;end&lt;/span&gt;

&lt;span class="nv"&gt;always_ff&lt;/span&gt; @&lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;posedge&lt;/span&gt; &lt;span class="nv"&gt;i_clk&lt;/span&gt; &lt;span class="nv"&gt;or&lt;/span&gt; &lt;span class="nv"&gt;posedge&lt;/span&gt; &lt;span class="nv"&gt;i_rst&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;i_rst&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt;
    &lt;span class="nv"&gt;bit_q&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;=&lt;/span&gt; &lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;&lt;/span&gt;&lt;span class="s"&gt;b0;&lt;/span&gt;
  &lt;span class="k"&gt;else&lt;/span&gt;
    &lt;span class="nv"&gt;bit_q&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;=&lt;/span&gt; &lt;span class="nv"&gt;bit&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;a name="if-statements"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;If&amp;nbsp;statements&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;if&lt;/code&gt; qualifiers&lt;/strong&gt; for single &lt;code&gt;if&lt;/code&gt; and chained &lt;code&gt;if-else&lt;/code&gt;
statements for additional checking and guidance to&amp;nbsp;synthesis:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;unique&lt;/code&gt; to ensure exactly one condition is matched and to indicate the
   conditions can be checked in&amp;nbsp;parallel.&lt;/li&gt;
&lt;li&gt;&lt;code&gt;unique0&lt;/code&gt; to ensure one or no conditions match and to indicate the
   conditions can be checked in&amp;nbsp;parallel.&lt;/li&gt;
&lt;li&gt;&lt;code&gt;priority&lt;/code&gt; to ensure one condition is matched and to indicate the conditions
   should be evaluated in sequence and only the body of the first matching
   condition is&amp;nbsp;evaluated.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Note&amp;nbsp;that:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;The use of an &lt;code&gt;else&lt;/code&gt; precludes violation reports for non-existing matches in
  &lt;code&gt;unique&lt;/code&gt; and &lt;code&gt;priority&lt;/code&gt;.&lt;/li&gt;
&lt;li&gt;The default behaviour of a chained &lt;code&gt;if-else&lt;/code&gt; block is &lt;code&gt;priority&lt;/code&gt; but without
  any violation&amp;nbsp;checks.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;For example, when the conditions are mutually exclusive, so evaluation order is
not&amp;nbsp;important:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nv"&gt;unique&lt;/span&gt; &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition_a&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt; &lt;span class="nv"&gt;statement&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;else&lt;/span&gt; &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition_b&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt; &lt;span class="nv"&gt;statement&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;else&lt;/span&gt; &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition_c&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt; &lt;span class="nv"&gt;statement&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;A violation warning is given in the above when no condition or multiple conditions are
selected. Changing to &lt;code&gt;unique0&lt;/code&gt; will only check for multiple conditions being&amp;nbsp;selected:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nv"&gt;unique0&lt;/span&gt; &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition_a&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt; &lt;span class="nv"&gt;statement&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
...
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;And adding an &lt;code&gt;else&lt;/code&gt; will suppress violation warnings all&amp;nbsp;together:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nv"&gt;unique0&lt;/span&gt; &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="ss"&gt;(&lt;/span&gt;&lt;span class="nv"&gt;condition_a&lt;/span&gt;&lt;span class="ss"&gt;)&lt;/span&gt; &lt;span class="nv"&gt;statement&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
...
&lt;span class="k"&gt;else&lt;/span&gt; &lt;span class="nv"&gt;statement&lt;/span&gt;&lt;span class="c1"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;a name="case-statements"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Case&amp;nbsp;statements&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Use case qualifiers&lt;/strong&gt; for additional checking and guidance to&amp;nbsp;synthesis:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;unique&lt;/code&gt; to ensure exactly one condition is matched and to indicate the
   conditions can be checked in&amp;nbsp;parallel.&lt;/li&gt;
&lt;li&gt;&lt;code&gt;unique0&lt;/code&gt; to ensure that one or no conditions are matched and to indicate
   the conditions can be checked in&amp;nbsp;parallel.&lt;/li&gt;
&lt;li&gt;&lt;code&gt;priority&lt;/code&gt; to ensure one condition is matched and to indicate the conditions
   should be evaluated in sequence and only the body of the first matching case
   is&amp;nbsp;evaluated.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Note&amp;nbsp;that:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;The use of a &lt;code&gt;default&lt;/code&gt; case precludes violation reports for non-existing matches in &lt;code&gt;unique&lt;/code&gt; and &lt;code&gt;priority&lt;/code&gt;.&lt;/li&gt;
&lt;li&gt;The default behaviour of a &lt;code&gt;case&lt;/code&gt; statement is that of &lt;code&gt;priority&lt;/code&gt;, but without violation&amp;nbsp;checks.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;case (...) inside&lt;/code&gt; instead of &lt;code&gt;casex&lt;/code&gt; or &lt;code&gt;casez&lt;/code&gt; for matching don&amp;#8217;t care
bits.&lt;/strong&gt; Since set-membership &lt;code&gt;case (...) inside&lt;/code&gt; matches &lt;code&gt;?&lt;/code&gt; don&amp;#8217;t care bits in
the same way &lt;code&gt;casez&lt;/code&gt; does, it should be used for clarity unless matching &lt;code&gt;x&lt;/code&gt;s
or &lt;code&gt;z&lt;/code&gt;s is specifically required. For&amp;nbsp;example:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;state_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;case&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;state_q&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt; &lt;span class="nt"&gt;inside&lt;/span&gt;
  &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b000?: statement;&lt;/span&gt;
&lt;span class="s1"&gt;  4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b01&lt;/span&gt;&lt;span class="o"&gt;?&lt;/span&gt;&lt;span class="nt"&gt;0&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;statement&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="err"&gt;&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b110&lt;/span&gt;&lt;span class="o"&gt;?:&lt;/span&gt; &lt;span class="nt"&gt;statement&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;case (1'b1)&lt;/code&gt; for one-hot conditions.&lt;/strong&gt; For&amp;nbsp;example:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;unique&lt;/span&gt; &lt;span class="nt"&gt;case&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="err"&gt;&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b1&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt; &lt;span class="nt"&gt;inside&lt;/span&gt;
  &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;statement&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;statement&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;statement&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;As an aside, it is convenient to define a one-hot encoding in a union type with
another struct to provide named access to each member. For example, &lt;code&gt;status_q&lt;/code&gt;
above could be redefined&amp;nbsp;as:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="n"&gt;typedef&lt;/span&gt; &lt;span class="k"&gt;enum&lt;/span&gt; &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;2&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="n"&gt;STATUS_START&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b001,&lt;/span&gt;
  &lt;span class="n"&gt;STATUS_END&lt;/span&gt;   &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b010,&lt;/span&gt;
  &lt;span class="n"&gt;STATUS_ERROR&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b100&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="n"&gt;status_enum_t&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="n"&gt;typedef&lt;/span&gt; &lt;span class="n"&gt;union&lt;/span&gt; &lt;span class="n"&gt;packed&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="n"&gt;status_enum_t&lt;/span&gt; &lt;span class="n"&gt;u&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="n"&gt;struct&lt;/span&gt; &lt;span class="n"&gt;packed&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
    &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="n"&gt;status_start&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="n"&gt;status_end&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="n"&gt;status_error&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="n"&gt;ctrl&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="n"&gt;status_t&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="n"&gt;status_t&lt;/span&gt; &lt;span class="n"&gt;status_q&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Minimise the amount of logic inside a case statement.&lt;/strong&gt; The rationale for
this is similar to extracting logic from &lt;code&gt;always_comb&lt;/code&gt; blocks into &lt;code&gt;assign&lt;/code&gt;
statements where possible: to make the control flow structure clearer to the
designer and tooling, and to provide opportunities for reuse or
further simplification. For example, avoid nesting &lt;code&gt;case&lt;/code&gt; statements:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;status_t&lt;/span&gt; &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;status_t&lt;/span&gt; &lt;span class="nt"&gt;next_status&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;mode_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;always_comb&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
  &lt;span class="nt"&gt;next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;state_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;unique&lt;/span&gt; &lt;span class="nt"&gt;case&lt;/span&gt;&lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1)&lt;/span&gt;
&lt;span class="s1"&gt;    status_q.ctrl.stat_start:&lt;/span&gt;
&lt;span class="s1"&gt;      unique0 case (mode) inside&lt;/span&gt;
&lt;span class="s1"&gt;        4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b000&lt;/span&gt;&lt;span class="o"&gt;?,&lt;/span&gt;
        &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="err"&gt;&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b0&lt;/span&gt;&lt;span class="o"&gt;?&lt;/span&gt;&lt;span class="nt"&gt;00&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;STATUS_ERROR&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
        &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;STATUS_END&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
      &lt;span class="nt"&gt;endcase&lt;/span&gt;
    &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;ctrl&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;status_end&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
    &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;ctrl&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;status_error&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
  &lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;span class="nt"&gt;end&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;And instead extract a nested &lt;code&gt;case&lt;/code&gt; into a separate process, providing a
result signal to use in the parent&amp;nbsp;case:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;status_t&lt;/span&gt; &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;status_t&lt;/span&gt; &lt;span class="nt"&gt;next_status&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;status_t&lt;/span&gt; &lt;span class="nt"&gt;start_next_status&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;mode_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;always_comb&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
  &lt;span class="nt"&gt;start_next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;state_q&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;case&lt;/span&gt; &lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;mode_q&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt; &lt;span class="nt"&gt;inside&lt;/span&gt;
    &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b000?,&lt;/span&gt;
&lt;span class="s1"&gt;    4&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b0&lt;/span&gt;&lt;span class="o"&gt;?&lt;/span&gt;&lt;span class="nt"&gt;00&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;start_next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;STATUS_ERROR&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
    &lt;span class="nt"&gt;default&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;start_next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;STATUS_END&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
  &lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;span class="nt"&gt;end&lt;/span&gt;
&lt;span class="nt"&gt;always_comb&lt;/span&gt; &lt;span class="nt"&gt;begin&lt;/span&gt;
  &lt;span class="nt"&gt;unique&lt;/span&gt; &lt;span class="nt"&gt;case&lt;/span&gt;&lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="nt"&gt;1&lt;/span&gt;&lt;span class="err"&gt;&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b1&lt;/span&gt;&lt;span class="o"&gt;)&lt;/span&gt;
    &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;ctrl&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;status_start&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nt"&gt;next_status&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;start_next_status&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
    &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;ctrl&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;status_end&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
    &lt;span class="nt"&gt;status_q&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;ctrl&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nc"&gt;status_error&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="o"&gt;...;&lt;/span&gt;
  &lt;span class="nt"&gt;endcase&lt;/span&gt;
&lt;span class="nt"&gt;end&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Although this example seems simple, the &lt;code&gt;case&lt;/code&gt;-based logic driving a state
machine can quickly become&amp;nbsp;complicated.&lt;/p&gt;
&lt;p&gt;&lt;a name="expressions"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Expressions&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Make operator associativity explicit.&lt;/strong&gt; This is to avoid any ambiguity over
the ordering of operators. In particular, always bracket the condition of a
ternary/conditional expression (&lt;code&gt;?:&lt;/code&gt;), especially if you are nesting them,
since they associate left to right, and all other arithmetic and logical
operators associate right to&amp;nbsp;left.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;... = (a &amp;amp;&amp;amp; b) ||
      (c &amp;amp;&amp;amp; d)
... = |(a[7:0] &amp;amp; b[7:0])
... = valid &amp;amp;&amp;amp; (|a[3:0])
... = (a == b) ? c : d
... = cond_a              ? e1 :
      (cond_b &amp;amp;&amp;amp; !cond_c) ? e2 :
                            e3
... = !(a[1:0] inside {2&amp;#39;b00, 2&amp;#39;b01}) &amp;amp;&amp;amp;
      ^(b[31:0])
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Make expression bit lengths explicit.&lt;/strong&gt; Although the Verilog language
specification provides rules for the extension of operands as inputs to binary
operations and assignments, these are complicated and not always obvious. In
particular, the extension is determined either by the operands or by the
context of the expression. Since there may be inconsistencies between tools,
particularly between simulation and synthesis, explicitly specifying expression
bit widths avoids these issues and makes the intent obvious. For example, pad
the result of a narrower expression for&amp;nbsp;assignment:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="kt"&gt;logic&lt;/span&gt; &lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;31&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="kt"&gt;logic&lt;/span&gt; &lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;7&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="n"&gt;op1&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;op2&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="mh"&gt;24&lt;/span&gt;&lt;span class="mb"&gt;&amp;#39;b0&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="n"&gt;op1&lt;/span&gt; &lt;span class="o"&gt;&amp;amp;&lt;/span&gt; &lt;span class="n"&gt;op2&lt;/span&gt;&lt;span class="p"&gt;}};&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Use an explicit type cast to specify the width of an intermediate expression
(note that integer literals are interpreted as 32-bit&amp;nbsp;integers):&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;always_ff @(posedge i_clk or posedge i_rst)
  value_q &amp;lt;= i_rst ? value_t&amp;#39;(42) : value;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Special care should be taken with sub expressions, since their result length is
determined automatically by the width of the largest operand. For example,
without an explicit type cast to a 17-bit result around &lt;code&gt;a + b&lt;/code&gt;, the carry out
bit would be&amp;nbsp;lost:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="kt"&gt;logic&lt;/span&gt; &lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;15&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;a&lt;/span&gt; &lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;typedef&lt;/span&gt; &lt;span class="kt"&gt;logic&lt;/span&gt; &lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mh"&gt;16&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt;&lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="n"&gt;sum_t&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;sum_t&lt;/span&gt;&lt;span class="p"&gt;&amp;#39;(&lt;/span&gt;&lt;span class="n"&gt;a&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="o"&gt;&amp;gt;&amp;gt;&lt;/span&gt; &lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Capture carry out bits (even if they are unused) so the left-hand-side
assignment width matches the full width of the right hand side. Using a prefix
like &lt;code&gt;unused_&lt;/code&gt; makes the process of signing off any related warnings with the
downstream synthesis and physical build&amp;nbsp;simpler:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="n"&gt;unused_co&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt;&lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;a&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="n"&gt;b&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Exceptions to this rule can be made for the common constants 0, 1 and -1 to be
specified as &lt;code&gt;integer&lt;/code&gt; literals, for&amp;nbsp;example:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mh"&gt;0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="k"&gt;assign&lt;/span&gt; &lt;span class="n"&gt;sum&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="n"&gt;value&lt;/span&gt; &lt;span class="o"&gt;-&lt;/span&gt; &lt;span class="mh"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;signed&lt;/code&gt; types for signed arithmetic,&lt;/strong&gt; and avoid implementing signed
arithmetic with manual sign extensions. Verilog uses the signedness of an
expression to determine how to extend its width (as well as inferring
signedness of parent expressions). Since the rules for sign determination is
similar to expression size but not the same, making it explicit avoids errors.
It also facilitates the use of optimised arithmetic implementations in
synthesis, particularly with multipliers. The following example (adapted from
&lt;a href="http://www.sutherland-hdl.com/papers/2006-SNUG-Boston_standard_gotchas_presentation.pdf"&gt;this presentation&lt;/a&gt;)
shows how these rules can be&amp;nbsp;confusing:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="nt"&gt;signed&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;a&lt;/span&gt;&lt;span class="o"&gt;,&lt;/span&gt; &lt;span class="nt"&gt;b&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="nt"&gt;signed&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;sum&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="nt"&gt;ci&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;sum&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;a&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="nt"&gt;b&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="nt"&gt;ci&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt; &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="nt"&gt;Unsigned&lt;/span&gt; &lt;span class="nt"&gt;addition&lt;/span&gt; &lt;span class="nt"&gt;due&lt;/span&gt; &lt;span class="nt"&gt;to&lt;/span&gt; &lt;span class="nt"&gt;unsigned&lt;/span&gt; &lt;span class="nt"&gt;ci&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="nt"&gt;sum&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;a&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="nt"&gt;b&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="nt"&gt;signed&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;(ci); // Signed addition, but ci == 1&amp;#39;&lt;/span&gt;&lt;span class="nt"&gt;b1&lt;/span&gt; &lt;span class="nt"&gt;will&lt;/span&gt; &lt;span class="nt"&gt;be&lt;/span&gt;
                           &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="nt"&gt;sign&lt;/span&gt; &lt;span class="nt"&gt;extended&lt;/span&gt; &lt;span class="nt"&gt;to&lt;/span&gt; &lt;span class="nt"&gt;4&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b1111 or -1.&lt;/span&gt;
&lt;span class="s1"&gt;sum = a + b + signed&amp;#39;&lt;/span&gt;&lt;span class="o"&gt;(&lt;/span&gt;&lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="err"&gt;1&amp;#39;b0,&lt;/span&gt; &lt;span class="err"&gt;ci&lt;/span&gt;&lt;span class="p"&gt;}&lt;/span&gt;&lt;span class="o"&gt;);&lt;/span&gt; &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="nt"&gt;Safe&lt;/span&gt; &lt;span class="nt"&gt;sign&lt;/span&gt; &lt;span class="nt"&gt;extension&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;Note that an operation is only considered signed if all of the operands are
signed, and that literal values can be specified as signed, for example:
&lt;code&gt;2'sb11&lt;/code&gt; is -1 in 2&amp;nbsp;bits.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;Avoid splitting arithmetic&lt;/strong&gt; between statements or modules. This facilitates
optimisation during synthesis, for example, to choose or generate an optimised
adder implementation for the given set of operands and carry ins/outs. Instead&amp;nbsp;of:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;3&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;a&lt;/span&gt;&lt;span class="o"&gt;,&lt;/span&gt; &lt;span class="nt"&gt;b&lt;/span&gt;&lt;span class="o"&gt;,&lt;/span&gt; &lt;span class="nt"&gt;c&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;logic&lt;/span&gt; &lt;span class="cp"&gt;[&lt;/span&gt;&lt;span class="mi"&gt;4&lt;/span&gt;&lt;span class="p"&gt;:&lt;/span&gt;&lt;span class="mi"&gt;0&lt;/span&gt;&lt;span class="cp"&gt;]&lt;/span&gt; &lt;span class="nt"&gt;int_sum&lt;/span&gt;&lt;span class="o"&gt;,&lt;/span&gt; &lt;span class="nt"&gt;sum&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="nt"&gt;int_sum&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;a&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="nt"&gt;b&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="err"&gt;unused_co,&lt;/span&gt; &lt;span class="err"&gt;sum&lt;/span&gt;&lt;span class="p"&gt;}&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="nt"&gt;int_sum&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;&lt;span class="err"&gt;1&amp;#39;b0,&lt;/span&gt; &lt;span class="err"&gt;c&lt;/span&gt;&lt;span class="p"&gt;}&lt;/span&gt;&lt;span class="o"&gt;;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;All of the arithmetic contributing to &lt;code&gt;sum&lt;/code&gt; can be written in a single&amp;nbsp;expression:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;{unused_co, sum} = a + b + c;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;a name="code-structure"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Code&amp;nbsp;structure&lt;/h2&gt;
&lt;p&gt;&lt;strong&gt;Place parameters and variables at the top of their containing scope.&lt;/strong&gt; Doing
this gives and overview of the state and complexity of a block, particularly a
module. Declarations of combinatorial and sequential nets should be separated
into different sections for clarity. Note also that variables declared in
unnamed scopes are not accessible via the design hierarchy and will not appear
in wave viewers. To separate a module into sections without making signals
inaccessible, a named scope can be introduced. The following example of a
ripple-carry adder with registered outputs gives an idea of this style of&amp;nbsp;structuring:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;module&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;ripple_carry_adder&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="err"&gt;#&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="k"&gt;parameter&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;p_WIDTH&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;8&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="k"&gt;input&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt;               &lt;/span&gt;&lt;span class="n"&gt;i_clk&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;input&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt;               &lt;/span&gt;&lt;span class="n"&gt;i_rst&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;input&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;p_WIDTH-1:0&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;i_op1&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;input&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;p_WIDTH-1:0&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;i_op2&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;output&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt;               &lt;/span&gt;&lt;span class="n"&gt;o_co&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;output&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;p_WIDTH-1:0&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;o_sum&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="p"&gt;);&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;

&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;//&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;Wires&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;p_WIDTH-1:0&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;carry&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;//&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;Registers&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;p_WIDTH-1:0&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;sum_q&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;logic&lt;/span&gt;&lt;span class="w"&gt;               &lt;/span&gt;&lt;span class="n"&gt;co_q&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;//&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;Variables&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;genvar&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;i&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;

&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="n"&gt;assign&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;carry&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;0&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;=&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="s1"&gt;&amp;#39;b0;&lt;/span&gt;
&lt;span class="s1"&gt;  assign {o_co, o_sum} = {co_q, sum_q};&lt;/span&gt;

&lt;span class="s1"&gt;  // Named generate block for per-bit continuous assignments.&lt;/span&gt;
&lt;span class="s1"&gt;  for (i = 0; i &amp;lt; p_WIDTH; i = i + 1) begin: bit&lt;/span&gt;
&lt;span class="s1"&gt;    assign {carry[i+1], sum[i]} = i_op1[i] + i_op2[i] + carry[i];&lt;/span&gt;
&lt;span class="s1"&gt;  end&lt;/span&gt;

&lt;span class="s1"&gt;  always_ff @(posedge i_clk or posedge i_rst)&lt;/span&gt;
&lt;span class="s1"&gt;    if (i_rst) begin&lt;/span&gt;
&lt;span class="s1"&gt;      sum_q &amp;lt;= {p_WIDTH{1&amp;#39;&lt;/span&gt;&lt;span class="n"&gt;b0&lt;/span&gt;&lt;span class="err"&gt;}}&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;co_q&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;&amp;lt;=&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="mi"&gt;1&lt;/span&gt;&lt;span class="err"&gt;&amp;#39;&lt;/span&gt;&lt;span class="n"&gt;b0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;end&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="k"&gt;else&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="k"&gt;begin&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;sum_q&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="o"&gt;&amp;lt;=&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="nf"&gt;sum&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;      &lt;/span&gt;&lt;span class="n"&gt;co_q&lt;/span&gt;&lt;span class="w"&gt;  &lt;/span&gt;&lt;span class="o"&gt;&amp;lt;=&lt;/span&gt;&lt;span class="w"&gt; &lt;/span&gt;&lt;span class="n"&gt;carry&lt;/span&gt;&lt;span class="o"&gt;[&lt;/span&gt;&lt;span class="n"&gt;p_WIDTH-1&lt;/span&gt;&lt;span class="o"&gt;]&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;span class="w"&gt;    &lt;/span&gt;&lt;span class="k"&gt;end&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;

&lt;span class="n"&gt;endmodule&lt;/span&gt;&lt;span class="w"&gt;&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Use &lt;code&gt;.*&lt;/code&gt; and &lt;code&gt;.name()&lt;/code&gt; syntax to simplify port lists in module
instantiations.&lt;/strong&gt; This reduces the amount of boilerplate code and thus the
scope for typing or copy-paste errors. &lt;code&gt;.*&lt;/code&gt; also provides additional checks: it
requires all nets be connected, it requires all nets to be the same size and it
prevents implicit nets from being inferred. Named connections with &lt;code&gt;.name()&lt;/code&gt; can
be used to add specific exceptions. For&amp;nbsp;example:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="k"&gt;module&lt;/span&gt; &lt;span class="n"&gt;foo&lt;/span&gt; (&lt;span class="n"&gt;input&lt;/span&gt; &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="n"&gt;i_clk&lt;/span&gt;,
            &lt;span class="n"&gt;input&lt;/span&gt; &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="n"&gt;i_rst&lt;/span&gt;,
            &lt;span class="n"&gt;input&lt;/span&gt; &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="nb"&gt;in&lt;/span&gt;,
            &lt;span class="n"&gt;output&lt;/span&gt; &lt;span class="n"&gt;logic&lt;/span&gt; &lt;span class="n"&gt;out&lt;/span&gt;);
  ...
&lt;span class="n"&gt;endmodule&lt;/span&gt;

&lt;span class="n"&gt;u_module&lt;/span&gt; &lt;span class="n"&gt;foo&lt;/span&gt; (.*,
              .&lt;span class="nb"&gt;in&lt;/span&gt;(&lt;span class="nb"&gt;in&lt;/span&gt;),
              .&lt;span class="n"&gt;out&lt;/span&gt;(&lt;span class="n"&gt;out&lt;/span&gt;));
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;Avoid logic in module instantiations.&lt;/strong&gt; By instantiating a module with a set
of named signals, it is easier to inspect the port hookups and the widths of
the signals for&amp;nbsp;correctness.&lt;/p&gt;
&lt;p&gt;&lt;a name="signal-naming"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Signal&amp;nbsp;naming&lt;/h2&gt;
&lt;p&gt;A strict approach to naming should be taken to make it easier to understand and
navigate a&amp;nbsp;design:&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;To make clear their relationship to the structure of a module&lt;/strong&gt;. Prefixes and
suffices can denote, for example, whether a signal is an input or output, the
pipeline stage it corresponds to and whether it is driven by logic or directly
from a flip-flop. The exact naming convention will be tailored to a project,
but here are some&amp;nbsp;examples:&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="n"&gt;i_p0_operand&lt;/span&gt;     &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;Input&lt;/span&gt; &lt;span class="n"&gt;into&lt;/span&gt; &lt;span class="n"&gt;pipeline&lt;/span&gt; &lt;span class="n"&gt;stage&lt;/span&gt; &lt;span class="mf"&gt;0.&lt;/span&gt;
&lt;span class="n"&gt;p1_state&lt;/span&gt;         &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;A&lt;/span&gt; &lt;span class="n"&gt;current&lt;/span&gt; &lt;span class="n"&gt;state&lt;/span&gt; &lt;span class="n"&gt;of&lt;/span&gt; &lt;span class="n"&gt;a&lt;/span&gt; &lt;span class="n"&gt;state&lt;/span&gt; &lt;span class="n"&gt;machine&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="n"&gt;p1_state_ns&lt;/span&gt;      &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;The&lt;/span&gt; &lt;span class="n"&gt;next&lt;/span&gt; &lt;span class="n"&gt;state&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="n"&gt;state_clk&lt;/span&gt;        &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;A&lt;/span&gt; &lt;span class="n"&gt;clock&lt;/span&gt; &lt;span class="k"&gt;signal&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="n"&gt;m1_sum_co_unused&lt;/span&gt; &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;An&lt;/span&gt; &lt;span class="n"&gt;unused&lt;/span&gt; &lt;span class="n"&gt;carryout&lt;/span&gt; &lt;span class="n"&gt;bit&lt;/span&gt; &lt;span class="n"&gt;from&lt;/span&gt; &lt;span class="n"&gt;an&lt;/span&gt; &lt;span class="n"&gt;addition&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="n"&gt;m2_result_ff&lt;/span&gt;     &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;A&lt;/span&gt; &lt;span class="n"&gt;registered&lt;/span&gt; &lt;span class="n"&gt;result&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="n"&gt;driven&lt;/span&gt; &lt;span class="n"&gt;by&lt;/span&gt; &lt;span class="n"&gt;a&lt;/span&gt; &lt;span class="n"&gt;flip&lt;/span&gt;&lt;span class="o"&gt;-&lt;/span&gt;&lt;span class="n"&gt;flop&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;span class="n"&gt;o_x4_state&lt;/span&gt;       &lt;span class="o"&gt;//&lt;/span&gt; &lt;span class="n"&gt;An&lt;/span&gt; &lt;span class="n"&gt;output&lt;/span&gt; &lt;span class="k"&gt;signal&lt;/span&gt; &lt;span class="n"&gt;driven&lt;/span&gt; &lt;span class="n"&gt;from&lt;/span&gt; &lt;span class="n"&gt;stage&lt;/span&gt; &lt;span class="n"&gt;x4&lt;/span&gt;&lt;span class="o"&gt;.&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;&lt;strong&gt;To allow simple sorting and searching in wave viewer&lt;/strong&gt;. By using common
prefixes for related signals, sorting will place them together. Similarly,
common substrings are useful to filter a subset of signals over, for example to
select a set of registers or similar signals different in pipeline&amp;nbsp;stages.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;To be flattened sensibly by downstream tools&lt;/strong&gt;. It is typical for synthesis
to flatten the hierarchical structure of a Verilog design. Consequently
symbols names are derived from their place in the module hierarchy. A suitable
naming scheme really only requires consistency across a design. As an example,
a flip-flop clock pin might be named
&lt;code&gt;u_toplevel_u_submodule_p0_signal_q_reg_17_/CK&lt;/code&gt; corresponding to the register
&lt;code&gt;u_toplevel/u_submodule/p0_signal_q[17]&lt;/code&gt;.&lt;/p&gt;
&lt;p&gt;&lt;a name="summary"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;Summary&lt;/h2&gt;
&lt;p&gt;Verilog is a large language with features supporting different purposes. It is
used as a standard in hardware design but its specification does not define a
synthesizable subset. Although there is a general consensus on which features
can be used for synthesis, the fine details are determined by the particular
&lt;span class="caps"&gt;EDA&lt;/span&gt; tooling flow used by a design team. Verilog is consequently used in a
conservative way for specifying synthesizable designs. The rules and rationale
given in this note outline some of the important aspects of a coding style for
hardware design. There are many more details of Verilog&amp;#8217;s features that are
relevant; the references below are a good place to find out&amp;nbsp;more.&lt;/p&gt;
&lt;p&gt;&lt;a name="refs"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;References/further&amp;nbsp;reading&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;&lt;span class="caps"&gt;IEEE&lt;/span&gt; Standard for SystemVerilog (&lt;span class="caps"&gt;IEEE&lt;/span&gt; 1800-2012 and&amp;nbsp;1800-2017).&lt;/li&gt;
&lt;li&gt;&lt;a href="http://www.sutherland-hdl.com/papers.html"&gt;Sutherland &lt;span class="caps"&gt;HDL&lt;/span&gt; papers&lt;/a&gt; on Verilog, in particular:&lt;ul&gt;
&lt;li&gt;Stuart Sutherland and Don Mills, Standard gotchas subtleties in the
  Verilog and SystemVerilog standards that every engineer should know. &lt;span class="caps"&gt;SNUG&lt;/span&gt; 2006.
  (&lt;a href="http://www.sutherland-hdl.com/papers/2006-SNUG-Boston_standard_gotchas_paper.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;Stuart Sutherland, A Proposal for a Standard Synthesizable SystemVerilog Subset. DVCon 2006.
  (&lt;a href="http://www.sutherland-hdl.com/papers/2006-DVCon_SystemVerilog_synthesis_subset_paper.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;)&lt;/li&gt;
&lt;li&gt;Stuart Sutherland and Don Mills, Synthesizing SystemVerilog: Busting the
  myth that SystemVerilog is only for verification, &lt;span class="caps"&gt;SNUG&lt;/span&gt; 2013.
  (&lt;a href="http://www.sutherland-hdl.com/papers/2013-SNUG-SV_Synthesizable-SystemVerilog_paper.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;).&lt;/li&gt;
&lt;li&gt;Stuart Sutherland and Don Mills, Can my synthesis compiler do that? What &lt;span class="caps"&gt;ASIC&lt;/span&gt;
  and &lt;span class="caps"&gt;FPGA&lt;/span&gt; synthesis compilers support in the SystemVerilog-2012 standard, DVCon 2014
  (&lt;a href="http://www.sutherland-hdl.com/papers/2014-DVCon_ASIC-FPGA_SV_Synthesis_paper.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;).&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;SystemVerilog&amp;#8217;s priority &lt;span class="amp"&gt;&amp;amp;&lt;/span&gt; unique - A Solution to Verilog&amp;#8217;s &amp;#8220;full_case&amp;#8221; &lt;span class="amp"&gt;&amp;amp;&lt;/span&gt; &amp;#8220;parallel_case&amp;#8221; Evil Twins!,
  Clifford E. Cummings, &lt;span class="caps"&gt;SNUG&lt;/span&gt; 2005
  (&lt;a href="http://www.sunburst-design.com/papers/CummingsSNUG2005Israel_SystemVerilog_UniquePriority.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;).&lt;/li&gt;
&lt;li&gt;Verilog &lt;span class="caps"&gt;HDL&lt;/span&gt; Coding, Semiconductor Reuse Standard, Freescale Semiconductor
  (&lt;a href="https://people.ece.cornell.edu/land/courses/ece5760/Verilog/FreescaleVerilog.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;).&lt;/li&gt;
&lt;li&gt;Complex Digital Systems, Synthesis, &lt;span class="caps"&gt;MIT&lt;/span&gt; &lt;span class="caps"&gt;OCW&lt;/span&gt;, 2005 (presentation slides,
  (&lt;a href="https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/lecture-notes/l05_synthesis.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;).&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="computing"></category><category term="microelectronics"></category><category term="Verilog"></category></entry><entry><title>Notes on testing random number generators</title><link href="http://jameswhanlon.com/notes-on-testing-random-number-generators.html" rel="alternate"></link><published>2017-04-05T00:00:00+02:00</published><updated>2017-04-05T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2017-04-05:/notes-on-testing-random-number-generators.html</id><summary type="html">&lt;p&gt;Recently I have been doing some work testing the quality of &lt;a href="https://en.wikipedia.org/wiki/Random_number_generator"&gt;random
number generators&lt;/a&gt;
(RNGs), so I thought I would record things that should be useful as a
reference. I won&amp;#8217;t provide too much background here since there are many good
existing references to the theory and practice of …&lt;/p&gt;</summary><content type="html">&lt;p&gt;Recently I have been doing some work testing the quality of &lt;a href="https://en.wikipedia.org/wiki/Random_number_generator"&gt;random
number generators&lt;/a&gt;
(RNGs), so I thought I would record things that should be useful as a
reference. I won&amp;#8217;t provide too much background here since there are many good
existing references to the theory and practice of RNGs, the ones of which I
have encountered I have linked&amp;nbsp;to.&lt;/p&gt;
&lt;h1&gt;Properties&lt;/h1&gt;
&lt;p&gt;More specifically, a &lt;a href="https://en.wikipedia.org/wiki/Pseudorandom_number_generator"&gt;pseudorandom number
generator&lt;/a&gt; (&lt;span class="caps"&gt;PRNG&lt;/span&gt;)
is a &lt;strong&gt;repeatable&lt;/strong&gt; process for producing numbers that have good statistical
random properties. A true &lt;span class="caps"&gt;RNG&lt;/span&gt;, in contrast, produces statistically random
numbers in a non-repeatable way, for example in electronics by using a physical
source of entropy. True RNGs have an obvious importance in cryptographic&amp;nbsp;applications.&lt;/p&gt;
&lt;p&gt;A pseudorandom sequence can be repeated by starting with a particular &lt;strong&gt;seed&lt;/strong&gt;
number.  The &lt;strong&gt;period&lt;/strong&gt; of a &lt;span class="caps"&gt;PRNG&lt;/span&gt; is the longest unique sequence of numbers
generated from any seed. The period is bounded by the size of the internal
state of a generator ($n$ bits of state can encode $2^n$ numbers), however a
generator may produce shorter repeated sequences, called &lt;strong&gt;cycles&lt;/strong&gt;.&lt;/p&gt;
&lt;p&gt;The properties of a &amp;#8216;good&amp;#8217; &lt;span class="caps"&gt;PRNG&lt;/span&gt;&amp;nbsp;are:&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;
&lt;p&gt;That the length of its period exceeds the number of values that taken from
   the generator by a program.  &lt;a href="http://xoroshiro.di.unimi.it/#remarks"&gt;As a rule of
   thumb&lt;/a&gt;, the period should be at least
   the square of the numbers&amp;nbsp;used.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;For independent uses of a generator concurrently, that the probability is low
   that any two sequences starting at different seeds&amp;nbsp;overlap.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;That successive values are uniformly distributed. In the literature this
   property is also described as
   &lt;a href="https://en.wikipedia.org/wiki/Equidistributed_sequence"&gt;equidistribution&lt;/a&gt;,
   which can be stated as the probability of finding a number in an interval of
   a sequence is proportional to the length of the&amp;nbsp;interval.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;That successive values are&amp;nbsp;uncorrelated.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;That each value can be computed&amp;nbsp;efficiently.&lt;/p&gt;
&lt;/li&gt;
&lt;/ol&gt;
&lt;p&gt;The first two properties can typically be determined analytically and it is
true that PRNGs are designed in order that they can be.  Uniformity can be
tested by sampling a large number of values and using statistical measures to
analyse the difference from the expected distribution.  The fifth
characteristic is straightforward to determine, whether the generator is
implemented in hardware or software.  Much harder to determine, however, is the
third property. If it were possible to prove whether a generator is free of
correlation, no &lt;span class="caps"&gt;PRNG&lt;/span&gt; would be considered random since by definition there
exists a well-defined relationship between successive&amp;nbsp;numbers.&lt;/p&gt;
&lt;h1&gt;Empirical&amp;nbsp;testing&lt;/h1&gt;
&lt;p&gt;Conventional approaches to testing RNGs subject them to a collection of tests,
exploring different aspects of the generator&amp;#8217;s statistics. They cannot be
exhaustive, but are shown to be effective by their performance in detecting
correlations in existing standard RNGs. This pragmatism is summed up well in
&lt;a href="http://portal.acm.org/citation.cfm?doid=1268776.1268777"&gt;this paper&lt;/a&gt; with the
comment: &amp;#8220;the different between good and bad RNGs, in a nutshell, is that the
bad ones fail very simple tests whereas the good ones fail only very
complicated tests that are hard to figure out or impractical to&amp;nbsp;run.&amp;#8221;&lt;/p&gt;
&lt;p&gt;There are two popular empirical test&amp;nbsp;suites:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="http://simul.iro.umontreal.ca/testu01/tu01.html"&gt;TestU01&lt;/a&gt;, a comprehensive C
  library, containing example PRNGs, utilities and a collection of statistical
  tests drawn from the academic literature of RNGs. The statistical tests can
  be run individually, or as part of test batteries, which have various run
  times and levels of&amp;nbsp;stringency.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="http://pracrand.sourceforge.net/"&gt;PractRand&lt;/a&gt;, which provides similar
  functionality to TestU01 but implemented in C++, with more modern features
  such as multithreading, flexible interfaces and support for long sequence
  lengths (over 100 terabytes). &lt;a href="http://pracrand.sourceforge.net/PractRand.txt"&gt;According to the
  author&lt;/a&gt;, it&amp;#8217;s tests are not
  drawn from the literature (presumably designed by the author instead) and are
  therefore a good complement to testing with TestU01 or similar. It also
  requires more random bits than TestU01 and therefore takes longer to&amp;nbsp;run.&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Also worth investigating are the
&lt;a href="https://www.phy.duke.edu/~rgb/General/dieharder.php"&gt;Dieharder&lt;/a&gt; test suite (an
updated version of the original
&lt;a href="https://en.wikipedia.org/wiki/Diehard_tests"&gt;Diehard&lt;/a&gt;) and the
&lt;a href="http://cristianopi.altervista.org/RaBiGeTe/"&gt;RaBiGeTe&lt;/a&gt; test suite. There is
also some interesting discussion from 2010 between the authors of PractRand and
RaBiGete &lt;a href="http://mathforum.org/kb/message.jspa?messageID=7152033"&gt;here&lt;/a&gt;.&lt;/p&gt;
&lt;h1&gt;Testing with&amp;nbsp;TestU01&lt;/h1&gt;
&lt;p&gt;TestU01 provides an interface to test external generators written in C. The
interface requires a method, &lt;code&gt;GetU01&lt;/code&gt;, to generate numbers in the unit interval
$[0, 1)$ as a &lt;code&gt;double&lt;/code&gt; and a method, &lt;code&gt;GetBits&lt;/code&gt;, to return 32 random bits as an
&lt;code&gt;unsigned int&lt;/code&gt;. Some tests will use random bits and some will use random floats.
Just one function can be provided, with the other defined by TestU01 with
the relationship&amp;nbsp;$\texttt{GetU01}=\texttt{GetBits}/2^{32}$.&lt;/p&gt;
&lt;p&gt;Converting 32 random bits to a double-precision float is lossless in that it
has be represented exactly in the 52 bits of mantissa. However, the conversion
biases the higher bits since the lowest bits will be most affected by numerical
errors. For this reason, it is considered good practice to also test the
reversed output of generator, to expose the lowest bits. To test generators
with a larger output, say 64 bits, it is important that all the bits are
exposed to the tests. One way to do this is to alternately use the high and low
bits of a 64-bit value each call to &lt;code&gt;GetBits&lt;/code&gt; or &lt;code&gt;GetU01&lt;/code&gt;. A further reason to
run the reverse of a generator is that the Crush test battery are defined to
ignore the bottom-most bit of the generator&amp;#8217;s output, and most tests also
ignore the second bit (see the &lt;a href="http://simul.iro.umontreal.ca/testu01/guideshorttestu01.pdf"&gt;TestU01
documentation&lt;/a&gt;).&lt;/p&gt;
&lt;p&gt;In his testing of the &lt;code&gt;xorshift&lt;/code&gt; family of generators, &lt;a href="http://vigna.di.unimi.it/"&gt;Sebastiano
Vigna&lt;/a&gt; takes the following approach to measuring
quality with TestU01: for a particular generator, run it with 100 different
seeds, which are spaced at regular intervals in the state space, i.e.  for a
generator with $n$ bits of state, choose seeds at $1 + i\lfloor 2^n/100\rfloor$
for $0 \leq i &amp;lt; 100$. The quality of a generator is then measured by the total
number of failures over all seeds, with fewer failures meaning higher
quality. If a generator has 100 or more failures, the failure is called
&lt;em&gt;systematic&lt;/em&gt; and the generator is disregarded. Quality is measured with the
BigCrush battery, but since it takes many hours to run (using approximately
$2^{38}$ random values in 106 tests), potential generators can be assessed by
running the smaller test batteries SmallCrush (10 tests) and Crush (96 tests),
continuing based on the number of&amp;nbsp;failures.&lt;/p&gt;
&lt;p&gt;Through my own experiments, I found that the reverse of a generator won&amp;#8217;t
always catch weak lower bits.  &lt;code&gt;xoroshiro128+&lt;/code&gt; is currently the &lt;a href="http://xoroshiro.di.unimi.it/#shootout"&gt;highest
quality and fastest known generator&lt;/a&gt;,
as measured by the above process, with 31 failures and 27 failures when
reversed, but it has a known weak bit 0 that follows a &lt;a href="https://en.wikipedia.org/wiki/Linearity#Boolean_functions"&gt;linear
recurrence&lt;/a&gt; that is
not detected by BigCrush, even when reversed.  However, the weak bit is
detectable with the matrix rank test with parameters $N=1$, $n=80$, $r=15$,
$s=15$, $L=k=5000$, or more simply by swapping the high and low 16-bit portions
of each 32-bit word to move the bottom bit into the middle. I didn&amp;#8217;t discover
anything new about &lt;code&gt;xoroshiro128+&lt;/code&gt; here, but what this does highlight is that
comprehensive test sets like TestU01 are by no means exhaustive, and it
therefore worth testing some of their assumptions, particularly in this case if
you are interested in the quality of bit&amp;nbsp;0.&lt;/p&gt;
&lt;p&gt;Incidentally, TestU01 includes a battery of nine tests called Alphabit, which
is allows specific bits or ranges of bits from a generator to be tested. It was
not stringent enough however to detect the correlation of &lt;code&gt;xoroshirt128+&lt;/code&gt;&lt;span class="quo"&gt;&amp;#8216;&lt;/span&gt;s bit&amp;nbsp;0.&lt;/p&gt;
&lt;h1&gt;An&amp;nbsp;example&lt;/h1&gt;
&lt;p&gt;I&amp;#8217;ve put together a simple example, &lt;a href="https://github.com/jameshanlon/prng-testing"&gt;available on
Github&lt;/a&gt;, of using TestU01 to
assess the quality of a &lt;span class="caps"&gt;PRNG&lt;/span&gt;, which replicates Vigna&amp;#8217;s testing of
&lt;code&gt;xoroshiro128+&lt;/code&gt;.  The code includes a C program to test &lt;code&gt;xoroshiro128+&lt;/code&gt; with
the Crush batteries and Python scripts to run the test over different seeds and
to summarise the output of&amp;nbsp;TestU01.&lt;/p&gt;
&lt;h1&gt;Further reading and&amp;nbsp;links&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="http://xoroshiro.di.unimi.it/"&gt;The &lt;span class="caps"&gt;PRNG&lt;/span&gt; shootout&lt;/a&gt;.&lt;/li&gt;
&lt;li&gt;Sebastiano Vigna. An experimental exploration of Marsaglia&amp;#8217;s xorshift
  generators, scrambled. &lt;span class="caps"&gt;ACM&lt;/span&gt; Trans. Math. Software, 42(4),&amp;nbsp;2016.&lt;/li&gt;
&lt;li&gt;For a comprehensive general introduction to PRNGs and testing them, see &amp;#8216;The
  art of computer systems performance analysis&amp;#8217; by Raj Jain (1991) Chapters 26
  and&amp;nbsp;27.&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="computing"></category><category term="PRNGs"></category></entry><entry><title>A convolutional neural network from scratch</title><link href="http://jameswhanlon.com/a-convolutional-neural-network-from-scratch.html" rel="alternate"></link><published>2017-02-10T00:00:00+01:00</published><updated>2017-02-10T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2017-02-10:/a-convolutional-neural-network-from-scratch.html</id><summary type="html">&lt;p&gt;The online book &amp;#8216;&lt;a href="http://neuralnetworksanddeeplearning.com"&gt;Neural Networks and Deep
Learning&lt;/a&gt;&amp;#8216; by Michael Nielsen is an
excellent introduction to neural networks and the world of deep learning.  As
the book works through the theory, it makes it concrete by explaining how the
concepts are implemented using Python. The complete Python programs are
&lt;a href="https://github.com/mnielsen/neural-networks-and-deep-learning"&gt;available …&lt;/a&gt;&lt;/p&gt;</summary><content type="html">&lt;p&gt;The online book &amp;#8216;&lt;a href="http://neuralnetworksanddeeplearning.com"&gt;Neural Networks and Deep
Learning&lt;/a&gt;&amp;#8216; by Michael Nielsen is an
excellent introduction to neural networks and the world of deep learning.  As
the book works through the theory, it makes it concrete by explaining how the
concepts are implemented using Python. The complete Python programs are
&lt;a href="https://github.com/mnielsen/neural-networks-and-deep-learning"&gt;available on
Github&lt;/a&gt; for
further inspection and&amp;nbsp;experimentation.&lt;/p&gt;
&lt;p&gt;I decided to write my own implementations of the examples however. Partly to
develop a better understanding but also because I felt that the matrix-based
presentation of the mathematics and use of NumPy operations in the examples
obscured some of the intuition around neurons and their connections, and
because the later examples of convolutional layers are implemented using
&lt;a href="deeplearning.net/software/theano/"&gt;Theano&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;So, in the hope that it might be interesting as a simple and self-contained
example of a convolutional neural network where nothing is hidden, I&amp;#8217;ve put he
source code for my implementation (written in C++) on
&lt;a href="https://github.com/jameshanlon/convolutional-neural-network"&gt;GitHub&lt;/a&gt;. For
reference I&amp;#8217;ve also written up below the various equations for the
fully-connected and convolutional layers in element-wise notation. I should
thank two particularly useful blog posts by &lt;a href="http://andrew.gibiansky.com/blog/machine-learning/convolutional-neural-networks/"&gt;Andrew
Gibiansky&lt;/a&gt;
and &lt;a href="https://grzegorzgwardys.wordpress.com/2016/04/22/8/"&gt;Grzegorz Gwardys&lt;/a&gt;
which helped me to derive the convolutional equations for back&amp;nbsp;propagation.&lt;/p&gt;
&lt;h1&gt;The source&amp;nbsp;code&lt;/h1&gt;
&lt;p&gt;The &lt;a href="https://github.com/jameshanlon/convolutional-neural-network"&gt;repository&lt;/a&gt;
contains several example programs with different network
configurations. They are instantiated from a generic header &lt;code&gt;Network.hpp&lt;/code&gt;,
which contains classes for fully-connected, softmax, convolutional and
max-pooling layer types, and a network class that performs the stochastic
gradient descent, minibatching and training over multiple epochs with
randomly-shuffled training data. The header also contains definitions for
quadratic and cross-entropy cost functions, and sigmoid and rectified-linear
activation functions, which are specified as template parameters to the
network. The code is written primarily primarily to be clear and
understandable, as such there will be many opportunities for optimisations and
other improvements (please let me know if you have any&amp;nbsp;suggestions).&lt;/p&gt;
&lt;p&gt;For instructions on how to build and run the examples, see the &lt;code&gt;README.md&lt;/code&gt;
file. Note that Boost is required for &lt;code&gt;multi_array&lt;/code&gt; and Threading Building
Blocks to parallelise the training over minibatches and accuracy evaluation by
performing inferences in parallel, up to the minibatch size.  It should be
straightforward to build other network configurations or to modify the
implementations or to experiment with new&amp;nbsp;features.&lt;/p&gt;
&lt;p&gt;Included in the &lt;code&gt;extra&lt;/code&gt; folder, are implementations of the example programs
in &lt;a href="https://www.tensorflow.org/"&gt;TensorFlow&lt;/a&gt;, adapted from the &lt;a href="https://www.tensorflow.org/tutorials/mnist/pros/"&gt;&lt;span class="caps"&gt;MNIST&lt;/span&gt;
tutorial&lt;/a&gt;. I found these
useful as a point of comparison to validate the behaviour of the&amp;nbsp;networks.&lt;/p&gt;
&lt;h1&gt;Equations&lt;/h1&gt;
&lt;p&gt;The following notation roughly follows the notation in the Neural Networks and
Deep Learning&amp;nbsp;book:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;$l$ is an index of a&amp;nbsp;layer;&lt;/li&gt;
&lt;li&gt;$w$ is a&amp;nbsp;weight;&lt;/li&gt;
&lt;li&gt;$z$ is a weighted&amp;nbsp;input;&lt;/li&gt;
&lt;li&gt;$a$ is an&amp;nbsp;activation;&lt;/li&gt;
&lt;li&gt;$y$ is a&amp;nbsp;label;&lt;/li&gt;
&lt;li&gt;$\delta$ is an&amp;nbsp;error;&lt;/li&gt;
&lt;li&gt;$\sigma$ is the activation function, $\sigma&amp;#8217;$ is the derivative of&amp;nbsp;it;&lt;/li&gt;
&lt;li&gt;$C$ is the cost&amp;nbsp;function.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;For a fully-connected&amp;nbsp;layer&lt;/h2&gt;
&lt;p&gt;In the forward pass, each neuron takes a weighted sum of its inputs, adds the bias
and uses the result as the input to the activation function:
$$z_i^l = \sum_j w_{j,i}^{l-1} a_j^{l-1} + b^l$$
$$a_i^l =&amp;nbsp;\sigma(z_i^l)$$&lt;/p&gt;
&lt;p&gt;The error of a neuron $i$ in the output layer is given by
$\delta_i = (a_i -y_i)\sigma&amp;#8217;(z_i)$
for the sigmoid activation function and by
$\delta_i = a_i - y_i$
for the cross-entropy activation&amp;nbsp;function.&lt;/p&gt;
&lt;p&gt;In the backwards pass, errors are propagated to a neuron from neurons that are
connected as outputs.  The weighted sum of the output neuron&amp;#8217;s errors and
connection weight is calculated and this value is then multiplied by the
derivative of the activation function:
$$\delta_i^l = \sum_j w_{j,i}^{l+1} \delta_j^{l+1}&amp;nbsp;\sigma&amp;#8217;(z_i^l)$$&lt;/p&gt;
&lt;p&gt;The delta for a weight is calculated from the error held by a neuron and the
activation from the neuron connected by the input:
$$\frac{\partial C}{\partial w_i^l} =&amp;nbsp;a_i^{l-1}\delta_i^l$$&lt;/p&gt;
&lt;p&gt;The delta for the bias is equal to the error held by a neuron:
$$\frac{\partial C}{\partial b_i^l} =&amp;nbsp;\delta_i^l$$&lt;/p&gt;
&lt;h2&gt;For a convolutional&amp;nbsp;layer&lt;/h2&gt;
&lt;p&gt;Assuming a two-dimensional input of size $N\times N$ and convolutional mask of
size $m\times&amp;nbsp;m$.&lt;/p&gt;
&lt;p&gt;In the forward pass, each neuron convolves the weights with its receptive field:
$$z_{x,y}^l = \sum_{a=0}^{m-1}\sum_{b=0}^{m-1} w_{a,b}^{l-1}a_{x+a,y+b}^{l-1} + b^l$$
$$a_{x,y}^l =&amp;nbsp;\sigma(z_{x,y}^l)$$&lt;/p&gt;
&lt;p&gt;In the backwards pass, errors are propagated to a neuron from the neurons
connected as outputs in the next layer:
$$\delta_{x,y}^l = \sum_{a=0}^{m-1}\sum_{b=0}^{m-1} w_{a,b}^{l+1}\delta_{x-a,y-b}^{l+1}\sigma&amp;#8217;(z_{x,y}^l)$$
One way to simplify this is to &lt;a href="https://grzegorzgwardys.wordpress.com/2016/04/22/8/"&gt;think of the convolutional layer as one
dimensional&lt;/a&gt; (as with a
fully-connected layer), where each neuron has only $m\times m$ inputs connections.
Then, back propagation operates in the same way as it does with fully-connected
layers. You can in fact use this approach to derive the above&amp;nbsp;equation.&lt;/p&gt;
&lt;p&gt;The delta of a weight is calculated from the activations in the previous layer
that influence that weight and the errors held by the neurons that use it:
$$\frac{\partial C}{\partial w_{a,b}^l} = \sum_{i=0}^{N-m}\sum_{j=0}^{N-m} a_{i+a,&amp;nbsp;j+b}^{l-1}\delta_{i,j}^l$$&lt;/p&gt;
&lt;p&gt;The delta of a bias is calculated from the errors held by the neurons that
use it:
$$\frac{\partial C}{\partial b^l} = \sum_{i=0}^{N-m}\sum_{j=0}^{N-m}&amp;nbsp;\delta_{i,j}^l$$&lt;/p&gt;
&lt;p&gt;With three-dimensional inputs, convolutional layers convolve a
three-dimensional mask into the depth of the input. Convolutional layers can
themselves produce three-dimensional outputs by stacking up separate
convolutional processes in the same layer (called feature maps or channels),
each contributing one element in the depth of the output. In this case, the
backpropagation of the error must sum over the feature maps to get the
contributions of each expression that contribute to the error. The weight and
bias updates must sum errors over the input volume they are applied&amp;nbsp;to.&lt;/p&gt;
&lt;h1&gt;Further&amp;nbsp;reading&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="http://deeplearning.net/tutorial/lenet.html"&gt;Convolutional neural networks&amp;nbsp;tutorial&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://cs231n.github.io/"&gt;CS231n Convolutional Neural Networks for Visual&amp;nbsp;Recognition&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="http://russellsstewart.com/notes/0.html"&gt;Introduction to debugging neural&amp;nbsp;networks&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="machine-intelligence"></category></entry><entry><title>Reducing memory use in deep neural networks</title><link href="http://jameswhanlon.com/reducing-memory-use-in-deep-neural-networks.html" rel="alternate"></link><published>2017-02-05T00:00:00+01:00</published><updated>2017-02-05T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2017-02-05:/reducing-memory-use-in-deep-neural-networks.html</id><summary type="html">&lt;p&gt;The memory requirements for modern deep neural networks can be significant,
however memory on-chip is expensive relative to computational resources such as
integer and floating-point units, and access to external &lt;span class="caps"&gt;DRAM&lt;/span&gt; memory is orders
of magnitude slower. This article surveys some recent results that demonstrate
the economy of reducing memory …&lt;/p&gt;</summary><content type="html">&lt;p&gt;The memory requirements for modern deep neural networks can be significant,
however memory on-chip is expensive relative to computational resources such as
integer and floating-point units, and access to external &lt;span class="caps"&gt;DRAM&lt;/span&gt; memory is orders
of magnitude slower. This article surveys some recent results that demonstrate
the economy of reducing memory use by reuse and&amp;nbsp;re-computation.&lt;/p&gt;
&lt;p&gt;Memory in neural networks is required to store input data, weight parameters,
and activations as an input propagates through the network. In training,
activations from an forward pass must be retained until they can be used to
calculate the error gradients in the backwards pass. A 50-layer ResNet network,
for example, has 25 million weight parameters and computes 16 million
activations in the forward pass. With a batch of 32, this data alone occupies 5
&lt;span class="caps"&gt;GB&lt;/span&gt;; additional memory is required to store the program&amp;#8217;s instructions, input
data and temporary values, the last of which is multiplied by the level
of parallelism in the execution. Measuring the memory use of ResNet-50 training
on a Maxwell-generation Nvidia TitanX &lt;span class="caps"&gt;GPU&lt;/span&gt; shows that it uses up to 7.5 &lt;span class="caps"&gt;GB&lt;/span&gt; of
the 12 &lt;span class="caps"&gt;GB&lt;/span&gt;&amp;nbsp;available.&lt;/p&gt;
&lt;p&gt;Reducing memory use is beneficial for neural networks for several reasons.
First, it enables deeper networks to be trained, which have been shown to
deliver superior performance for specific tasks and generalisation to new
tasks. Second, it allows larger batch sizes to be used, which improves
throughput and parallelisation. And third, and perhaps most importantly, it
allows data to remain closer to where it is being operated on, reducing the
effects of longer latency and lower bandwidth of larger-capacity off-chip
memory, and consequently improving performance. To illustrate the challenge of
last point with modern &lt;span class="caps"&gt;GPU&lt;/span&gt; architectures, it has been observed that &lt;a href="http://jmlr.org/proceedings/papers/v48/diamos16.pdf"&gt;the
Maxwell TitanX &lt;span class="caps"&gt;GPU&lt;/span&gt; processor cores have only 1 &lt;span class="caps"&gt;KB&lt;/span&gt; of memory that can be read
fast enough to saturate the floating-point
datapath&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;Two techniques to reduce memory use draw on the dataflow analysis that has been
developed over decades of work with compilers for sequential programming
languages. First, &lt;a href="http://mxnet.io/architecture/note_memory.html#in-place-operations"&gt;operations such as activation functions can be performed in
place when the input data can be overwritten directly by the output, so the
memory is
reused&lt;/a&gt;.
Second, memory can be reused by &lt;a href="http://mxnet.io/architecture/note_memory.html#standard-memory-sharing"&gt;analysing the data dependencies between
operations in a network and allocating the same memory to operations that do
not use it
concurrently&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;The second approach is particularly effective when the entire neural network
can be analysed at compile time to create a fixed allocation of memory since
the runtime overheads of memory management reduce to almost zero. The
combination of these techniques have been shown &lt;a href="https://arxiv.org/pdf/1604.06174v2.pdf"&gt;to reduce memory in neural
networks by a factor of two to three&lt;/a&gt;.
These optimisation techniques are analogous to the dataflow in a sequential
program graph to allow the reuse of registers and stack memory, with their
relatively higher efficiency compared to dynamic memory allocation&amp;nbsp;routines.&lt;/p&gt;
&lt;p&gt;Another approach is to trade reduced memory for an increase in computation.
When the computational resources are underused, as they typically are in GPUs,
an increase in computation won’t necessarily increase runtime, and if it does,
can produce relatively higher savings of memory compared to the additional
computation. A simple technique in this vein is to discard values that are
relatively cheap to compute, such as activation functions, and re-compute them
when necessary. More substantial reductions can be achieved by discarding
retained activations in sets of consecutive layers of a network and re-computing
them when they are required during the backwards pass, from the closest set of
remaining activations. Recomputing activations over sets of layers has been
demonstrated by the &lt;a href="https://mxnet.io"&gt;MXNet team&lt;/a&gt; to deliver a factor-of-four
memory reduction for a ResNet-50 network, but more importantly, results in
memory use that scales sub-linearly with respect to the number of layers. The
team also demonstrated &lt;a href="https://arxiv.org/pdf/1604.06174v2.pdf"&gt;training of a 1000-layer ResNet in under 12 &lt;span class="caps"&gt;GB&lt;/span&gt; on the
same Maxwell TitanX &lt;span class="caps"&gt;GPU&lt;/span&gt;&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;A similar memory-reuse approach has been developed by researchers ar &lt;a href="https://deepmind.com/"&gt;Google
DeepMind&lt;/a&gt; with recurrent neural networks (RNNs). RNNs
are a special type of &lt;span class="caps"&gt;DNN&lt;/span&gt; that allows cycles in their structure to encode
behaviour over sequences of inputs.  For RNNs, &lt;a href="https://arxiv.org/pdf/1606.03401v1.pdf"&gt;re-computation has been shown
to reduce memory by a factor of 20 for sequences of length 1000 with only a 30%
performance overhead&lt;/a&gt;. The Baidu &lt;a href="http://research.baidu.com/"&gt;Deep
Speech team&lt;/a&gt; recently showed how they applied
various memory-saving techniques obtain a factor of 16 reduction in memory for
activations, enabling them to &lt;a href="http://jmlr.org/proceedings/papers/v48/diamos16.pdf"&gt;train networks with 100 layers on a Maxwell
TitanX, when previously they could only train
9&lt;/a&gt;.&lt;/p&gt;
&lt;p&gt;Relative to memory, compute resources are cheap. The state-of-the-art results
surveyed show efficient use of memory through reuse and trading increased
computation for reduced memory use can deliver dramatic improvements in the
performance of neural networks. However, these results are for a processor with
very limited on-chip memory, just a few megabytes, and just &lt;span class="caps"&gt;1KB&lt;/span&gt; of fast memory
per core. A processor with a better balance between memory and compute,
allowing more of a neural network to be stored on-chip, may facilitate much
more dramatic&amp;nbsp;improvements.&lt;/p&gt;
&lt;p&gt;[An adapted version of this article first appeared on the &lt;a href="https://www.graphcore.ai/blog/why-is-so-much-memory-needed-for-deep-neural-networks"&gt;Graphcore
blog&lt;/a&gt;
and there was some discussion of it on &lt;a href="https://news.ycombinator.com/item?id=13928523"&gt;Hacker
News&lt;/a&gt;]&lt;/p&gt;</content><category term="notes"></category><category term="computing"></category><category term="machine-intelligence"></category></entry><entry><title>Machine learning challenges for computer architecture</title><link href="http://jameswhanlon.com/machine-learning-challenges-for-computer-architecture.html" rel="alternate"></link><published>2016-11-04T00:00:00+01:00</published><updated>2016-11-04T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2016-11-04:/machine-learning-challenges-for-computer-architecture.html</id><summary type="html">&lt;p&gt;Neural networks have become a hot topic in computing and their development is
progressing rapidly. They have a long history with some of the first designs
proposed in the 1940s.  But despite being an active area of research since
then, it has not been until the last five to ten …&lt;/p&gt;</summary><content type="html">&lt;p&gt;Neural networks have become a hot topic in computing and their development is
progressing rapidly. They have a long history with some of the first designs
proposed in the 1940s.  But despite being an active area of research since
then, it has not been until the last five to ten years that the field has
started to deliver state-of-the-art results, with deep neural network-based
algorithms displacing conventional machine-learning and programmed ones in many&amp;nbsp;areas.&lt;/p&gt;
&lt;p&gt;The recent developments in neural networks, since around 2010,  has coincided
with the availability of commodity high-performance GPUs. These devices provide
enough memory and compute that networks can be trained with large datasets, in
the order of hours or days, to perform classification tasks for practical and
interesting problems such as image and speech recognition. Although GPUs have
established themselves as the standard way to accelerate neural networks, they
have done this by transitioning relatively quickly from applications in
traditional &lt;span class="caps"&gt;HPC&lt;/span&gt;, but they are already evolving to meet the needs of machine
learning. In this article I want to discuss some of the challenges that neural
networks and their development present to GPUs, and indeed more generally to
the status quo of computer&amp;nbsp;architecture.&lt;/p&gt;
&lt;h2&gt;Compute and&amp;nbsp;memory&lt;/h2&gt;
&lt;p&gt;The fundamental operations of a neural network are floating-point
multiplications and additions. These are used to combine input data with the
parameters of the network that control the influence of connections between
neurons.  Modern networks require considerable resources to store millions of
parameters and perform billions of operations per&amp;nbsp;input.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://en.wikipedia.org/wiki/Artificial_neuron"&gt;Neurons&lt;/a&gt; in &lt;a href="http://neuralnetworksanddeeplearning.com/chap1.html#the_architecture_of_neural_networks"&gt;fully-connected layers&lt;/a&gt; take
weighted sums of their inputs (a multiplication and an accumulation, &lt;span class="caps"&gt;MAC&lt;/span&gt;, for
each input) from every neuron in the previous layer. The number of MACs grows
with the square of the layer size, and the number of layers, so even with
modest numbers of layers and neurons per layer, the number of MACs can be
large. In the &lt;a href="https://papers.nips.cc/paper/4824-imagenet-classification-with-deep-convolutional-neural-networks.pdf"&gt;AlexNet network&lt;/a&gt;, the last three layers are
fully connected with 4,096, 4,096 and 1,000 neurons respectively, requiring
58.6 million parameters and, for the &lt;a href="http://neuralnetworksanddeeplearning.com/chap2.html"&gt;forward pass&lt;/a&gt; to classify
a single input image with a trained network, the same number of&amp;nbsp;MACs.&lt;/p&gt;
&lt;p&gt;The use of &lt;a href="http://deeplearning.net/tutorial/lenet.html"&gt;convolutional layers&lt;/a&gt; reduces the number of
parameters by sharing a small sets between the neurons. The five
convolutional layers preceding the fully-connected layers in AlexNet contain
just 2.5 million neurons, but require 655.6 million MACs per input. AlexNet was
state of the art in 2009 and networks since then have developed with many more
convolutional layers and a smaller fully connected component, resulting in
relatively slow growth in the number of parameters but significant increases in
the number of MACs. A variant of the &lt;a href="https://arxiv.org/abs/1409.1556"&gt;&lt;span class="caps"&gt;VGG&lt;/span&gt; network&lt;/a&gt;
(2014) with 19 layers (three fully connected) has 143.6 million parameters and
requires a total of 19.6 million MACs in the forward pass. A variant of the
&lt;a href="https://arxiv.org/abs/1512.03385"&gt;ResNet network&lt;/a&gt; (2015) with 50 layers (one fully connected) has
25.5 million parameters and 3.8 billion MACs for the forward pass. More &lt;a href="https://arxiv.org/abs/1603.09382"&gt;recent
work&lt;/a&gt; has demonstrated benefits of networks with more than
1,000&amp;nbsp;layers.&lt;/p&gt;
&lt;p&gt;When a network is being trained, more compute is required by an additional
backwards pass and and memory requirements increase since intermediate values
for each parameter must be maintained from the forward&amp;nbsp;pass.&lt;/p&gt;
&lt;p&gt;The challenge for computer architecture here is to deliver the huge number of
MACs required for training and inference, whilst minimising the movement of
data between fast local memory and slower main memory, or via a communication
link.  This will of course require corresponding developments in the
implementation of neural networks. A &lt;a href="http://jmlr.org/proceedings/papers/v48/diamos16.pdf"&gt;recent result&lt;/a&gt;
demonstrated that when data is kept on chip, much better use of &lt;span class="caps"&gt;GPU&lt;/span&gt; compute
resource can be made to achieve an order of magnitude improvement in the depth
of network that could be trained. Another has &lt;a href="https://arxiv.org/pdf/1604.06174v2.pdf"&gt;demonstrated&lt;/a&gt;
that compute can be traded for a logarithmic reduction of memory in the number
of&amp;nbsp;layers.&lt;/p&gt;
&lt;h2&gt;Precision&lt;/h2&gt;
&lt;p&gt;Reducing the precision of arithmetic reduces the cost of memory and compute
since lower-precision floating-point numbers require less bits of storage and
require smaller more power-efficient structures in silicon to implement
arithmetic operations. Recent research has demonstrated that representations
between 8 and 16 bits can deliver &lt;a href="https://arxiv.org/abs/1412.7024"&gt;similar results&lt;/a&gt; to
32-bit precision for inference and training. This has already has an impact on
architecture: Google has claimed a &lt;a href="http://www.tomshardware.com/news/google-tensor-processing-unit-machine-learning,31834.html"&gt;10x increase in efficiency&lt;/a&gt; with
it&amp;#8217;s Tensor Processing Unit (&lt;span class="caps"&gt;TPU&lt;/span&gt;) using &lt;a href="https://petewarden.com/2016/05/03/how-to-quantize-neural-networks-with-tensorflow/"&gt;8-bit precision&lt;/a&gt;, and
Nvidia&amp;#8217;s new Pascal architecture supports &lt;a href="https://blogs.nvidia.com/blog/2015/03/17/pascal/"&gt;16-bit floating-point
arithmetic&lt;/a&gt; at twice the rate of single precision, and &lt;a href="https://www.hpcwire.com/2016/09/12/nvidia-aims-gpus-deep-learning-inferencing/"&gt;8-bit
integer arithmetic&lt;/a&gt; at four times the rate. Intel have also
&lt;a href="http://www.anandtech.com/show/10575/intel-announces-knights-mill-a-xeon-phi-for-deep-learning"&gt;recently announced&lt;/a&gt; a variant of their Xeon Phi processor,
code named Knights Mill, that will be optimised for deep learning with variable
precision floating-point&amp;nbsp;arithmetic.&lt;/p&gt;
&lt;h2&gt;Structure&lt;/h2&gt;
&lt;p&gt;There is no single structure for data movement in deep neural networks. The
simplest networks have connections between adjacent layers, which are evaluated
in sequence, but many &lt;a href="https://culurciello.github.io/tech/2016/06/04/nets.html"&gt;more complex structures have been
proposed&lt;/a&gt;. For example, &lt;a href="https://arxiv.org/abs/1512.03385"&gt;residual connections&lt;/a&gt;
provide a pathway between non-adjacent layers, &lt;a href="https://arxiv.org/pdf/1605.07648v1.pdf"&gt;fractal
architectures&lt;/a&gt; have self-similar structures at different
scales and entire neural networks can be &lt;a href="https://arxiv.org/abs/1312.4400"&gt;used as basic building
blocks&lt;/a&gt;. There can also by dynamism in the structure;
&lt;a href="https://www.cs.toronto.edu/~hinton/absps/JMLRdropout.pdf"&gt;dropout&lt;/a&gt; prevents overfitting by randomly removing connections
during training to &amp;#8216;thin&amp;#8217; the network, and networks with &lt;a href="https://arxiv.org/abs/1603.09382v1"&gt;stochastic
depth&lt;/a&gt; randomly exclude subsets of layers during training
to make deep networks more&amp;nbsp;shallow.&lt;/p&gt;
&lt;p&gt;These neural-network structures contrast with traditional &lt;span class="caps"&gt;HPC&lt;/span&gt;-style programs,
which have long been the focus of parallel computing research and development
and are characterised by a &lt;a href="http://view.eecs.berkeley.edu/wiki/Dwarfs"&gt;single structure and algorithm&lt;/a&gt;. The
challenge here is for computing hardware and the programming models targeting
it to support complex, highly-connected and potentially dynamic communication&amp;nbsp;structures.&lt;/p&gt;
&lt;h2&gt;Programming&lt;/h2&gt;
&lt;p&gt;There are &lt;a href="https://github.com/josephmisiti/awesome-machine-learning"&gt;many languages, frameworks and libraries&lt;/a&gt;
available for creating deep-learning applications and they are having to
evolve quickly though to keep up with the pace of research. This is a strong
indication that the means by which we program neural networks need to be
general enough to facilitate experimentation but also deliver reasonable
performance so that it is practical to explore different designs and
hyper&amp;nbsp;parameters.&lt;/p&gt;
&lt;p&gt;However, there is a gulf between the high-level representations of neural
networks used by researchers and their actual implementation on hardware.  For
example, Google&amp;#8217;s &lt;a href="https://www.tensorflow.org/"&gt;TensorFlow&lt;/a&gt; programming framework is written in
C++ and interfaces with GPUs via an abstraction layer that calls &lt;span class="caps"&gt;CUDA&lt;/span&gt; library
routines. On top of this, Google have released a high-level Python wrapper for
TensorFlow, called &lt;a href="https://research.googleblog.com/2016/08/tf-slim-high-level-library-to-define.html"&gt;TensorFlow-Slim&lt;/a&gt;.  But despite the
abstraction and generality of the TensorFlow framework, achieving good
computational efficiency on GPUs depends on a heavily-optimised high-level deep
neural network library, such as &lt;a href="https://developer.nvidia.com/cudnn"&gt;cuDNN&lt;/a&gt; or &lt;a href="https://github.com/NervanaSystems/neon"&gt;&lt;span class="caps"&gt;NEON&lt;/span&gt;&lt;/a&gt;.
The problem for all high-level programming approaches is that the performance
of neural network designs that cannot exploit an underlying optimised library
directly will degrade significantly. Closing the gap between the methods used
to build neural networks and their mapping to a machine architecture would
deliver more performance for a wider range of&amp;nbsp;programs.&lt;/p&gt;
&lt;h2&gt;Deployment and&amp;nbsp;portability&lt;/h2&gt;
&lt;p&gt;Finally, a unique aspect of machine-learning algorithms is the separation
between the phase in which they are trained and their subsequent deployment for
inference.  Since training demands more compute and memory resources and is
typically carried out in a data-centre environment where space, power and, to
some extent, time are not constraining issues.  A trained neural network can be
deployed in more constrained environments, such as mobile or robotics, where
they may be reacting in real time, to a voice user interface or sensor input
for example, with limited memory and power. They may also continue to learn as
they are exposed to more&amp;nbsp;data.&lt;/p&gt;
&lt;p&gt;The result of training is a set of parameter values and portability to another
platform requires the weights to be loaded in an implementation of the same
neural network. The implementation may differ in the numerical precision it
uses since trained networks are known to be robust to low-precision parameter
representations, and doing so takes advantage of the associated memory,
performance and power benefits. A portable neural network might therefore need
separate implementations for training and inference, optimised for the memory
and compute constraints and to be targeted at different machine architectures.
A standardised specification of neural networks, including trained parameters,
would further improve portability between&amp;nbsp;platforms.&lt;/p&gt;
&lt;p&gt;There have been some efforts to try to measure aspects of the implementation,
deployment and performance of deep neural networks. In particular
&lt;a href="https://github.com/DeepMark/deepmark"&gt;Deepmark&lt;/a&gt;, which is based on specific networks, and
&lt;a href="https://github.com/baidu-research/DeepBench"&gt;Deepbench&lt;/a&gt;, which takes a simpler approach by just looking at
important&amp;nbsp;kernels.&lt;/p&gt;
&lt;h2&gt;In&amp;nbsp;summary&lt;/h2&gt;
&lt;p&gt;Modern deep neural networks are now state-of-the-art in many application areas
of computing but with their unique characteristics, they pose a significant
challenge to conventional computer architecture. This challenge however is also
an opportunity to build new machines and programming languages that break away
from the status quo of sequential shared-memory von Neumann&amp;nbsp;machines.&lt;/p&gt;</content><category term="notes"></category><category term="computing"></category><category term="computer-architecture"></category><category term="machine-intelligence"></category></entry><entry><title>The XMOS XMP-64</title><link href="http://jameswhanlon.com/the-xmos-xmp-64.html" rel="alternate"></link><published>2014-12-04T00:00:00+01:00</published><updated>2014-12-04T00:00:00+01:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2014-12-04:/the-xmos-xmp-64.html</id><summary type="html">&lt;p&gt;The &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 is an experimental single-board distributed-memory parallel computer
with 512 hardware threads  and is programmable with a C-like language.  It was
developed by &lt;a href="https://www.xmos.com&amp;gt;"&gt;&lt;span class="caps"&gt;XMOS&lt;/span&gt;&lt;/a&gt; in 2009 to demonstrate the
scalablility of the &lt;a href="https://en.wikipedia.org/wiki/XCore_XS1"&gt;&lt;span class="caps"&gt;XS1&lt;/span&gt; architecture&lt;/a&gt;.
Since then it has been &lt;a href="https://www.xmos.com/published/xmp-64-end-life"&gt;discontinued&lt;/a&gt;
but remains a fascinating device from the point …&lt;/p&gt;</summary><content type="html">&lt;p&gt;The &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 is an experimental single-board distributed-memory parallel computer
with 512 hardware threads  and is programmable with a C-like language.  It was
developed by &lt;a href="https://www.xmos.com&amp;gt;"&gt;&lt;span class="caps"&gt;XMOS&lt;/span&gt;&lt;/a&gt; in 2009 to demonstrate the
scalablility of the &lt;a href="https://en.wikipedia.org/wiki/XCore_XS1"&gt;&lt;span class="caps"&gt;XS1&lt;/span&gt; architecture&lt;/a&gt;.
Since then it has been &lt;a href="https://www.xmos.com/published/xmp-64-end-life"&gt;discontinued&lt;/a&gt;
but remains a fascinating device from the point of view of providing a huge amount of
parallelism that is programmable in a simple way. As such, I thought I would
record some details and images of it&amp;nbsp;here.&lt;/p&gt;
&lt;p&gt;The &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 board contains a four-by-four grid of &lt;a href="https://en.wikipedia.org/wiki/XCore_XS1-G"&gt;&lt;span class="caps"&gt;XS1&lt;/span&gt;-G4
chips&lt;/a&gt;, each with four processor
cores, and with core providing eight hardware threads. The G4 chips themselves
are connected in an order-four hypercube topology, with every G4 connected
directly to four others. The G4 has 16 links, so four links are used to connect
each direction.  The data rate of each link is 400 Mbits/second, or 1.6
Gbits/second in each edge of the hypercube. The bisection bandwidth of the
entire network is four times this again, at 6.4 Gbits/second. Each processor
core has 64 &lt;span class="caps"&gt;KB&lt;/span&gt; of &lt;span class="caps"&gt;SRAM&lt;/span&gt; memory and runs at 400 MHz. The whole &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 array
therefore provides 512 threads, 4 &lt;span class="caps"&gt;MB&lt;/span&gt; of memory and a peak performance of 25.6
&lt;span class="caps"&gt;GOPS&lt;/span&gt;. (There are more details in the performance experiment document linked&amp;nbsp;below)&lt;/p&gt;
&lt;p&gt;Since the G4 is an embedded processor, these performance numbers are not
competitive with contemporary &lt;span class="caps"&gt;CPU&lt;/span&gt; or &lt;span class="caps"&gt;GPU&lt;/span&gt; devices; it does however burn only a
few tens of watts of power, provides deterministic (completely predictable)
execution of 512 threads and provides a very simple programming&amp;nbsp;interface.&lt;/p&gt;
&lt;div class="text-center"&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/XMP-64/xmp64-1.JPG" data-lightbox="xmp64"&gt;&lt;img class="thumbnail rounded" src="thumbs/xmp64-1_320x320.JPG" alt="XMP-64 top"&gt;&lt;/a&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/XMP-64/xmp64-2.JPG" data-lightbox="xmp64"&gt;&lt;img class="thumbnail rounded" src="thumbs/xmp64-2_320x320.JPG" alt="XMP-64 bottom"&gt;&lt;/a&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/XMP-64/xmp64-3.JPG" data-lightbox="xmp64"&gt;&lt;img class="thumbnail rounded" src="thumbs/xmp64-3_320x320.JPG" alt="XMP-64 top/down"&gt;&lt;/a&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/XMP-64/xmp64-4.JPG" data-lightbox="xmp64"&gt;&lt;img class="thumbnail rounded" src="thumbs/xmp64-4_320x320.JPG" alt="XMP-64 left side"&gt;&lt;/a&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/XMP-64/xmp64-5.JPG" data-lightbox="xmp64"&gt;&lt;img class="thumbnail rounded" src="thumbs/xmp64-5_320x320.JPG" alt="XMP-64 right side"&gt;&lt;/a&gt;
&lt;a href="https://jwh.ams3.digitaloceanspaces.com/homepage/XMP-64/xmp64-6.JPG" data-lightbox="xmp64"&gt;&lt;img class="thumbnail rounded" src="thumbs/xmp64-6_320x320.JPG" alt="XMP-64 in case"&gt;&lt;/a&gt;
&lt;/div&gt;

&lt;p&gt;As you can see in the pictures, there are two Ethernet interfaces at the top of
the board, which could be used to daisy chain multiple &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 boards together.
Additionally there are 64-pin headers on either side that expose
general-purpose I/O pins connected directly to processors in the&amp;nbsp;array.&lt;/p&gt;
&lt;p&gt;Below is an example program for the &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 written in
&lt;a href="https://en.wikipedia.org/wiki/XC_(programming_language)"&gt;&lt;span class="caps"&gt;XC&lt;/span&gt;&lt;/a&gt;, a programming
language based on
&lt;a href="https://en.wikipedia.org/wiki/Occam_(programming_language)"&gt;occam&lt;/a&gt; designed to
target the features of the &lt;span class="caps"&gt;XS1&lt;/span&gt; architecture. The program uses a ring topology
of communication channels to connect one thread on each chip. As a token is
passed around, the &lt;span class="caps"&gt;LED&lt;/span&gt; connected to each G4 is switched on for a short&amp;nbsp;period.&lt;/p&gt;
&lt;div class="codehilite"&gt;&lt;pre&gt;&lt;span&gt;&lt;/span&gt;&lt;span class="err"&gt;#&lt;/span&gt;&lt;span class="nx"&gt;include&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt;&lt;span class="nx"&gt;platform&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nx"&gt;h&lt;/span&gt;&lt;span class="o"&gt;&amp;gt;&lt;/span&gt;
&lt;span class="err"&gt;#&lt;/span&gt;&lt;span class="nx"&gt;include&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt;&lt;span class="nx"&gt;xs1&lt;/span&gt;&lt;span class="p"&gt;.&lt;/span&gt;&lt;span class="nx"&gt;h&lt;/span&gt;&lt;span class="o"&gt;&amp;gt;&lt;/span&gt;

&lt;span class="err"&gt;#&lt;/span&gt;&lt;span class="nx"&gt;define&lt;/span&gt; &lt;span class="nx"&gt;NUM_CHIPS&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="mf"&gt;16&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;
&lt;span class="err"&gt;#&lt;/span&gt;&lt;span class="nx"&gt;define&lt;/span&gt; &lt;span class="nx"&gt;STEP&lt;/span&gt;      &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="mf"&gt;4&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt;

&lt;span class="nx"&gt;out&lt;/span&gt; &lt;span class="nx"&gt;port&lt;/span&gt; &lt;span class="nx"&gt;leds&lt;/span&gt;&lt;span class="p"&gt;[]&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;0&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;4&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;8&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;12&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;16&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;20&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;24&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;28&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;32&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;36&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;40&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;44&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;48&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;52&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;56&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt;
  &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="mf"&gt;60&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt;&lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;XS1_PORT_1E&lt;/span&gt;
&lt;span class="p"&gt;};&lt;/span&gt;

&lt;span class="k"&gt;void&lt;/span&gt; &lt;span class="nx"&gt;flash_led&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="kr"&gt;int&lt;/span&gt; &lt;span class="nx"&gt;id&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="nx"&gt;chanend&lt;/span&gt; &lt;span class="nx"&gt;prev&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="nx"&gt;chanend&lt;/span&gt; &lt;span class="nx"&gt;next&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="nx"&gt;out&lt;/span&gt; &lt;span class="nx"&gt;port&lt;/span&gt; &lt;span class="nx"&gt;led&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="nx"&gt;timer&lt;/span&gt; &lt;span class="nx"&gt;t&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="k"&gt;if&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="nx"&gt;id&lt;/span&gt; &lt;span class="o"&gt;==&lt;/span&gt; &lt;span class="mf"&gt;0&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
    &lt;span class="nx"&gt;next&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;:&lt;/span&gt; &lt;span class="mf"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="p"&gt;}&lt;/span&gt;
  &lt;span class="k"&gt;while&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="mf"&gt;1&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
    &lt;span class="nx"&gt;prev&lt;/span&gt; &lt;span class="o"&gt;:&amp;gt;&lt;/span&gt; &lt;span class="k"&gt;void&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="nx"&gt;led&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;:&lt;/span&gt; &lt;span class="mf"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="nx"&gt;delay_milliseconds&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="mf"&gt;100&lt;/span&gt;&lt;span class="p"&gt;);&lt;/span&gt;
    &lt;span class="nx"&gt;led&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;:&lt;/span&gt; &lt;span class="mf"&gt;0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
    &lt;span class="nx"&gt;next&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;:&lt;/span&gt; &lt;span class="mf"&gt;1&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
  &lt;span class="p"&gt;}&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt;

&lt;span class="kr"&gt;int&lt;/span&gt; &lt;span class="nx"&gt;main&lt;/span&gt;&lt;span class="p"&gt;()&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
  &lt;span class="nx"&gt;chan&lt;/span&gt; &lt;span class="nx"&gt;c&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="nx"&gt;NUM_CHIPS&lt;/span&gt;&lt;span class="p"&gt;];&lt;/span&gt;
  &lt;span class="nx"&gt;par&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
    &lt;span class="nx"&gt;par&lt;/span&gt; &lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="kr"&gt;int&lt;/span&gt; &lt;span class="nx"&gt;i&lt;/span&gt; &lt;span class="o"&gt;=&lt;/span&gt; &lt;span class="mf"&gt;0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt; &lt;span class="nx"&gt;i&lt;/span&gt; &lt;span class="o"&gt;&amp;lt;&lt;/span&gt; &lt;span class="nx"&gt;NUM_CHIPS&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt; &lt;span class="nx"&gt;i&lt;/span&gt; &lt;span class="o"&gt;+=&lt;/span&gt; &lt;span class="nx"&gt;STEP&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="p"&gt;{&lt;/span&gt;
      &lt;span class="nx"&gt;on&lt;/span&gt; &lt;span class="nx"&gt;stdcore&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="nx"&gt;i&lt;/span&gt;&lt;span class="p"&gt;]&lt;/span&gt; &lt;span class="o"&gt;:&lt;/span&gt; &lt;span class="nx"&gt;flash_led&lt;/span&gt;&lt;span class="p"&gt;(&lt;/span&gt;&lt;span class="nx"&gt;i&lt;/span&gt;&lt;span class="p"&gt;,&lt;/span&gt; &lt;span class="nx"&gt;c&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="nx"&gt;i&lt;/span&gt;&lt;span class="p"&gt;],&lt;/span&gt; &lt;span class="nx"&gt;c&lt;/span&gt;&lt;span class="p"&gt;[(&lt;/span&gt;&lt;span class="nx"&gt;i&lt;/span&gt; &lt;span class="o"&gt;+&lt;/span&gt; &lt;span class="mf"&gt;1&lt;/span&gt;&lt;span class="p"&gt;)&lt;/span&gt; &lt;span class="o"&gt;%&lt;/span&gt; &lt;span class="nx"&gt;NUM_CHIPS&lt;/span&gt;&lt;span class="p"&gt;],&lt;/span&gt; &lt;span class="nx"&gt;leds&lt;/span&gt;&lt;span class="p"&gt;[&lt;/span&gt;&lt;span class="nx"&gt;i&lt;/span&gt; &lt;span class="o"&gt;/&lt;/span&gt; &lt;span class="nx"&gt;STEP&lt;/span&gt;&lt;span class="p"&gt;]);&lt;/span&gt;
    &lt;span class="p"&gt;}&lt;/span&gt;
  &lt;span class="p"&gt;}&lt;/span&gt;
  &lt;span class="k"&gt;return&lt;/span&gt; &lt;span class="mf"&gt;0&lt;/span&gt;&lt;span class="p"&gt;;&lt;/span&gt;
&lt;span class="p"&gt;}&lt;/span&gt;
&lt;/pre&gt;&lt;/div&gt;


&lt;p&gt;As an intern at &lt;span class="caps"&gt;XMOS&lt;/span&gt; in 2009, I did some work to investigate the performance of
the &lt;span class="caps"&gt;XMP&lt;/span&gt;-64. This is written up in the document linked below. It looks at the
performance of barrier synchronisations and exchanges of various permutations
of source-destination pairs. Sadly though, to my knowledge, the &lt;span class="caps"&gt;XMP&lt;/span&gt;-64 didn&amp;#8217;t
see much further use or experimental application development. However, a
similar board was developed by the &lt;a href="https://www.cs.bris.ac.uk/home/simon/many-core/Swallow/Swallow.html"&gt;Swallow
project&lt;/a&gt;,
which used &lt;span class="caps"&gt;XS1&lt;/span&gt; chips (12 cores per board) and allowed direct expansion of the
network with multiple boards up to 480 cores. See the &lt;a href="http://arxiv.org/pdf/1504.06357.pdf"&gt;research
paper&lt;/a&gt; (ArXiv) for more&amp;nbsp;details.&lt;/p&gt;
&lt;h2&gt;More information and&amp;nbsp;links&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="/files/xmp64experiments.pdf"&gt;&lt;span class="caps"&gt;XMP&lt;/span&gt;-64 performance experiments document&lt;/a&gt; (&lt;span class="caps"&gt;PDF&lt;/span&gt;),&amp;nbsp;2010,&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="https://github.com/jameshanlon/xmp64-experiments"&gt;&lt;span class="caps"&gt;XMP&lt;/span&gt;-64 performance experiments source code&lt;/a&gt;&amp;nbsp;(GitHub).&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="http://ieeexplore.ieee.org/document/5948572"&gt;The &lt;span class="caps"&gt;XMOS&lt;/span&gt; &lt;span class="caps"&gt;XK&lt;/span&gt;-&lt;span class="caps"&gt;XMP&lt;/span&gt;-64 development board&lt;/a&gt;, a writeup based on the
  above for the Networks on Chip 2011 symposium, (&lt;span class="caps"&gt;IEEE&lt;/span&gt;&amp;nbsp;Xplore).&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="https://github.com/xcore/proj_xmp64"&gt;Example programs and &lt;span class="caps"&gt;PCB&lt;/span&gt; design files&lt;/a&gt;&amp;nbsp;(GitHub).&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="https://www.xcore.com/wiki/index.php/XK-XMP-64_Development_Board"&gt;XCore wiki page&lt;/a&gt;.&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;a href="https://www.xmos.com/xmp64"&gt;&lt;span class="caps"&gt;XK&lt;/span&gt;-&lt;span class="caps"&gt;XMP&lt;/span&gt;-64 Development Board&lt;/a&gt; (&lt;span class="caps"&gt;XMOS&lt;/span&gt;&amp;nbsp;website).&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;</content><category term="Notes"></category><category term="computing"></category><category term="electronics"></category></entry><entry><title>Scalable abstractions for general-purpose parallel computation</title><link href="http://jameswhanlon.com/scalable-abstractions-for-general-purpose-parallel-computation.html" rel="alternate"></link><published>2014-10-01T00:00:00+02:00</published><updated>2014-10-01T00:00:00+02:00</updated><author><name>James W. Hanlon</name></author><id>tag:jameswhanlon.com,2014-10-01:/scalable-abstractions-for-general-purpose-parallel-computation.html</id><summary type="html">&lt;p&gt;An overview of my PhD&amp;nbsp;thesis.&lt;/p&gt;</summary><content type="html">&lt;p&gt;This is my Ph.D. thesis that I completed at the University of Bristol in March
2014. I was supervised by &lt;a href="https://www.cs.bris.ac.uk/~dave/"&gt;David May&lt;/a&gt; and
&lt;a href="http://www.cs.bris.ac.uk/staff/simon/"&gt;Simon Hollis&lt;/a&gt;. I have licensed this work
under the
&lt;a href="http://creativecommons.org/licenses/by-nc-nd/4.0/"&gt;Creative Commons &lt;span class="caps"&gt;BY&lt;/span&gt;-&lt;span class="caps"&gt;NC&lt;/span&gt;-&lt;span class="caps"&gt;ND&lt;/span&gt; 4.0 license&lt;/a&gt;,
so that it can be shared but not modified. I was awarded an
&lt;a href="http://www.bristol.ac.uk/engineering/postgraduate/commendations/hanlon.html"&gt;Engineering Faculty commendation&lt;/a&gt;
for the&amp;nbsp;work.&lt;/p&gt;
&lt;h1&gt;Abstract&lt;/h1&gt;
&lt;p&gt;Parallelism has become the principal means of sustaining growth in
computational performance but there has been relatively little development in
general-purpose computer architectures or programming models that can deal
effectively with large amounts of it. A new general-purpose model of parallel
computing would enable standardisation between architectures, high-volume
production and software that is portable between different machines, now and as
they develop with future technology. There is substantial opportunity to
support this in emerging areas of embedded computing, where the problems of
sensing, interaction and decision making can exploit large amounts of&amp;nbsp;parallelism.&lt;/p&gt;
&lt;p&gt;This thesis demonstrates the essential aspects of a scalable general-purpose
model of parallel computation by proposing a Universal Parallel Architecture
(&lt;span class="caps"&gt;UPA&lt;/span&gt;), based on a highly-connected communication network, and a high-level
parallel programming language for it called sire that can be compiled using
simple techniques. The design of sire combines the essential capabilities of
shared-memory programming with the benefits of message passing to support a
range of programming paradigms and to provide powerful capabilities for
abstraction to build and compose subroutines and data structures in a
distributed context. The design also enables program code to be distributed at
run time to reuse memory and for processor allocation to be dealt with during
compilation so that the overheads of using distributed parallelism are&amp;nbsp;minimal.&lt;/p&gt;
&lt;p&gt;To evaluate whether the &lt;span class="caps"&gt;UPA&lt;/span&gt; is practical to build, a high-level implementation
model using current technologies is described. It demonstrates that the cost of
generality is relatively small; for a system with 4,096 processors, an overall
investment of around 25% of the system is required for the communication
network. Executing on specific &lt;span class="caps"&gt;UPA&lt;/span&gt; implementations, sire&amp;#8217;s primitives for
parallelism, communication and abstraction incur minimal overheads,
demonstrating its close correspondence to the &lt;span class="caps"&gt;UPA&lt;/span&gt; and its scalability.
Furthermore, as well as executing highly-parallel programs, the &lt;span class="caps"&gt;UPA&lt;/span&gt; can support
sequential programming techniques by emulating large memories, allowing general
sequential programs to be executed with a factor of 2 to 3 overhead when
compared to contemporary sequential&amp;nbsp;machines.&lt;/p&gt;
&lt;h1&gt;Published&amp;nbsp;as&lt;/h1&gt;
&lt;p&gt;James W. Hanlon, &lt;em&gt;Scalable abstractions for general-purpose parallel
computation&lt;/em&gt;.  Ph.D. thesis, Department of Computer Science, University of
Bristol, March&amp;nbsp;2014.&lt;/p&gt;
&lt;h1&gt;Download&lt;/h1&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="/files/thesis.pdf"&gt;&lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="/files/thesis-print.pdf"&gt;Print &lt;span class="caps"&gt;PDF&lt;/span&gt;&lt;/a&gt; (no hyperlink&amp;nbsp;colours)&lt;/li&gt;
&lt;/ul&gt;</content><category term="notes"></category><category term="computing"></category><category term="computer-architecture"></category></entry></feed>