--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s200an,ftg256,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
FPGA_RX     |    0.873(R)|    0.259(R)|clk_BUFGP         |   0.000|
debug_mode  |    1.233(R)|   -0.178(R)|clk_BUFGP         |   0.000|
fpga_rad    |    4.399(R)|   -2.415(R)|clk_BUFGP         |   0.000|
fpga_rx     |    5.000(R)|   -2.892(R)|clk_BUFGP         |   0.000|
fpga_tx     |    3.441(R)|   -1.645(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
FPGA_TX        |   16.388(R)|clk_BUFGP         |   0.000|
amp_en         |   10.039(R)|clk_BUFGP         |   0.000|
ce_2594        |    9.234(R)|clk_BUFGP         |   0.000|
ce_4002        |    8.440(R)|clk_BUFGP         |   0.000|
spi_clk_2594   |    8.527(R)|clk_BUFGP         |   0.000|
spi_clk_4002   |    9.164(R)|clk_BUFGP         |   0.000|
spi_le_2594    |    9.699(R)|clk_BUFGP         |   0.000|
spi_le_4002    |    9.062(R)|clk_BUFGP         |   0.000|
spi_sdo_2594   |    8.918(R)|clk_BUFGP         |   0.000|
spi_sdo_4002   |   10.020(R)|clk_BUFGP         |   0.000|
trx1_rad       |    9.286(R)|clk_BUFGP         |   0.000|
trx1_rx        |   10.238(R)|clk_BUFGP         |   0.000|
trx1_spi_clk_n |   11.842(R)|clk_BUFGP         |   0.000|
trx1_spi_clk_p |   11.842(R)|clk_BUFGP         |   0.000|
trx1_spi_cs    |   11.307(R)|clk_BUFGP         |   0.000|
trx1_spi_mosi_n|   11.995(R)|clk_BUFGP         |   0.000|
trx1_spi_mosi_p|   11.995(R)|clk_BUFGP         |   0.000|
trx1_tx        |    9.550(R)|clk_BUFGP         |   0.000|
trx2_rad       |   10.683(R)|clk_BUFGP         |   0.000|
trx2_rx        |    9.111(R)|clk_BUFGP         |   0.000|
trx2_spi_clk_n |   11.032(R)|clk_BUFGP         |   0.000|
trx2_spi_clk_p |   11.032(R)|clk_BUFGP         |   0.000|
trx2_spi_cs    |   13.140(R)|clk_BUFGP         |   0.000|
trx2_spi_mosi_n|   11.255(R)|clk_BUFGP         |   0.000|
trx2_spi_mosi_p|   11.255(R)|clk_BUFGP         |   0.000|
trx2_tx        |   10.932(R)|clk_BUFGP         |   0.000|
trx3_rx        |   11.308(R)|clk_BUFGP         |   0.000|
trx3_spi_clk_n |   10.305(R)|clk_BUFGP         |   0.000|
trx3_spi_clk_p |   10.305(R)|clk_BUFGP         |   0.000|
trx3_spi_cs    |   11.752(R)|clk_BUFGP         |   0.000|
trx3_spi_mosi_n|   11.265(R)|clk_BUFGP         |   0.000|
trx3_spi_mosi_p|   11.265(R)|clk_BUFGP         |   0.000|
trx3_tx        |    9.207(R)|clk_BUFGP         |   0.000|
trx4_rx        |    9.931(R)|clk_BUFGP         |   0.000|
trx4_spi_clk_n |   10.032(R)|clk_BUFGP         |   0.000|
trx4_spi_clk_p |   10.032(R)|clk_BUFGP         |   0.000|
trx4_spi_cs    |   10.554(R)|clk_BUFGP         |   0.000|
trx4_spi_mosi_n|    9.795(R)|clk_BUFGP         |   0.000|
trx4_spi_mosi_p|    9.795(R)|clk_BUFGP         |   0.000|
trx4_tx        |   10.265(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.209|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
debug_mode     |trx1_spi_clk_n |   10.287|
debug_mode     |trx1_spi_clk_p |   10.287|
debug_mode     |trx1_spi_cs    |    9.126|
debug_mode     |trx1_spi_mosi_n|   10.444|
debug_mode     |trx1_spi_mosi_p|   10.444|
debug_mode     |trx2_spi_clk_n |    9.477|
debug_mode     |trx2_spi_clk_p |    9.477|
debug_mode     |trx2_spi_cs    |   10.959|
debug_mode     |trx2_spi_mosi_n|    9.704|
debug_mode     |trx2_spi_mosi_p|    9.704|
debug_mode     |trx3_spi_clk_n |    8.750|
debug_mode     |trx3_spi_clk_p |    8.750|
debug_mode     |trx3_spi_cs    |    9.571|
debug_mode     |trx3_spi_mosi_n|    9.714|
debug_mode     |trx3_spi_mosi_p|    9.714|
debug_mode     |trx4_spi_clk_n |    8.477|
debug_mode     |trx4_spi_clk_p |    8.477|
debug_mode     |trx4_spi_cs    |    8.373|
debug_mode     |trx4_spi_mosi_n|    8.244|
debug_mode     |trx4_spi_mosi_p|    8.244|
fpga_spi_clk_n |trx1_spi_clk_n |   10.660|
fpga_spi_clk_n |trx1_spi_clk_p |   10.660|
fpga_spi_clk_n |trx2_spi_clk_n |    9.850|
fpga_spi_clk_n |trx2_spi_clk_p |    9.850|
fpga_spi_clk_n |trx3_spi_clk_n |    9.123|
fpga_spi_clk_n |trx3_spi_clk_p |    9.123|
fpga_spi_clk_n |trx4_spi_clk_n |    8.850|
fpga_spi_clk_n |trx4_spi_clk_p |    8.850|
fpga_spi_clk_p |trx1_spi_clk_n |   10.660|
fpga_spi_clk_p |trx1_spi_clk_p |   10.660|
fpga_spi_clk_p |trx2_spi_clk_n |    9.850|
fpga_spi_clk_p |trx2_spi_clk_p |    9.850|
fpga_spi_clk_p |trx3_spi_clk_n |    9.123|
fpga_spi_clk_p |trx3_spi_clk_p |    9.123|
fpga_spi_clk_p |trx4_spi_clk_n |    8.850|
fpga_spi_clk_p |trx4_spi_clk_p |    8.850|
fpga_spi_cs_n  |trx1_spi_cs    |    9.775|
fpga_spi_cs_n  |trx2_spi_cs    |   11.608|
fpga_spi_cs_n  |trx3_spi_cs    |   10.220|
fpga_spi_cs_n  |trx4_spi_cs    |    9.022|
fpga_spi_cs_p  |trx1_spi_cs    |    9.775|
fpga_spi_cs_p  |trx2_spi_cs    |   11.608|
fpga_spi_cs_p  |trx3_spi_cs    |   10.220|
fpga_spi_cs_p  |trx4_spi_cs    |    9.022|
fpga_spi_mosi_n|trx1_spi_mosi_n|   11.521|
fpga_spi_mosi_n|trx1_spi_mosi_p|   11.521|
fpga_spi_mosi_n|trx2_spi_mosi_n|   10.781|
fpga_spi_mosi_n|trx2_spi_mosi_p|   10.781|
fpga_spi_mosi_n|trx3_spi_mosi_n|   10.791|
fpga_spi_mosi_n|trx3_spi_mosi_p|   10.791|
fpga_spi_mosi_n|trx4_spi_mosi_n|    9.321|
fpga_spi_mosi_n|trx4_spi_mosi_p|    9.321|
fpga_spi_mosi_p|trx1_spi_mosi_n|   11.521|
fpga_spi_mosi_p|trx1_spi_mosi_p|   11.521|
fpga_spi_mosi_p|trx2_spi_mosi_n|   10.781|
fpga_spi_mosi_p|trx2_spi_mosi_p|   10.781|
fpga_spi_mosi_p|trx3_spi_mosi_n|   10.791|
fpga_spi_mosi_p|trx3_spi_mosi_p|   10.791|
fpga_spi_mosi_p|trx4_spi_mosi_n|    9.321|
fpga_spi_mosi_p|trx4_spi_mosi_p|    9.321|
mout_2594      |led<1>         |    7.960|
mout_4002      |led<0>         |    7.645|
---------------+---------------+---------+


Analysis completed Tue Aug 20 14:16:48 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4541 MB



