# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 25
set hasByteEnable 0
set MemName conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 115
set AddrRange 72
set AddrWd 7
set TrueReset 0
set IsROM 1
set ROMData { "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" "1000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 1.237
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 34 \
    name res_V_data_0_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_0_V_TDATA { O 16 vector } res_V_data_0_V_TVALID { O 1 bit } res_V_data_0_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_0_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 35 \
    name res_V_data_1_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_1_V_TDATA { O 16 vector } res_V_data_1_V_TVALID { O 1 bit } res_V_data_1_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_1_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 36 \
    name res_V_data_2_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_2_V_TDATA { O 16 vector } res_V_data_2_V_TVALID { O 1 bit } res_V_data_2_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_2_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 37 \
    name res_V_data_3_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_3_V_TDATA { O 16 vector } res_V_data_3_V_TVALID { O 1 bit } res_V_data_3_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_3_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 38 \
    name res_V_data_4_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_4_V_TDATA { O 16 vector } res_V_data_4_V_TVALID { O 1 bit } res_V_data_4_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_4_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 39 \
    name res_V_data_5_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_5_V_TDATA { O 16 vector } res_V_data_5_V_TVALID { O 1 bit } res_V_data_5_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_5_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 40 \
    name res_V_data_6_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_6_V_TDATA { O 16 vector } res_V_data_6_V_TVALID { O 1 bit } res_V_data_6_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_6_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 41 \
    name res_V_data_7_V \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { res_V_data_7_V_TDATA { O 16 vector } res_V_data_7_V_TVALID { O 1 bit } res_V_data_7_V_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'res_V_data_7_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name data_V_data_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_0_V \
    op interface \
    ports { data_V_data_0_V_dout { I 16 vector } data_V_data_0_V_empty_n { I 1 bit } data_V_data_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name data_V_data_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_1_V \
    op interface \
    ports { data_V_data_1_V_dout { I 16 vector } data_V_data_1_V_empty_n { I 1 bit } data_V_data_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name data_V_data_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_2_V \
    op interface \
    ports { data_V_data_2_V_dout { I 16 vector } data_V_data_2_V_empty_n { I 1 bit } data_V_data_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name data_V_data_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_3_V \
    op interface \
    ports { data_V_data_3_V_dout { I 16 vector } data_V_data_3_V_empty_n { I 1 bit } data_V_data_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name data_V_data_4_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_4_V \
    op interface \
    ports { data_V_data_4_V_dout { I 16 vector } data_V_data_4_V_empty_n { I 1 bit } data_V_data_4_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name data_V_data_5_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_5_V \
    op interface \
    ports { data_V_data_5_V_dout { I 16 vector } data_V_data_5_V_empty_n { I 1 bit } data_V_data_5_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name data_V_data_6_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_6_V \
    op interface \
    ports { data_V_data_6_V_dout { I 16 vector } data_V_data_6_V_empty_n { I 1 bit } data_V_data_6_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name data_V_data_7_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_7_V \
    op interface \
    ports { data_V_data_7_V_dout { I 16 vector } data_V_data_7_V_empty_n { I 1 bit } data_V_data_7_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# RegSlice definition:
set ID 42
set RegSliceName regslice_core
set RegSliceInstName regslice_core_U
set CoreName ap_simcore_regslice_core
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $RegSliceName
}


if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_regSlice] == "::AESL_LIB_VIRTEX::xil_gen_regSlice"} {
eval "::AESL_LIB_VIRTEX::xil_gen_regSlice { \
    name ${RegSliceName} \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_regSlice, check your platform lib"
}
}


