RISC-V Trap Emulator initializing...
Initial State:
CPU State:
  PC: 0000000000000000  Mode: USER
  Registers:
    x00: 0000000000000000  x01: 0000000000000000  x02: 0000000000000000  x03: 0000000000000000
    x04: 0000000000000000  x05: 0000000000000000  x06: 0000000000000000  x07: 0000000000000000
    x08: 0000000000000000  x09: 0000000000000000  x10: 0000000000000000  x11: 0000000000000000
    x12: 0000000000000000  x13: 0000000000000000  x14: 0000000000000000  x15: 0000000000000000
    x16: 0000000000000000  x17: 0000000000000000  x18: 0000000000000000  x19: 0000000000000000
    x20: 0000000000000000  x21: 0000000000000000  x22: 0000000000000000  x23: 0000000000000000
    x24: 0000000000000000  x25: 0000000000000000  x26: 0000000000000000  x27: 0000000000000000
    x28: 0000000000000000  x29: 0000000000000000  x30: 0000000000000000  x31: 0000000000000000
  CSRs:
    stvec:   0000000000000000 (Trap Vector Base)
    sepc:    0000000000000000 (Exception PC)
    scause:  0000000000000000 (Trap Cause)
    sstatus: 0000000000000000 (Status)

Running...

--------------
opcode=13 rd=01 funct3=0 rs1=00 imm_i=10
CPU State:
  PC: 0000000000000004  Mode: USER
  Registers:
    x00: 0000000000000000  x01: 000000000000000a  x02: 0000000000000000  x03: 0000000000000000
    x04: 0000000000000000  x05: 0000000000000000  x06: 0000000000000000  x07: 0000000000000000
    x08: 0000000000000000  x09: 0000000000000000  x10: 0000000000000000  x11: 0000000000000000
    x12: 0000000000000000  x13: 0000000000000000  x14: 0000000000000000  x15: 0000000000000000
    x16: 0000000000000000  x17: 0000000000000000  x18: 0000000000000000  x19: 0000000000000000
    x20: 0000000000000000  x21: 0000000000000000  x22: 0000000000000000  x23: 0000000000000000
    x24: 0000000000000000  x25: 0000000000000000  x26: 0000000000000000  x27: 0000000000000000
    x28: 0000000000000000  x29: 0000000000000000  x30: 0000000000000000  x31: 0000000000000000
  CSRs:
    stvec:   0000000000000000 (Trap Vector Base)
    sepc:    0000000000000000 (Exception PC)
    scause:  0000000000000000 (Trap Cause)
    sstatus: 0000000000000000 (Status)

--------------
opcode=13 rd=02 funct3=0 rs1=01 imm_i=5
CPU State:
  PC: 0000000000000008  Mode: USER
  Registers:
    x00: 0000000000000000  x01: 000000000000000a  x02: 000000000000000f  x03: 0000000000000000
    x04: 0000000000000000  x05: 0000000000000000  x06: 0000000000000000  x07: 0000000000000000
    x08: 0000000000000000  x09: 0000000000000000  x10: 0000000000000000  x11: 0000000000000000
    x12: 0000000000000000  x13: 0000000000000000  x14: 0000000000000000  x15: 0000000000000000
    x16: 0000000000000000  x17: 0000000000000000  x18: 0000000000000000  x19: 0000000000000000
    x20: 0000000000000000  x21: 0000000000000000  x22: 0000000000000000  x23: 0000000000000000
    x24: 0000000000000000  x25: 0000000000000000  x26: 0000000000000000  x27: 0000000000000000
    x28: 0000000000000000  x29: 0000000000000000  x30: 0000000000000000  x31: 0000000000000000
  CSRs:
    stvec:   0000000000000000 (Trap Vector Base)
    sepc:    0000000000000000 (Exception PC)
    scause:  0000000000000000 (Trap Cause)
    sstatus: 0000000000000000 (Status)

--------------
opcode=73 rd=00 funct3=0 rs1=00 imm_i=0
ECALL triggered at PC=0000000000000008
CPU State:
  PC: 000000000000000c  Mode: USER
  Registers:
    x00: 0000000000000000  x01: 000000000000000a  x02: 000000000000000f  x03: 0000000000000000
    x04: 0000000000000000  x05: 0000000000000000  x06: 0000000000000000  x07: 0000000000000000
    x08: 0000000000000000  x09: 0000000000000000  x10: 0000000000000000  x11: 0000000000000000
    x12: 0000000000000000  x13: 0000000000000000  x14: 0000000000000000  x15: 0000000000000000
    x16: 0000000000000000  x17: 0000000000000000  x18: 0000000000000000  x19: 0000000000000000
    x20: 0000000000000000  x21: 0000000000000000  x22: 0000000000000000  x23: 0000000000000000
    x24: 0000000000000000  x25: 0000000000000000  x26: 0000000000000000  x27: 0000000000000000
    x28: 0000000000000000  x29: 0000000000000000  x30: 0000000000000000  x31: 0000000000000000
  CSRs:
    stvec:   0000000000000000 (Trap Vector Base)
    sepc:    0000000000000000 (Exception PC)
    scause:  0000000000000000 (Trap Cause)
    sstatus: 0000000000000000 (Status)

--------------
opcode=00 rd=00 funct3=0 rs1=00 imm_i=0
Halt hit at 000000000000000c
Done.
