Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 10:10:13 2021
| Host         : DESKTOP-NCF6GJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: arch/clock1/clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: arch/clock2/clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: arch/clock3/clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: arch/clock4/clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: arch/clock5/clk_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x1_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x2_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x3_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_x4_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_y4_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_y4_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_y4_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_y4_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_y4_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/crosshair_y4_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/gamemode_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/gamemode_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: arch/gamemode_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[17]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[18]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[19]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[20]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[21]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[22]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[23]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: arch/score_reg[9]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: clock1/clk_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: curr_task_reg[0]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: curr_task_reg[1]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: curr_task_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dut1/COUNT_reg[17]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: dut4/clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: menu/clock/clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mod3/nolabel_line13/clk_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mod3/vol_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mod3/vol_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mod3/vol_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mod3/vol_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_2_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_3_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mod5/frequency_3_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mod5/period_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: spmod_btnD/dff1/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: spmod_btnD/dff2/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: spmod_btnU/dff1/Q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: spmod_btnU/dff2/Q_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: test/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1096 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.913     -214.887                     39                  896        0.055        0.000                      0                  896        4.500        0.000                       0                   494  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.913     -214.887                     39                  896        0.055        0.000                      0                  896        4.500        0.000                       0                   494  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           39  Failing Endpoints,  Worst Slack       -5.913ns,  Total Violation     -214.887ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.913ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.809ns  (logic 6.358ns (40.216%)  route 9.451ns (59.784%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          0.943    20.276    car/counter[0]_i_1_n_1
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124    20.400 r  car/counter[7]_i_1/O
                         net (fo=1, routed)           0.503    20.903    car/counter[7]_i_1_n_1
    SLICE_X50Y3          FDRE                                         r  car/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.452    14.793    car/CLOCK_IBUF_BUFG
    SLICE_X50Y3          FDRE                                         r  car/counter_reg[7]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y3          FDRE (Setup_fdre_C_D)       -0.028    14.990    car/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -20.903    
  -------------------------------------------------------------------
                         slack                                 -5.913    

Slack (VIOLATED) :        -5.801ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.749ns  (logic 6.358ns (40.371%)  route 9.391ns (59.629%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.385    20.718    car/counter[0]_i_1_n_1
    SLICE_X57Y18         LUT3 (Prop_lut3_I1_O)        0.124    20.842 r  car/counter[33]_i_1/O
                         net (fo=1, routed)           0.000    20.842    car/counter[33]_i_1_n_1
    SLICE_X57Y18         FDRE                                         r  car/counter_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.443    14.784    car/CLOCK_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  car/counter_reg[33]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y18         FDRE (Setup_fdre_C_D)        0.032    15.041    car/counter_reg[33]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -20.842    
  -------------------------------------------------------------------
                         slack                                 -5.801    

Slack (VIOLATED) :        -5.782ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.747ns  (logic 6.358ns (40.376%)  route 9.389ns (59.624%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.383    20.716    car/counter[0]_i_1_n_1
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    20.840 r  car/counter[34]_i_1/O
                         net (fo=1, routed)           0.000    20.840    car/counter[34]_i_1_n_1
    SLICE_X55Y13         FDRE                                         r  car/counter_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.447    14.788    car/CLOCK_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  car/counter_reg[34]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDRE (Setup_fdre_C_D)        0.031    15.058    car/counter_reg[34]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -20.840    
  -------------------------------------------------------------------
                         slack                                 -5.782    

Slack (VIOLATED) :        -5.780ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.746ns  (logic 6.358ns (40.378%)  route 9.388ns (59.622%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.382    20.715    car/counter[0]_i_1_n_1
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    20.839 r  car/counter[31]_i_1/O
                         net (fo=1, routed)           0.000    20.839    car/counter[31]_i_1_n_1
    SLICE_X55Y13         FDRE                                         r  car/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.447    14.788    car/CLOCK_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  car/counter_reg[31]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDRE (Setup_fdre_C_D)        0.032    15.059    car/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -20.839    
  -------------------------------------------------------------------
                         slack                                 -5.780    

Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.721ns  (logic 6.358ns (40.444%)  route 9.363ns (59.556%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.357    20.690    car/counter[0]_i_1_n_1
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124    20.814 r  car/counter[32]_i_1/O
                         net (fo=1, routed)           0.000    20.814    car/counter[32]_i_1_n_1
    SLICE_X55Y13         FDRE                                         r  car/counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.447    14.788    car/CLOCK_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  car/counter_reg[32]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDRE (Setup_fdre_C_D)        0.029    15.056    car/counter_reg[32]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -20.814    
  -------------------------------------------------------------------
                         slack                                 -5.758    

Slack (VIOLATED) :        -5.694ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.658ns  (logic 6.358ns (40.605%)  route 9.300ns (59.395%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.295    20.627    car/counter[0]_i_1_n_1
    SLICE_X55Y12         LUT3 (Prop_lut3_I1_O)        0.124    20.751 r  car/counter[28]_i_1/O
                         net (fo=1, routed)           0.000    20.751    car/counter[28]_i_1_n_1
    SLICE_X55Y12         FDRE                                         r  car/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.448    14.789    car/CLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  car/counter_reg[28]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.029    15.057    car/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                 -5.694    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 6.358ns (40.522%)  route 9.332ns (59.478%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.327    20.660    car/counter[0]_i_1_n_1
    SLICE_X56Y15         LUT3 (Prop_lut3_I1_O)        0.124    20.784 r  car/counter[29]_i_1/O
                         net (fo=1, routed)           0.000    20.784    car/counter[29]_i_1_n_1
    SLICE_X56Y15         FDRE                                         r  car/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.447    14.788    car/CLOCK_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  car/counter_reg[29]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)        0.079    15.092    car/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.688ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 6.358ns (40.523%)  route 9.332ns (59.477%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.326    20.659    car/counter[0]_i_1_n_1
    SLICE_X52Y10         LUT3 (Prop_lut3_I1_O)        0.124    20.783 r  car/counter[27]_i_1/O
                         net (fo=1, routed)           0.000    20.783    car/counter[27]_i_1_n_1
    SLICE_X52Y10         FDRE                                         r  car/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.450    14.791    car/CLOCK_IBUF_BUFG
    SLICE_X52Y10         FDRE                                         r  car/counter_reg[27]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)        0.079    15.095    car/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -20.783    
  -------------------------------------------------------------------
                         slack                                 -5.688    

Slack (VIOLATED) :        -5.665ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.632ns  (logic 6.358ns (40.673%)  route 9.274ns (59.327%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.268    20.601    car/counter[0]_i_1_n_1
    SLICE_X55Y12         LUT3 (Prop_lut3_I1_O)        0.124    20.725 r  car/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    20.725    car/counter[25]_i_1_n_1
    SLICE_X55Y12         FDRE                                         r  car/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.448    14.789    car/CLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  car/counter_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.032    15.060    car/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -20.725    
  -------------------------------------------------------------------
                         slack                                 -5.665    

Slack (VIOLATED) :        -5.637ns  (required time - arrival time)
  Source:                 car/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            car/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.655ns  (logic 6.358ns (40.614%)  route 9.297ns (59.386%))
  Logic Levels:           17  (CARRY4=7 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.572     5.093    car/CLOCK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  car/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  car/counter_reg[6]/Q
                         net (fo=167, routed)         1.451     7.001    car/counter_reg_n_1_[6]
    SLICE_X49Y11         LUT3 (Prop_lut3_I1_O)        0.149     7.150 r  car/counter[0]_i_997/O
                         net (fo=2, routed)           0.594     7.744    car/counter[0]_i_997_n_1
    SLICE_X49Y12         LUT4 (Prop_lut4_I3_O)        0.332     8.076 r  car/counter[0]_i_1001/O
                         net (fo=1, routed)           0.000     8.076    car/counter[0]_i_1001_n_1
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.608 r  car/counter_reg[0]_i_755/CO[3]
                         net (fo=1, routed)           0.000     8.608    car/counter_reg[0]_i_755_n_1
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.847 r  car/counter_reg[0]_i_530/O[2]
                         net (fo=2, routed)           1.143     9.990    car_n_268
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.328    10.318 r  counter[0]_i_252/O
                         net (fo=2, routed)           0.863    11.181    counter[0]_i_252_n_1
    SLICE_X48Y4          LUT4 (Prop_lut4_I3_O)        0.326    11.507 r  counter[0]_i_256/O
                         net (fo=1, routed)           0.000    11.507    car/counter_reg[24]_0[1]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.147 r  car/counter_reg[0]_i_115/O[3]
                         net (fo=2, routed)           0.899    13.046    car_n_340
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.330    13.376 r  counter[0]_i_63/O
                         net (fo=2, routed)           0.857    14.232    counter[0]_i_63_n_1
    SLICE_X46Y7          LUT4 (Prop_lut4_I3_O)        0.328    14.560 r  counter[0]_i_67/O
                         net (fo=1, routed)           0.000    14.560    car/counter_reg[4]_2[1]
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.093 r  car/counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.093    car/counter_reg[0]_i_41_n_1
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.416 f  car/counter_reg[0]_i_30/O[1]
                         net (fo=3, routed)           0.761    16.177    car_n_354
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.306    16.483 r  counter[0]_i_33/O
                         net (fo=1, routed)           0.000    16.483    counter[0]_i_33_n_1
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.710 r  counter_reg[0]_i_19/O[1]
                         net (fo=1, routed)           0.587    17.297    car/counter_reg[1]_7[1]
    SLICE_X40Y2          LUT2 (Prop_lut2_I1_O)        0.303    17.600 r  car/counter[0]_i_11/O
                         net (fo=1, routed)           0.000    17.600    car/counter[0]_i_11_n_1
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.180 f  car/counter_reg[0]_i_4/O[2]
                         net (fo=1, routed)           0.850    19.031    car/counter_reg[0]_i_4_n_6
    SLICE_X41Y2          LUT5 (Prop_lut5_I1_O)        0.302    19.333 r  car/counter[0]_i_1/O
                         net (fo=38, routed)          1.291    20.624    car/counter[0]_i_1_n_1
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.124    20.748 r  car/counter[24]_i_1/O
                         net (fo=1, routed)           0.000    20.748    car/counter[24]_i_1_n_1
    SLICE_X54Y9          FDRE                                         r  car/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         1.450    14.791    car/CLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  car/counter_reg[24]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)        0.081    15.111    car/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -20.748    
  -------------------------------------------------------------------
                         slack                                 -5.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mod3/LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod3/led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.151%)  route 0.249ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.556     1.439    mod3/CLOCK_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  mod3/LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mod3/LED_reg[15]/Q
                         net (fo=1, routed)           0.249     1.829    mod3/LED[15]
    SLICE_X40Y33         FDRE                                         r  mod3/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.826     1.953    mod3/CLOCK_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  mod3/led_reg[15]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.070     1.774    mod3/led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clock1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.564     1.447    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/count_reg[4]_i_1__10_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clock1/count_reg[8]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.946    clock1/count_reg[8]_i_1__10_n_8
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clock1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.564     1.447    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/count_reg[4]_i_1__10_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clock1/count_reg[8]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.959    clock1/count_reg[8]_i_1__10_n_6
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 menu/clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/clock/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.567     1.450    menu/clock/CLOCK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  menu/clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  menu/clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.724    menu/clock/count_reg[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  menu/clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    menu/clock/count_reg[8]_i_1__0_n_1
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.938 r  menu/clock/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.938    menu/clock/count_reg[12]_i_1__0_n_8
    SLICE_X48Y50         FDRE                                         r  menu/clock/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.834     1.962    menu/clock/CLOCK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  menu/clock/count_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    menu/clock/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 menu/clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/clock/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.567     1.450    menu/clock/CLOCK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  menu/clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  menu/clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.724    menu/clock/count_reg[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  menu/clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    menu/clock/count_reg[8]_i_1__0_n_1
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.949 r  menu/clock/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.949    menu/clock/count_reg[12]_i_1__0_n_6
    SLICE_X48Y50         FDRE                                         r  menu/clock/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.834     1.962    menu/clock/CLOCK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  menu/clock/count_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    menu/clock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clock1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.564     1.447    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/count_reg[4]_i_1__10_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clock1/count_reg[8]_i_1__10/O[1]
                         net (fo=1, routed)           0.000     1.982    clock1/count_reg[8]_i_1__10_n_7
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clock1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.564     1.447    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/count_reg[4]_i_1__10_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  clock1/count_reg[8]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     1.984    clock1/count_reg[8]_i_1__10_n_5
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clock1/count_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clock1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.564     1.447    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/count_reg[4]_i_1__10_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clock1/count_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     1.933    clock1/count_reg[8]_i_1__10_n_1
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  clock1/count_reg[12]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.986    clock1/count_reg[12]_i_1__10_n_8
    SLICE_X30Y51         FDRE                                         r  clock1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  clock1/count_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.564     1.447    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clock1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.737    clock1/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clock1/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.893    clock1/count_reg[4]_i_1__10_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clock1/count_reg[8]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     1.933    clock1/count_reg[8]_i_1__10_n_1
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  clock1/count_reg[12]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.999    clock1/count_reg[12]_i_1__10_n_6
    SLICE_X30Y51         FDRE                                         r  clock1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.830     1.958    clock1/CLOCK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  clock1/count_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    clock1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 menu/clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/clock/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.567     1.450    menu/clock/CLOCK_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  menu/clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  menu/clock/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.724    menu/clock/count_reg[10]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.884 r  menu/clock/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.884    menu/clock/count_reg[8]_i_1__0_n_1
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.974 r  menu/clock/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.974    menu/clock/count_reg[12]_i_1__0_n_7
    SLICE_X48Y50         FDRE                                         r  menu/clock/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=493, routed)         0.834     1.962    menu/clock/CLOCK_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  menu/clock/count_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    menu/clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   an_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y22   an_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   an_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   arch/clock5/count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   arch/clock5/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   arch/clock5/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   arch/clock5/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39   arch/clock5/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   arch/clock5/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   arch/clock5/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   arch/clock5/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   car/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   car/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   car/counter_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   car/counter_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clock1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clock1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y48   clock1/count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   an_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   an_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   an_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    car/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   car/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y56   dut4/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   dut4/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y7    car/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y8    car/counter_reg[18]/C



