// Seed: 1222276016
module module_0 (
    output supply0 id_0 id_8,
    output tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    input wor id_5,
    output tri0 id_6
);
  id_9(
      1
  );
  assign id_8.id_8 = 1 >= 1;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    output wand id_4,
    output tri1 id_5,
    input tri id_6,
    output uwire id_7,
    input wor void id_8,
    output logic id_9,
    input wire id_10,
    input tri0 id_11,
    output tri id_12,
    input wand id_13,
    input wand id_14,
    input uwire id_15,
    input tri0 id_16,
    input wand id_17,
    input uwire id_18
);
  logic [7:0] id_20;
  assign id_20[1] = id_16;
  xor (
      id_4,
      id_0,
      id_22,
      id_17,
      id_10,
      id_20,
      id_21,
      id_18,
      id_8,
      id_15,
      id_1,
      id_11,
      id_14,
      id_13,
      id_6,
      id_16
  );
  reg id_21;
  initial @(posedge id_18) $display(1 ? id_6 : !1, id_0);
  wire id_22;
  module_0(
      id_3, id_4, id_1, id_8, id_5, id_11, id_4
  );
  always_latch id_9 <= id_21;
endmodule
