// Seed: 3360975443
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    output tri   id_2,
    input  wire  id_3
);
  wire id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd89
) (
    output tri0  id_0,
    output logic id_1,
    output wand  id_2,
    input  uwire _id_3,
    input  uwire id_4,
    output logic id_5
);
  always
    if ("") begin : LABEL_0
      id_1 <= -1;
      id_5 <= -1 < 1;
    end
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_4
  );
  wire [1 : id_3  !=  1] id_7;
endmodule
