{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430679549743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430679549744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 00:29:09 2015 " "Processing started: Mon May 04 00:29:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430679549744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430679549744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RRF -c RRF " "Command: quartus_map --read_settings_files=on --write_settings_files=off RRF -c RRF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430679549744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430679551879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RRF-rtl " "Found design unit 1: RRF-rtl" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430679553926 ""} { "Info" "ISGN_ENTITY_NAME" "1 RRF " "Found entity 1: RRF" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430679553926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430679553926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RRF " "Elaborating entity \"RRF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430679554076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430679557716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430679560617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430679560617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "823 " "Implemented 823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430679561035 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430679561035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430679561035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430679561035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430679561120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 00:29:21 2015 " "Processing ended: Mon May 04 00:29:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430679561120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430679561120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430679561120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430679561120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430679567401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430679567403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 00:29:24 2015 " "Processing started: Mon May 04 00:29:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430679567403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1430679567403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RRF -c RRF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RRF -c RRF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1430679567404 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1430679568053 ""}
{ "Info" "0" "" "Project  = RRF" {  } {  } 0 0 "Project  = RRF" 0 0 "Fitter" 0 0 1430679568055 ""}
{ "Info" "0" "" "Revision = RRF" {  } {  } 0 0 "Revision = RRF" 0 0 "Fitter" 0 0 1430679568055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1430679568366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RRF EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"RRF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430679568398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430679568539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430679568541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430679568541 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430679568845 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430679568876 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430679570173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430679570173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430679570173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430679570173 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1195 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430679570183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1197 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430679570183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1199 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430679570183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1201 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430679570183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1203 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430679570183 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430679570183 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1430679570188 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "125 125 " "No exact pin location assignment(s) for 125 pins of 125 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[0\] " "Pin data_RRFA1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[1\] " "Pin data_RRFA1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[2\] " "Pin data_RRFA1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[3\] " "Pin data_RRFA1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[3] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[4\] " "Pin data_RRFA1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[4] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[5\] " "Pin data_RRFA1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[5] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[6\] " "Pin data_RRFA1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[6] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[7\] " "Pin data_RRFA1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[7] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[8\] " "Pin data_RRFA1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[8] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[9\] " "Pin data_RRFA1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[9] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[10\] " "Pin data_RRFA1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[10] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[11\] " "Pin data_RRFA1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[11] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[12\] " "Pin data_RRFA1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[12] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[13\] " "Pin data_RRFA1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[13] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[14\] " "Pin data_RRFA1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[14] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA1\[15\] " "Pin data_RRFA1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA1[15] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[0\] " "Pin data_RRFB1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[1\] " "Pin data_RRFB1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[2\] " "Pin data_RRFB1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[3\] " "Pin data_RRFB1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[3] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[4\] " "Pin data_RRFB1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[4] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[5\] " "Pin data_RRFB1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[5] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[6\] " "Pin data_RRFB1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[6] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[7\] " "Pin data_RRFB1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[7] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[8\] " "Pin data_RRFB1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[8] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[9\] " "Pin data_RRFB1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[9] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[10\] " "Pin data_RRFB1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[10] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[11\] " "Pin data_RRFB1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[11] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[12\] " "Pin data_RRFB1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[12] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[13\] " "Pin data_RRFB1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[13] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[14\] " "Pin data_RRFB1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[14] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB1\[15\] " "Pin data_RRFB1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB1[15] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[0\] " "Pin data_RRFA2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[1\] " "Pin data_RRFA2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[2\] " "Pin data_RRFA2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[3\] " "Pin data_RRFA2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[3] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[4\] " "Pin data_RRFA2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[4] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[5\] " "Pin data_RRFA2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[5] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[6\] " "Pin data_RRFA2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[6] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[7\] " "Pin data_RRFA2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[7] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[8\] " "Pin data_RRFA2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[8] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[9\] " "Pin data_RRFA2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[9] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[10\] " "Pin data_RRFA2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[10] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[11\] " "Pin data_RRFA2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[11] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[12\] " "Pin data_RRFA2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[12] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[13\] " "Pin data_RRFA2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[13] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[14\] " "Pin data_RRFA2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[14] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFA2\[15\] " "Pin data_RRFA2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFA2[15] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFA2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[0\] " "Pin data_RRFB2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[1\] " "Pin data_RRFB2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[2\] " "Pin data_RRFB2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[3\] " "Pin data_RRFB2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[3] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[4\] " "Pin data_RRFB2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[4] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[5\] " "Pin data_RRFB2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[5] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[6\] " "Pin data_RRFB2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[6] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[7\] " "Pin data_RRFB2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[7] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[8\] " "Pin data_RRFB2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[8] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[9\] " "Pin data_RRFB2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[9] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[10\] " "Pin data_RRFB2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[10] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[11\] " "Pin data_RRFB2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[11] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[12\] " "Pin data_RRFB2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[12] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[13\] " "Pin data_RRFB2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[13] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[14\] " "Pin data_RRFB2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[14] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRFB2\[15\] " "Pin data_RRFB2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRFB2[15] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[0\] " "Pin data_RRF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[1\] " "Pin data_RRF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[2\] " "Pin data_RRF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[3\] " "Pin data_RRF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[3] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[4\] " "Pin data_RRF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[4] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[5\] " "Pin data_RRF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[5] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[6\] " "Pin data_RRF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[6] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[7\] " "Pin data_RRF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[7] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[8\] " "Pin data_RRF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[8] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[9\] " "Pin data_RRF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[9] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[10\] " "Pin data_RRF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[10] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[11\] " "Pin data_RRF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[11] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[12\] " "Pin data_RRF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[12] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[13\] " "Pin data_RRF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[13] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[14\] " "Pin data_RRF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[14] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_RRF\[15\] " "Pin data_RRF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_RRF[15] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_A1\[2\] " "Pin tag_A1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_A1[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_A1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_A1\[1\] " "Pin tag_A1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_A1[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_A1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_A1\[0\] " "Pin tag_A1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_A1[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_A1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_B1\[2\] " "Pin tag_B1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_B1[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_B1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_B1\[1\] " "Pin tag_B1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_B1[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_B1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_B1\[0\] " "Pin tag_B1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_B1[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_B1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_A2\[2\] " "Pin tag_A2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_A2[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_A2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_A2\[1\] " "Pin tag_A2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_A2[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_A2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_A2\[0\] " "Pin tag_A2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_A2[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_A2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_B2\[2\] " "Pin tag_B2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_B2[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_B2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_B2\[1\] " "Pin tag_B2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_B2[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_B2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_B2\[0\] " "Pin tag_B2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_B2[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_B2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_ROB\[2\] " "Pin tag_ROB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_ROB[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_ROB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_ROB\[1\] " "Pin tag_ROB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_ROB[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_ROB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_ROB\[0\] " "Pin tag_ROB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_ROB[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_ROB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[16\] " "Pin tag_data_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[16] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_en " "Pin tag_data_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_en } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[18\] " "Pin tag_data_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[18] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[17\] " "Pin tag_data_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[17] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_in2\[2\] " "Pin tag_in2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_in2[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_in2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_in2\[1\] " "Pin tag_in2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_in2[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_in2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_in2\[0\] " "Pin tag_in2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_in2[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_in2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_en2 " "Pin tag_en2 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_en2 } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_en2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_in1\[2\] " "Pin tag_in1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_in1[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_in1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_in1\[1\] " "Pin tag_in1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_in1[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_in1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_in1\[0\] " "Pin tag_in1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_in1[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_in1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_en1 " "Pin tag_en1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_en1 } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_en1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[0\] " "Pin tag_data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[0] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[1\] " "Pin tag_data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[1] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[2\] " "Pin tag_data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[2] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[3\] " "Pin tag_data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[3] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[4\] " "Pin tag_data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[4] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[5\] " "Pin tag_data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[5] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[6\] " "Pin tag_data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[6] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[7\] " "Pin tag_data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[7] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[8\] " "Pin tag_data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[8] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[9\] " "Pin tag_data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[9] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[10\] " "Pin tag_data_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[10] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[11\] " "Pin tag_data_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[11] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[12\] " "Pin tag_data_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[12] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[13\] " "Pin tag_data_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[13] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[14\] " "Pin tag_data_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[14] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tag_data_in\[15\] " "Pin tag_data_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { tag_data_in[15] } } } { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tag_data_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1430679571975 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1430679571975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RRF.sdc " "Synopsys Design Constraints File file not found: 'RRF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430679573253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430679573254 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1430679573276 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1430679573277 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430679573279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430679573606 ""}  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1149 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430679573606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRFB2\[0\]~reg0 " "Destination node data_RRFB2\[0\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRFB2[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[15\]~reg0 " "Destination node data_RRF\[15\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[15]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[14\]~reg0 " "Destination node data_RRF\[14\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[14]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[13\]~reg0 " "Destination node data_RRF\[13\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[13]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[12\]~reg0 " "Destination node data_RRF\[12\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[12]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[11\]~reg0 " "Destination node data_RRF\[11\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[11]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[10\]~reg0 " "Destination node data_RRF\[10\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[10]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[9\]~reg0 " "Destination node data_RRF\[9\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[9]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[8\]~reg0 " "Destination node data_RRF\[8\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[8]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_RRF\[7\]~reg0 " "Destination node data_RRF\[7\]~reg0" {  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 45 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_RRF[7]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430679573607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430679573607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430679573607 ""}  } { { "RRF.vhd" "" { Text "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/RRF.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 0 { 0 ""} 0 1150 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430679573607 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430679575224 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430679575228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430679575229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430679575236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430679575241 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430679575245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430679575246 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430679575250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430679575336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1430679575340 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430679575340 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "123 unused 2.5V 43 80 0 " "Number of I/O pins in group: 123 (unused VREF, 2.5V VCCIO, 43 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1430679575353 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1430679575353 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1430679575353 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1430679575356 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1430679575356 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1430679575356 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430679575798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430679579541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430679580384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430679580415 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430679591315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430679591316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430679593031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430679596748 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430679596748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430679601646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430679601647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430679601647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.34 " "Total time spent on timing analysis during the Fitter is 1.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430679601758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430679601941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430679602982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430679603248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430679604361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430679606256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/output_files/RRF.fit.smsg " "Generated suppressed messages file E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/output_files/RRF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430679608309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430679609635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 00:30:09 2015 " "Processing ended: Mon May 04 00:30:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430679609635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430679609635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430679609635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430679609635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1430679614202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430679614203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 00:30:13 2015 " "Processing started: Mon May 04 00:30:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430679614203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1430679614203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RRF -c RRF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RRF -c RRF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1430679614234 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1430679618660 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1430679618777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430679620513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 00:30:20 2015 " "Processing ended: Mon May 04 00:30:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430679620513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430679620513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430679620513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430679620513 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1430679621314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1430679626577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430679626578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 00:30:24 2015 " "Processing started: Mon May 04 00:30:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430679626578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430679626578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RRF -c RRF " "Command: quartus_sta RRF -c RRF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430679626579 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1430679627310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430679628347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430679628348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430679628539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430679628539 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RRF.sdc " "Synopsys Design Constraints File file not found: 'RRF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1430679629538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430679629539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430679629544 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1430679629544 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1430679630110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630111 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1430679630114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1430679630143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1430679630235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430679630235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.898 " "Worst-case setup slack is -1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898            -121.363 clk  " "   -1.898            -121.363 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679630239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679630322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430679630332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430679630337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -219.000 clk  " "   -3.000            -219.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679630342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679630342 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1430679630545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1430679630620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1430679632465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1430679632643 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430679632643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.616 " "Worst-case setup slack is -1.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616            -100.065 clk  " "   -1.616            -100.065 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679632650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679632662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430679632673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430679632681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -219.000 clk  " "   -3.000            -219.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679632690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679632690 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1430679632912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1430679633598 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430679633598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.715 " "Worst-case setup slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715             -37.934 clk  " "   -0.715             -37.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679633610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679633629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430679633642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430679633656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -233.618 clk  " "   -3.000            -233.618 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430679633670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430679633670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430679635688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430679635696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430679636058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 00:30:36 2015 " "Processing ended: Mon May 04 00:30:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430679636058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430679636058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430679636058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430679636058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430679640650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430679640651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 00:30:39 2015 " "Processing started: Mon May 04 00:30:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430679640651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430679640651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RRF -c RRF " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RRF -c RRF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430679640651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_6_1200mv_85c_slow.vho E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_6_1200mv_85c_slow.vho in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679643129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_6_1200mv_0c_slow.vho E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_6_1200mv_0c_slow.vho in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679643632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_min_1200mv_0c_fast.vho E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_min_1200mv_0c_fast.vho in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679644178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF.vho E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF.vho in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679644749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_6_1200mv_85c_vhd_slow.sdo E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_6_1200mv_85c_vhd_slow.sdo in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679645149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_6_1200mv_0c_vhd_slow.sdo E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_6_1200mv_0c_vhd_slow.sdo in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679645495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_min_1200mv_0c_vhd_fast.sdo E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_min_1200mv_0c_vhd_fast.sdo in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679645916 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RRF_vhd.sdo E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/ simulation " "Generated file RRF_vhd.sdo in folder \"E:/IITB/SEM IV/Processor Design/Assignment 4/RRF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430679646253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430679646482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 00:30:46 2015 " "Processing ended: Mon May 04 00:30:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430679646482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430679646482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430679646482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430679646482 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430679647387 ""}
