#
# Copyright (C) 2018-2019 de4dot@gmail.com
#
# Permission is hereby granted, free of charge, to any person obtaining
# a copy of this software and associated documentation files (the
# "Software"), to deal in the Software without restriction, including
# without limitation the rights to use, copy, modify, merge, publish,
# distribute, sublicense, and/or sell copies of the Software, and to
# permit persons to whom the Software is furnished to do so, subject to
# the following conditions:
#
# The above copyright notice and this permission notice shall be
# included in all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
# EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
# MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
# IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
# CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
# TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
# SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
#

00 CE, Add_rm8_r8
00 38, Add_rm8_r8
66 01 CE, Add_rm16_r16
66 01 18, Add_rm16_r16
01 CE, Add_rm32_r32
01 18, Add_rm32_r32
48 01 CE, Add_rm64_r64
48 01 18, Add_rm64_r64
02 CE, Add_r8_rm8
02 38, Add_r8_rm8
66 03 CE, Add_r16_rm16
66 03 18, Add_r16_rm16
03 CE, Add_r32_rm32
03 18, Add_r32_rm32
48 03 CE, Add_r64_rm64
48 03 18, Add_r64_rm64
04 A5, Add_AL_imm8
66 05 A55A, Add_AX_imm16
05 A55A3412, Add_EAX_imm32
48 05 A55A3482, Add_RAX_imm32
08 CE, Or_rm8_r8
08 38, Or_rm8_r8
66 09 CE, Or_rm16_r16
66 09 18, Or_rm16_r16
09 CE, Or_rm32_r32
09 18, Or_rm32_r32
48 09 CE, Or_rm64_r64
48 09 18, Or_rm64_r64
0A CE, Or_r8_rm8
0A 38, Or_r8_rm8
66 0B CE, Or_r16_rm16
66 0B 18, Or_r16_rm16
0B CE, Or_r32_rm32
0B 18, Or_r32_rm32
48 0B CE, Or_r64_rm64
48 0B 18, Or_r64_rm64
0C A5, Or_AL_imm8
66 0D A55A, Or_AX_imm16
0D A55A3412, Or_EAX_imm32
48 0D A55A3482, Or_RAX_imm32
10 CE, Adc_rm8_r8
10 38, Adc_rm8_r8
66 11 CE, Adc_rm16_r16
66 11 18, Adc_rm16_r16
11 CE, Adc_rm32_r32
11 18, Adc_rm32_r32
48 11 CE, Adc_rm64_r64
48 11 18, Adc_rm64_r64
12 CE, Adc_r8_rm8
12 38, Adc_r8_rm8
66 13 CE, Adc_r16_rm16
66 13 18, Adc_r16_rm16
13 CE, Adc_r32_rm32
13 18, Adc_r32_rm32
48 13 CE, Adc_r64_rm64
48 13 18, Adc_r64_rm64
14 A5, Adc_AL_imm8
66 15 A55A, Adc_AX_imm16
15 A55A3412, Adc_EAX_imm32
48 15 A55A3482, Adc_RAX_imm32
18 CE, Sbb_rm8_r8
18 38, Sbb_rm8_r8
66 19 CE, Sbb_rm16_r16
66 19 18, Sbb_rm16_r16
19 CE, Sbb_rm32_r32
19 18, Sbb_rm32_r32
48 19 CE, Sbb_rm64_r64
48 19 18, Sbb_rm64_r64
1A CE, Sbb_r8_rm8
1A 38, Sbb_r8_rm8
66 1B CE, Sbb_r16_rm16
66 1B 18, Sbb_r16_rm16
1B CE, Sbb_r32_rm32
1B 18, Sbb_r32_rm32
48 1B CE, Sbb_r64_rm64
48 1B 18, Sbb_r64_rm64
1C A5, Sbb_AL_imm8
66 1D A55A, Sbb_AX_imm16
1D A55A3412, Sbb_EAX_imm32
48 1D A55A3482, Sbb_RAX_imm32
20 CE, And_rm8_r8
20 38, And_rm8_r8
66 21 CE, And_rm16_r16
66 21 18, And_rm16_r16
21 CE, And_rm32_r32
21 18, And_rm32_r32
48 21 CE, And_rm64_r64
48 21 18, And_rm64_r64
22 CE, And_r8_rm8
22 38, And_r8_rm8
66 23 CE, And_r16_rm16
66 23 18, And_r16_rm16
23 CE, And_r32_rm32
23 18, And_r32_rm32
48 23 CE, And_r64_rm64
48 23 18, And_r64_rm64
24 A5, And_AL_imm8
66 25 A55A, And_AX_imm16
25 A55A3412, And_EAX_imm32
48 25 A55A3482, And_RAX_imm32
28 CE, Sub_rm8_r8
28 38, Sub_rm8_r8
66 29 CE, Sub_rm16_r16
66 29 18, Sub_rm16_r16
29 CE, Sub_rm32_r32
29 18, Sub_rm32_r32
48 29 CE, Sub_rm64_r64
48 29 18, Sub_rm64_r64
2A CE, Sub_r8_rm8
2A 38, Sub_r8_rm8
66 2B CE, Sub_r16_rm16
66 2B 18, Sub_r16_rm16
2B CE, Sub_r32_rm32
2B 18, Sub_r32_rm32
48 2B CE, Sub_r64_rm64
48 2B 18, Sub_r64_rm64
2C A5, Sub_AL_imm8
66 2D A55A, Sub_AX_imm16
2D A55A3412, Sub_EAX_imm32
48 2D A55A3482, Sub_RAX_imm32
30 CE, Xor_rm8_r8
30 38, Xor_rm8_r8
66 31 CE, Xor_rm16_r16
66 31 18, Xor_rm16_r16
31 CE, Xor_rm32_r32
31 18, Xor_rm32_r32
48 31 CE, Xor_rm64_r64
48 31 18, Xor_rm64_r64
32 CE, Xor_r8_rm8
32 38, Xor_r8_rm8
66 33 CE, Xor_r16_rm16
66 33 18, Xor_r16_rm16
33 CE, Xor_r32_rm32
33 18, Xor_r32_rm32
48 33 CE, Xor_r64_rm64
48 33 18, Xor_r64_rm64
34 A5, Xor_AL_imm8
66 35 A55A, Xor_AX_imm16
35 A55A3412, Xor_EAX_imm32
48 35 A55A3482, Xor_RAX_imm32
38 CE, Cmp_rm8_r8
38 38, Cmp_rm8_r8
66 39 CE, Cmp_rm16_r16
66 39 18, Cmp_rm16_r16
39 CE, Cmp_rm32_r32
39 18, Cmp_rm32_r32
48 39 CE, Cmp_rm64_r64
48 39 18, Cmp_rm64_r64
3A CE, Cmp_r8_rm8
3A 38, Cmp_r8_rm8
66 3B CE, Cmp_r16_rm16
66 3B 18, Cmp_r16_rm16
3B CE, Cmp_r32_rm32
3B 18, Cmp_r32_rm32
48 3B CE, Cmp_r64_rm64
48 3B 18, Cmp_r64_rm64
3C A5, Cmp_AL_imm8
66 3D A55A, Cmp_AX_imm16
3D A55A3412, Cmp_EAX_imm32
48 3D A55A3482, Cmp_RAX_imm32
66 50, Push_r16
66 41 50, Push_r16
50, Push_r64
41 50, Push_r64
66 51, Push_r16
66 41 51, Push_r16
51, Push_r64
41 51, Push_r64
66 52, Push_r16
66 41 52, Push_r16
52, Push_r64
41 52, Push_r64
66 53, Push_r16
66 41 53, Push_r16
53, Push_r64
41 53, Push_r64
66 54, Push_r16
66 41 54, Push_r16
54, Push_r64
41 54, Push_r64
66 55, Push_r16
66 41 55, Push_r16
55, Push_r64
41 55, Push_r64
66 56, Push_r16
66 41 56, Push_r16
56, Push_r64
41 56, Push_r64
66 57, Push_r16
66 41 57, Push_r16
57, Push_r64
41 57, Push_r64
66 58, Pop_r16
66 41 58, Pop_r16
58, Pop_r64
41 58, Pop_r64
66 59, Pop_r16
66 41 59, Pop_r16
59, Pop_r64
41 59, Pop_r64
66 5A, Pop_r16
66 41 5A, Pop_r16
5A, Pop_r64
41 5A, Pop_r64
66 5B, Pop_r16
66 41 5B, Pop_r16
5B, Pop_r64
41 5B, Pop_r64
66 5C, Pop_r16
66 41 5C, Pop_r16
5C, Pop_r64
41 5C, Pop_r64
66 5D, Pop_r16
66 41 5D, Pop_r16
5D, Pop_r64
41 5D, Pop_r64
66 5E, Pop_r16
66 41 5E, Pop_r16
5E, Pop_r64
41 5E, Pop_r64
66 5F, Pop_r16
66 41 5F, Pop_r16
5F, Pop_r64
41 5F, Pop_r64
66 63 CE, Movsxd_r16_rm16
66 63 18, Movsxd_r16_rm16
63 CE, Movsxd_r32_rm32
63 18, Movsxd_r32_rm32
48 63 CE, Movsxd_r64_rm32
48 63 18, Movsxd_r64_rm32
66 68 5AA5, Push_imm16
68 5AA51284, Pushq_imm32
66 69 CE A55A, Imul_r16_rm16_imm16
66 69 18 5AA5, Imul_r16_rm16_imm16
69 CE 5AA51234, Imul_r32_rm32_imm32
69 18 5AA51234, Imul_r32_rm32_imm32
48 69 CE 5AA51284, Imul_r64_rm64_imm32
48 69 18 5AA51284, Imul_r64_rm64_imm32
66 6A A5, Pushw_imm8
6A A5, Pushq_imm8
66 6B CE A5, Imul_r16_rm16_imm8
66 6B 18 A5, Imul_r16_rm16_imm8
6B CE A5, Imul_r32_rm32_imm8
6B 18 A5, Imul_r32_rm32_imm8
48 6B CE A5, Imul_r64_rm64_imm8
48 6B 18 A5, Imul_r64_rm64_imm8
67 6C, Insb_m8_DX
6C, Insb_m8_DX
66 67 6D, Insw_m16_DX
66 6D, Insw_m16_DX
67 6D, Insd_m32_DX
6D, Insd_m32_DX
67 6E, Outsb_DX_m8
6E, Outsb_DX_m8
66 67 6F, Outsw_DX_m16
66 6F, Outsw_DX_m16
67 6F, Outsd_DX_m32
6F, Outsd_DX_m32
70 5A, Jo_rel8_64
71 5A, Jno_rel8_64
72 5A, Jb_rel8_64
73 5A, Jae_rel8_64
74 5A, Je_rel8_64
75 5A, Jne_rel8_64
76 5A, Jbe_rel8_64
77 5A, Ja_rel8_64
78 5A, Js_rel8_64
79 5A, Jns_rel8_64
7A 5A, Jp_rel8_64
7B 5A, Jnp_rel8_64
7C 5A, Jl_rel8_64
7D 5A, Jge_rel8_64
7E 5A, Jle_rel8_64
7F 5A, Jg_rel8_64
80 C1 5A, Add_rm8_imm8
80 00 5A, Add_rm8_imm8
80 CA A5, Or_rm8_imm8
80 08 A5, Or_rm8_imm8
80 D3 5A, Adc_rm8_imm8
80 10 5A, Adc_rm8_imm8
80 DC A5, Sbb_rm8_imm8
80 18 A5, Sbb_rm8_imm8
80 E5 5A, And_rm8_imm8
80 20 5A, And_rm8_imm8
80 EE A5, Sub_rm8_imm8
80 28 A5, Sub_rm8_imm8
80 F7 5A, Xor_rm8_imm8
80 30 5A, Xor_rm8_imm8
80 F8 A5, Cmp_rm8_imm8
80 38 A5, Cmp_rm8_imm8
66 81 C1 5AA5, Add_rm16_imm16
66 81 00 5AA5, Add_rm16_imm16
81 C1 5AA51234, Add_rm32_imm32
81 00 5AA51234, Add_rm32_imm32
48 81 C1 5AA51284, Add_rm64_imm32
48 81 00 5AA51284, Add_rm64_imm32
66 81 CA A55A, Or_rm16_imm16
66 81 08 A55A, Or_rm16_imm16
81 CA A55A89AB, Or_rm32_imm32
81 08 A55A89AB, Or_rm32_imm32
48 81 CA 5AA51284, Or_rm64_imm32
48 81 08 5AA51284, Or_rm64_imm32
66 81 D3 5AA5, Adc_rm16_imm16
66 81 10 5AA5, Adc_rm16_imm16
81 D3 5AA51234, Adc_rm32_imm32
81 10 5AA51234, Adc_rm32_imm32
48 81 D3 5AA51284, Adc_rm64_imm32
48 81 10 5AA51284, Adc_rm64_imm32
66 81 DC A55A, Sbb_rm16_imm16
66 81 18 A55A, Sbb_rm16_imm16
81 DC A55A89AB, Sbb_rm32_imm32
81 18 A55A89AB, Sbb_rm32_imm32
48 81 DC 5AA51284, Sbb_rm64_imm32
48 81 18 5AA51284, Sbb_rm64_imm32
66 81 E5 5AA5, And_rm16_imm16
66 81 20 5AA5, And_rm16_imm16
81 E5 5AA51234, And_rm32_imm32
81 20 5AA51234, And_rm32_imm32
48 81 E5 5AA51284, And_rm64_imm32
48 81 20 5AA51284, And_rm64_imm32
66 81 EE A55A, Sub_rm16_imm16
66 81 28 A55A, Sub_rm16_imm16
81 EE A55A89AB, Sub_rm32_imm32
81 28 A55A89AB, Sub_rm32_imm32
48 81 EE 5AA51284, Sub_rm64_imm32
48 81 28 5AA51284, Sub_rm64_imm32
66 81 F7 5AA5, Xor_rm16_imm16
66 81 30 5AA5, Xor_rm16_imm16
81 F7 5AA51234, Xor_rm32_imm32
81 30 5AA51234, Xor_rm32_imm32
48 81 F7 5AA51284, Xor_rm64_imm32
48 81 30 5AA51284, Xor_rm64_imm32
66 81 F8 A55A, Cmp_rm16_imm16
66 81 38 A55A, Cmp_rm16_imm16
81 F8 A55A89AB, Cmp_rm32_imm32
81 38 A55A89AB, Cmp_rm32_imm32
49 81 F8 5AA51284, Cmp_rm64_imm32
48 81 38 5AA51284, Cmp_rm64_imm32
66 83 C1 A5, Add_rm16_imm8
66 83 00 A5, Add_rm16_imm8
83 C1 A5, Add_rm32_imm8
83 00 A5, Add_rm32_imm8
48 83 C1 A5, Add_rm64_imm8
48 83 00 A5, Add_rm64_imm8
66 83 CA A5, Or_rm16_imm8
66 83 08 A5, Or_rm16_imm8
83 CA A5, Or_rm32_imm8
83 08 A5, Or_rm32_imm8
48 83 CA A5, Or_rm64_imm8
48 83 08 A5, Or_rm64_imm8
66 83 D3 A5, Adc_rm16_imm8
66 83 10 A5, Adc_rm16_imm8
83 D3 A5, Adc_rm32_imm8
83 10 A5, Adc_rm32_imm8
48 83 D3 A5, Adc_rm64_imm8
48 83 10 A5, Adc_rm64_imm8
66 83 DC A5, Sbb_rm16_imm8
66 83 18 A5, Sbb_rm16_imm8
83 DC A5, Sbb_rm32_imm8
83 18 A5, Sbb_rm32_imm8
48 83 DC A5, Sbb_rm64_imm8
48 83 18 A5, Sbb_rm64_imm8
66 83 E5 A5, And_rm16_imm8
66 83 20 A5, And_rm16_imm8
83 E5 A5, And_rm32_imm8
83 20 A5, And_rm32_imm8
48 83 E5 A5, And_rm64_imm8
48 83 20 A5, And_rm64_imm8
66 83 EE A5, Sub_rm16_imm8
66 83 28 A5, Sub_rm16_imm8
83 EE A5, Sub_rm32_imm8
83 28 A5, Sub_rm32_imm8
48 83 EE A5, Sub_rm64_imm8
48 83 28 A5, Sub_rm64_imm8
66 83 F7 A5, Xor_rm16_imm8
66 83 30 A5, Xor_rm16_imm8
83 F7 A5, Xor_rm32_imm8
83 30 A5, Xor_rm32_imm8
48 83 F7 A5, Xor_rm64_imm8
48 83 30 A5, Xor_rm64_imm8
66 83 F8 A5, Cmp_rm16_imm8
66 83 38 A5, Cmp_rm16_imm8
83 F8 A5, Cmp_rm32_imm8
83 38 A5, Cmp_rm32_imm8
49 83 F8 A5, Cmp_rm64_imm8
48 83 38 A5, Cmp_rm64_imm8
84 CE, Test_rm8_r8
84 38, Test_rm8_r8
66 85 CE, Test_rm16_r16
66 85 18, Test_rm16_r16
85 CE, Test_rm32_r32
85 18, Test_rm32_r32
48 85 CE, Test_rm64_r64
48 85 18, Test_rm64_r64
86 CE, Xchg_rm8_r8
86 38, Xchg_rm8_r8
66 87 CE, Xchg_rm16_r16
66 87 18, Xchg_rm16_r16
87 CE, Xchg_rm32_r32
87 18, Xchg_rm32_r32
48 87 CE, Xchg_rm64_r64
48 87 18, Xchg_rm64_r64
88 CE, Mov_rm8_r8
88 38, Mov_rm8_r8
66 89 CE, Mov_rm16_r16
66 89 18, Mov_rm16_r16
89 CE, Mov_rm32_r32
89 18, Mov_rm32_r32
48 89 CE, Mov_rm64_r64
48 89 18, Mov_rm64_r64
8A CE, Mov_r8_rm8
8A 38, Mov_r8_rm8
66 8B CE, Mov_r16_rm16
66 8B 18, Mov_r16_rm16
8B CE, Mov_r32_rm32
8B 18, Mov_r32_rm32
48 8B CE, Mov_r64_rm64
48 8B 18, Mov_r64_rm64
66 8C CE, Mov_rm16_Sreg
66 8C 18, Mov_rm16_Sreg
8C CE, Mov_r32m16_Sreg
8C 18, Mov_r32m16_Sreg
48 8C CE, Mov_r64m16_Sreg
48 8C 18, Mov_r64m16_Sreg
66 8D 18, Lea_r16_m
8D 18, Lea_r32_m
48 8D 18, Lea_r64_m
66 8E E6, Mov_Sreg_rm16
66 8E 18, Mov_Sreg_rm16
8E E6, Mov_Sreg_r32m16
8E 18, Mov_Sreg_r32m16
48 8E E6, Mov_Sreg_r64m16
48 8E 18, Mov_Sreg_r64m16
66 8F C6, Pop_rm16
66 8F 00, Pop_rm16
8F C6, Pop_rm64
8F 00, Pop_rm64
66 90, Nopw
66 41 90, Xchg_r16_AX
90, Nopd
41 90, Xchg_r32_EAX
48 90, Nopq
49 90, Xchg_r64_RAX
66 91, Xchg_r16_AX
66 41 91, Xchg_r16_AX
91, Xchg_r32_EAX
41 91, Xchg_r32_EAX
48 91, Xchg_r64_RAX
49 91, Xchg_r64_RAX
66 92, Xchg_r16_AX
66 41 92, Xchg_r16_AX
92, Xchg_r32_EAX
41 92, Xchg_r32_EAX
48 92, Xchg_r64_RAX
49 92, Xchg_r64_RAX
66 93, Xchg_r16_AX
66 41 93, Xchg_r16_AX
93, Xchg_r32_EAX
41 93, Xchg_r32_EAX
48 93, Xchg_r64_RAX
49 93, Xchg_r64_RAX
66 94, Xchg_r16_AX
66 41 94, Xchg_r16_AX
94, Xchg_r32_EAX
41 94, Xchg_r32_EAX
48 94, Xchg_r64_RAX
49 94, Xchg_r64_RAX
66 95, Xchg_r16_AX
66 41 95, Xchg_r16_AX
95, Xchg_r32_EAX
41 95, Xchg_r32_EAX
48 95, Xchg_r64_RAX
49 95, Xchg_r64_RAX
66 96, Xchg_r16_AX
66 41 96, Xchg_r16_AX
96, Xchg_r32_EAX
41 96, Xchg_r32_EAX
48 96, Xchg_r64_RAX
49 96, Xchg_r64_RAX
66 97, Xchg_r16_AX
66 41 97, Xchg_r16_AX
97, Xchg_r32_EAX
41 97, Xchg_r32_EAX
48 97, Xchg_r64_RAX
49 97, Xchg_r64_RAX
F3 90, Pause
66 98, Cbw
98, Cwde
48 98, Cdqe
66 99, Cwd
99, Cdq
48 99, Cqo
9B, Wait
66 9C, Pushfw
9C, Pushfq
66 9D, Popfw
9D, Popfq
9E, Sahf
9F, Lahf
A0 123456789ABCDEF0, Mov_AL_moffs8
67 A0 12345678, Mov_AL_moffs8
66 A1 123456789ABCDEF0, Mov_AX_moffs16
66 67 A1 12345678, Mov_AX_moffs16
A1 123456789ABCDEF0, Mov_EAX_moffs32
67 A1 12345678, Mov_EAX_moffs32
48 A1 123456789ABCDEF0, Mov_RAX_moffs64
67 48 A1 12345678, Mov_RAX_moffs64
A2 123456789ABCDEF0, Mov_moffs8_AL
67 A2 12345678, Mov_moffs8_AL
66 A3 123456789ABCDEF0, Mov_moffs16_AX
66 67 A3 12345678, Mov_moffs16_AX
A3 123456789ABCDEF0, Mov_moffs32_EAX
67 A3 12345678, Mov_moffs32_EAX
48 A3 123456789ABCDEF0, Mov_moffs64_RAX
67 48 A3 12345678, Mov_moffs64_RAX
67 A4, Movsb_m8_m8
A4, Movsb_m8_m8
66 67 A5, Movsw_m16_m16
66 A5, Movsw_m16_m16
67 A5, Movsd_m32_m32
A5, Movsd_m32_m32
67 48 A5, Movsq_m64_m64
48 A5, Movsq_m64_m64
67 A6, Cmpsb_m8_m8
A6, Cmpsb_m8_m8
66 67 A7, Cmpsw_m16_m16
66 A7, Cmpsw_m16_m16
67 A7, Cmpsd_m32_m32
A7, Cmpsd_m32_m32
67 48 A7, Cmpsq_m64_m64
48 A7, Cmpsq_m64_m64
A8 A5, Test_AL_imm8
66 A9 A55A, Test_AX_imm16
A9 A55A3412, Test_EAX_imm32
48 A9 A55A3482, Test_RAX_imm32
67 AA, Stosb_m8_AL
AA, Stosb_m8_AL
66 67 AB, Stosw_m16_AX
66 AB, Stosw_m16_AX
67 AB, Stosd_m32_EAX
AB, Stosd_m32_EAX
67 48 AB, Stosq_m64_RAX
48 AB, Stosq_m64_RAX
67 AC, Lodsb_AL_m8
AC, Lodsb_AL_m8
66 67 AD, Lodsw_AX_m16
66 AD, Lodsw_AX_m16
67 AD, Lodsd_EAX_m32
AD, Lodsd_EAX_m32
67 48 AD, Lodsq_RAX_m64
48 AD, Lodsq_RAX_m64
67 AE, Scasb_AL_m8
AE, Scasb_AL_m8
66 67 AF, Scasw_AX_m16
66 AF, Scasw_AX_m16
67 AF, Scasd_EAX_m32
AF, Scasd_EAX_m32
67 48 AF, Scasq_RAX_m64
48 AF, Scasq_RAX_m64
B0 5A, Mov_r8_imm8
41 B0 5A, Mov_r8_imm8
B1 A5, Mov_r8_imm8
41 B1 A5, Mov_r8_imm8
B2 5A, Mov_r8_imm8
41 B2 5A, Mov_r8_imm8
B3 A5, Mov_r8_imm8
41 B3 A5, Mov_r8_imm8
B4 5A, Mov_r8_imm8
40 B4 5A, Mov_r8_imm8
41 B4 5A, Mov_r8_imm8
B5 A5, Mov_r8_imm8
40 B5 A5, Mov_r8_imm8
41 B5 A5, Mov_r8_imm8
B6 5A, Mov_r8_imm8
40 B6 5A, Mov_r8_imm8
41 B6 5A, Mov_r8_imm8
B7 A5, Mov_r8_imm8
40 B7 A5, Mov_r8_imm8
41 B7 A5, Mov_r8_imm8
66 B8 5AA5, Mov_r16_imm16
66 41 B8 5AA5, Mov_r16_imm16
B8 5AA51234, Mov_r32_imm32
41 B8 5AA51234, Mov_r32_imm32
48 B8 041526375AA51234, Mov_r64_imm64
49 B8 041526375AA51234, Mov_r64_imm64
66 B9 A55A, Mov_r16_imm16
66 41 B9 A55A, Mov_r16_imm16
B9 A55A5678, Mov_r32_imm32
41 B9 A55A5678, Mov_r32_imm32
48 B9 04152637A55A5678, Mov_r64_imm64
49 B9 04152637A55A5678, Mov_r64_imm64
66 BA 5AA5, Mov_r16_imm16
66 41 BA 5AA5, Mov_r16_imm16
BA 5AA51234, Mov_r32_imm32
41 BA 5AA51234, Mov_r32_imm32
48 BA 041526375AA51234, Mov_r64_imm64
49 BA 041526375AA51234, Mov_r64_imm64
66 BB A55A, Mov_r16_imm16
66 41 BB A55A, Mov_r16_imm16
BB A55A5678, Mov_r32_imm32
41 BB A55A5678, Mov_r32_imm32
48 BB 04152637A55A5678, Mov_r64_imm64
49 BB 04152637A55A5678, Mov_r64_imm64
66 BC 5AA5, Mov_r16_imm16
66 41 BC 5AA5, Mov_r16_imm16
BC 5AA51234, Mov_r32_imm32
41 BC 5AA51234, Mov_r32_imm32
48 BC 041526375AA51234, Mov_r64_imm64
49 BC 041526375AA51234, Mov_r64_imm64
66 BD A55A, Mov_r16_imm16
66 41 BD A55A, Mov_r16_imm16
BD A55A5678, Mov_r32_imm32
41 BD A55A5678, Mov_r32_imm32
48 BD 04152637A55A5678, Mov_r64_imm64
49 BD 04152637A55A5678, Mov_r64_imm64
66 BE 5AA5, Mov_r16_imm16
66 41 BE 5AA5, Mov_r16_imm16
BE 5AA51234, Mov_r32_imm32
41 BE 5AA51234, Mov_r32_imm32
48 BE 041526375AA51234, Mov_r64_imm64
49 BE 041526375AA51234, Mov_r64_imm64
66 BF A55A, Mov_r16_imm16
66 41 BF A55A, Mov_r16_imm16
BF A55A5678, Mov_r32_imm32
41 BF A55A5678, Mov_r32_imm32
48 BF 04152637A55A5678, Mov_r64_imm64
49 BF 04152637A55A5678, Mov_r64_imm64
C0 C1 5A, Rol_rm8_imm8
C0 00 5A, Rol_rm8_imm8
C0 CA A5, Ror_rm8_imm8
C0 08 A5, Ror_rm8_imm8
C0 D3 5A, Rcl_rm8_imm8
C0 10 5A, Rcl_rm8_imm8
C0 DC A5, Rcr_rm8_imm8
C0 18 A5, Rcr_rm8_imm8
C0 E5 5A, Shl_rm8_imm8
C0 20 5A, Shl_rm8_imm8
C0 EE A5, Shr_rm8_imm8
C0 28 A5, Shr_rm8_imm8
C0 F8 A5, Sar_rm8_imm8
C0 38 A5, Sar_rm8_imm8
66 C1 C1 5A, Rol_rm16_imm8
66 C1 00 5A, Rol_rm16_imm8
C1 C1 5A, Rol_rm32_imm8
C1 00 5A, Rol_rm32_imm8
48 C1 C1 5A, Rol_rm64_imm8
48 C1 00 5A, Rol_rm64_imm8
66 C1 CA A5, Ror_rm16_imm8
66 C1 08 A5, Ror_rm16_imm8
C1 CA A5, Ror_rm32_imm8
C1 08 A5, Ror_rm32_imm8
48 C1 CA A5, Ror_rm64_imm8
48 C1 08 A5, Ror_rm64_imm8
66 C1 D3 5A, Rcl_rm16_imm8
66 C1 10 5A, Rcl_rm16_imm8
C1 D3 5A, Rcl_rm32_imm8
C1 10 5A, Rcl_rm32_imm8
48 C1 D3 5A, Rcl_rm64_imm8
48 C1 10 5A, Rcl_rm64_imm8
66 C1 DC A5, Rcr_rm16_imm8
66 C1 18 A5, Rcr_rm16_imm8
C1 DC A5, Rcr_rm32_imm8
C1 18 A5, Rcr_rm32_imm8
48 C1 DC A5, Rcr_rm64_imm8
48 C1 18 A5, Rcr_rm64_imm8
66 C1 E5 5A, Shl_rm16_imm8
66 C1 20 5A, Shl_rm16_imm8
C1 E5 5A, Shl_rm32_imm8
C1 20 5A, Shl_rm32_imm8
48 C1 E5 5A, Shl_rm64_imm8
48 C1 20 5A, Shl_rm64_imm8
66 C1 EE A5, Shr_rm16_imm8
66 C1 28 A5, Shr_rm16_imm8
C1 EE A5, Shr_rm32_imm8
C1 28 A5, Shr_rm32_imm8
48 C1 EE A5, Shr_rm64_imm8
48 C1 28 A5, Shr_rm64_imm8
66 C1 F8 A5, Sar_rm16_imm8
66 C1 38 A5, Sar_rm16_imm8
C1 F8 A5, Sar_rm32_imm8
C1 38 A5, Sar_rm32_imm8
49 C1 F8 A5, Sar_rm64_imm8
48 C1 38 A5, Sar_rm64_imm8
C2 5AA5, Retnq_imm16
C3, Retnq
F3 C3, Retnq
C6 C1 5A, Mov_rm8_imm8
C6 00 5A, Mov_rm8_imm8
C6 F8 5A, Xabort_imm8
66 C7 C1 5AA5, Mov_rm16_imm16
66 C7 00 5AA5, Mov_rm16_imm16
C7 C1 5AA51234, Mov_rm32_imm32
C7 00 5AA51234, Mov_rm32_imm32
48 C7 C1 5AA51284, Mov_rm64_imm32
48 C7 00 5AA51284, Mov_rm64_imm32
66 C7 F8 5AA5, Xbegin_rel16
C7 F8 5AA51234, Xbegin_rel32
48 C7 F8 5AA51234, Xbegin_rel32
66 C8 5AA5 A6, Enterw_imm16_imm8
C8 5AA5 A6, Enterq_imm16_imm8
66 C9, Leavew
C9, Leaveq
66 CA 5AA5, Retfw_imm16
CA 5AA5, Retfd_imm16
48 CA 5AA5, Retfq_imm16
66 CB, Retfw
CB, Retfd
48 CB, Retfq
CC, Int3
CD 5A, Int_imm8
66 CF, Iretw
CF, Iretd
48 CF, Iretq
D0 C1, Rol_rm8_1
D0 00, Rol_rm8_1
D0 CA, Ror_rm8_1
D0 08, Ror_rm8_1
D0 D3, Rcl_rm8_1
D0 10, Rcl_rm8_1
D0 DC, Rcr_rm8_1
D0 18, Rcr_rm8_1
D0 E5, Shl_rm8_1
D0 20, Shl_rm8_1
D0 EE, Shr_rm8_1
D0 28, Shr_rm8_1
D0 F8, Sar_rm8_1
D0 38, Sar_rm8_1
66 D1 C1, Rol_rm16_1
66 D1 00, Rol_rm16_1
D1 C1, Rol_rm32_1
D1 00, Rol_rm32_1
48 D1 C1, Rol_rm64_1
48 D1 00, Rol_rm64_1
66 D1 CA, Ror_rm16_1
66 D1 08, Ror_rm16_1
D1 CA, Ror_rm32_1
D1 08, Ror_rm32_1
48 D1 CA, Ror_rm64_1
48 D1 08, Ror_rm64_1
66 D1 D3, Rcl_rm16_1
66 D1 10, Rcl_rm16_1
D1 D3, Rcl_rm32_1
D1 10, Rcl_rm32_1
48 D1 D3, Rcl_rm64_1
48 D1 10, Rcl_rm64_1
66 D1 DC, Rcr_rm16_1
66 D1 18, Rcr_rm16_1
D1 DC, Rcr_rm32_1
D1 18, Rcr_rm32_1
48 D1 DC, Rcr_rm64_1
48 D1 18, Rcr_rm64_1
66 D1 E5, Shl_rm16_1
66 D1 20, Shl_rm16_1
D1 E5, Shl_rm32_1
D1 20, Shl_rm32_1
48 D1 E5, Shl_rm64_1
48 D1 20, Shl_rm64_1
66 D1 EE, Shr_rm16_1
66 D1 28, Shr_rm16_1
D1 EE, Shr_rm32_1
D1 28, Shr_rm32_1
48 D1 EE, Shr_rm64_1
48 D1 28, Shr_rm64_1
66 D1 F8, Sar_rm16_1
66 D1 38, Sar_rm16_1
D1 F8, Sar_rm32_1
D1 38, Sar_rm32_1
49 D1 F8, Sar_rm64_1
48 D1 38, Sar_rm64_1
D2 C1, Rol_rm8_CL
D2 00, Rol_rm8_CL
D2 CA, Ror_rm8_CL
D2 08, Ror_rm8_CL
D2 D3, Rcl_rm8_CL
D2 10, Rcl_rm8_CL
D2 DC, Rcr_rm8_CL
D2 18, Rcr_rm8_CL
D2 E5, Shl_rm8_CL
D2 20, Shl_rm8_CL
D2 EE, Shr_rm8_CL
D2 28, Shr_rm8_CL
D2 F8, Sar_rm8_CL
D2 38, Sar_rm8_CL
66 D3 C1, Rol_rm16_CL
66 D3 00, Rol_rm16_CL
D3 C1, Rol_rm32_CL
D3 00, Rol_rm32_CL
48 D3 C1, Rol_rm64_CL
48 D3 00, Rol_rm64_CL
66 D3 CA, Ror_rm16_CL
66 D3 08, Ror_rm16_CL
D3 CA, Ror_rm32_CL
D3 08, Ror_rm32_CL
48 D3 CA, Ror_rm64_CL
48 D3 08, Ror_rm64_CL
66 D3 D3, Rcl_rm16_CL
66 D3 10, Rcl_rm16_CL
D3 D3, Rcl_rm32_CL
D3 10, Rcl_rm32_CL
48 D3 D3, Rcl_rm64_CL
48 D3 10, Rcl_rm64_CL
66 D3 DC, Rcr_rm16_CL
66 D3 18, Rcr_rm16_CL
D3 DC, Rcr_rm32_CL
D3 18, Rcr_rm32_CL
48 D3 DC, Rcr_rm64_CL
48 D3 18, Rcr_rm64_CL
66 D3 E5, Shl_rm16_CL
66 D3 20, Shl_rm16_CL
D3 E5, Shl_rm32_CL
D3 20, Shl_rm32_CL
48 D3 E5, Shl_rm64_CL
48 D3 20, Shl_rm64_CL
66 D3 EE, Shr_rm16_CL
66 D3 28, Shr_rm16_CL
D3 EE, Shr_rm32_CL
D3 28, Shr_rm32_CL
48 D3 EE, Shr_rm64_CL
48 D3 28, Shr_rm64_CL
66 D3 F8, Sar_rm16_CL
66 D3 38, Sar_rm16_CL
D3 F8, Sar_rm32_CL
D3 38, Sar_rm32_CL
49 D3 F8, Sar_rm64_CL
48 D3 38, Sar_rm64_CL
D7, Xlat_m8
D8 00, Fadd_m32fp
D8 08, Fmul_m32fp
D8 10, Fcom_m32fp
D8 18, Fcomp_m32fp
D8 20, Fsub_m32fp
D8 28, Fsubr_m32fp
D8 30, Fdiv_m32fp
D8 38, Fdivr_m32fp
D8 C3, Fadd_st0_sti
D8 CB, Fmul_st0_sti
D8 D3, Fcom_st0_sti
D8 DB, Fcomp_st0_sti
D8 E3, Fsub_st0_sti
D8 EB, Fsubr_st0_sti
D8 F3, Fdiv_st0_sti
D8 FB, Fdivr_st0_sti
D9 00, Fld_m32fp
D9 10, Fst_m32fp
D9 18, Fstp_m32fp
66 D9 20, Fldenv_m14byte
D9 20, Fldenv_m28byte
D9 28, Fldcw_m2byte
66 D9 30, Fnstenv_m14byte
D9 30, Fnstenv_m28byte
D9 38, Fnstcw_m2byte
D9 C3, Fld_st0_sti
D9 CB, Fxch_st0_sti
D9 D0, Fnop
D9 E0, Fchs
D9 E1, Fabs
D9 E4, Ftst
D9 E5, Fxam
D9 E8, Fld1
D9 E9, Fldl2t
D9 EA, Fldl2e
D9 EB, Fldpi
D9 EC, Fldlg2
D9 ED, Fldln2
D9 EE, Fldz
D9 F0, F2xm1
D9 F1, Fyl2x
D9 F2, Fptan
D9 F3, Fpatan
D9 F4, Fxtract
D9 F5, Fprem1
D9 F6, Fdecstp
D9 F7, Fincstp
D9 F8, Fprem
D9 F9, Fyl2xp1
D9 FA, Fsqrt
D9 FB, Fsincos
D9 FC, Frndint
D9 FD, Fscale
D9 FE, Fsin
D9 FF, Fcos
DA 00, Fiadd_m32int
DA 08, Fimul_m32int
DA 10, Ficom_m32int
DA 18, Ficomp_m32int
DA 20, Fisub_m32int
DA 28, Fisubr_m32int
DA 30, Fidiv_m32int
DA 38, Fidivr_m32int
DA C3, Fcmovb_st0_sti
DA CB, Fcmove_st0_sti
DA D3, Fcmovbe_st0_sti
DA DB, Fcmovu_st0_sti
DA E9, Fucompp
DB 00, Fild_m32int
DB 08, Fisttp_m32int
DB 10, Fist_m32int
DB 18, Fistp_m32int
DB 28, Fld_m80fp
DB 38, Fstp_m80fp
DB C3, Fcmovnb_st0_sti
DB CB, Fcmovne_st0_sti
DB D3, Fcmovnbe_st0_sti
DB DB, Fcmovnu_st0_sti
DB E2, Fnclex
DB E3, Fninit
DB EB, Fucomi_st0_sti
DB F3, Fcomi_st0_sti
DC 00, Fadd_m64fp
DC 08, Fmul_m64fp
DC 10, Fcom_m64fp
DC 18, Fcomp_m64fp
DC 20, Fsub_m64fp
DC 28, Fsubr_m64fp
DC 30, Fdiv_m64fp
DC 38, Fdivr_m64fp
DC C3, Fadd_sti_st0
DC CB, Fmul_sti_st0
DC E3, Fsubr_sti_st0
DC EB, Fsub_sti_st0
DC F3, Fdivr_sti_st0
DC FB, Fdiv_sti_st0
DD 00, Fld_m64fp
DD 08, Fisttp_m64int
DD 10, Fst_m64fp
DD 18, Fstp_m64fp
66 DD 20, Frstor_m94byte
DD 20, Frstor_m108byte
66 DD 30, Fnsave_m94byte
DD 30, Fnsave_m108byte
DD 38, Fnstsw_m2byte
DD C3, Ffree_sti
DD D3, Fst_sti
DD DB, Fstp_sti
DD E3, Fucom_st0_sti
DD EB, Fucomp_st0_sti
DE 00, Fiadd_m16int
DE 08, Fimul_m16int
DE 10, Ficom_m16int
DE 18, Ficomp_m16int
DE 20, Fisub_m16int
DE 28, Fisubr_m16int
DE 30, Fidiv_m16int
DE 38, Fidivr_m16int
DE C3, Faddp_sti_st0
DE CB, Fmulp_sti_st0
DE D9, Fcompp
DE E3, Fsubrp_sti_st0
DE EB, Fsubp_sti_st0
DE F3, Fdivrp_sti_st0
DE FB, Fdivp_sti_st0
DF 00, Fild_m16int
DF 08, Fisttp_m16int
DF 10, Fist_m16int
DF 18, Fistp_m16int
DF 20, Fbld_m80bcd
DF 28, Fild_m64int
DF 30, Fbstp_m80bcd
DF 38, Fistp_m64int
DF E0, Fnstsw_AX
DF EB, Fucomip_st0_sti
DF F3, Fcomip_st0_sti
66 67 E0 5A, Loopne_rel8_16_ECX, AMD
67 E0 5A, Loopne_rel8_64_ECX
66 E0 5A, Loopne_rel8_16_RCX, AMD
E0 5A, Loopne_rel8_64_RCX
66 67 E1 5A, Loope_rel8_16_ECX, AMD
67 E1 5A, Loope_rel8_64_ECX
66 E1 5A, Loope_rel8_16_RCX, AMD
E1 5A, Loope_rel8_64_RCX
66 67 E2 5A, Loop_rel8_16_ECX, AMD
67 E2 5A, Loop_rel8_64_ECX
66 E2 5A, Loop_rel8_16_RCX, AMD
E2 5A, Loop_rel8_64_RCX
66 67 E3 5A, Jecxz_rel8_16, AMD
67 E3 5A, Jecxz_rel8_64
66 E3 5A, Jrcxz_rel8_16, AMD
E3 5A, Jrcxz_rel8_64
E4 5A, In_AL_imm8
66 E5 5A, In_AX_imm8
E5 5A, In_EAX_imm8
E6 5A, Out_imm8_AL
66 E7 5A, Out_imm8_AX
E7 5A, Out_imm8_EAX
E8 12345AA5, Call_rel32_64
E9 12345AA5, Jmp_rel32_64
EB 5A, Jmp_rel8_64
EC, In_AL_DX
66 ED, In_AX_DX
ED, In_EAX_DX
EE, Out_DX_AL
66 EF, Out_DX_AX
EF, Out_DX_EAX
F1, Int1
F4, Hlt
F5, Cmc
F6 C1 5A, Test_rm8_imm8
F6 00 5A, Test_rm8_imm8
F6 D1, Not_rm8
F6 10, Not_rm8
F6 DE, Neg_rm8
F6 18, Neg_rm8
F6 E5, Mul_rm8
F6 20, Mul_rm8
F6 EE, Imul_rm8
F6 28, Imul_rm8
F6 F7, Div_rm8
F6 30, Div_rm8
F6 F8, Idiv_rm8
F6 38, Idiv_rm8
66 F7 C1 5AA5, Test_rm16_imm16
66 F7 00 5AA5, Test_rm16_imm16
F7 C1 5AA51234, Test_rm32_imm32
F7 00 5AA51234, Test_rm32_imm32
48 F7 C1 5AA51284, Test_rm64_imm32
48 F7 00 5AA51284, Test_rm64_imm32
66 F7 D1, Not_rm16
66 F7 10, Not_rm16
F7 D1, Not_rm32
F7 10, Not_rm32
48 F7 D1, Not_rm64
48 F7 10, Not_rm64
66 F7 DE, Neg_rm16
66 F7 18, Neg_rm16
F7 DE, Neg_rm32
F7 18, Neg_rm32
48 F7 DE, Neg_rm64
48 F7 18, Neg_rm64
66 F7 E5, Mul_rm16
66 F7 20, Mul_rm16
F7 E5, Mul_rm32
F7 20, Mul_rm32
48 F7 E5, Mul_rm64
48 F7 20, Mul_rm64
66 F7 EE, Imul_rm16
66 F7 28, Imul_rm16
F7 EE, Imul_rm32
F7 28, Imul_rm32
48 F7 EE, Imul_rm64
48 F7 28, Imul_rm64
66 F7 F7, Div_rm16
66 F7 30, Div_rm16
F7 F7, Div_rm32
F7 30, Div_rm32
48 F7 F7, Div_rm64
48 F7 30, Div_rm64
66 F7 F8, Idiv_rm16
66 F7 38, Idiv_rm16
F7 F8, Idiv_rm32
F7 38, Idiv_rm32
49 F7 F8, Idiv_rm64
48 F7 38, Idiv_rm64
F8, Clc
F9, Stc
FA, Cli
FB, Sti
FC, Cld
FD, Std
FE C1, Inc_rm8
FE 00, Inc_rm8
FE CE, Dec_rm8
FE 08, Dec_rm8
66 FF C1, Inc_rm16
66 FF 00, Inc_rm16
FF C1, Inc_rm32
FF 00, Inc_rm32
48 FF C1, Inc_rm64
48 FF 00, Inc_rm64
66 FF CE, Dec_rm16
66 FF 08, Dec_rm16
FF CE, Dec_rm32
FF 08, Dec_rm32
48 FF CE, Dec_rm64
48 FF 08, Dec_rm64
FF D1, Call_rm64
FF 10, Call_rm64
66 FF 18, Call_m1616
FF 18, Call_m1632
48 FF 18, Call_m1664
FF E6, Jmp_rm64
FF 20, Jmp_rm64
66 FF 28, Jmp_m1616
FF 28, Jmp_m1632
48 FF 28, Jmp_m1664
66 FF F6, Push_rm16
66 FF 30, Push_rm16
FF F6, Push_rm64
FF 30, Push_rm64
66 0F00 C1, Sldt_rm16
66 0F00 00, Sldt_rm16
0F00 C1, Sldt_r32m16
0F00 00, Sldt_r32m16
48 0F00 C1, Sldt_r64m16
48 0F00 00, Sldt_r64m16
66 0F00 CA, Str_rm16
66 0F00 08, Str_rm16
0F00 CA, Str_r32m16
0F00 08, Str_r32m16
48 0F00 CA, Str_r64m16
48 0F00 08, Str_r64m16
66 0F00 D3, Lldt_rm16
66 0F00 10, Lldt_rm16
0F00 D3, Lldt_r32m16
0F00 10, Lldt_r32m16
48 0F00 D3, Lldt_r64m16
48 0F00 10, Lldt_r64m16
66 0F00 DC, Ltr_rm16
66 0F00 18, Ltr_rm16
0F00 DC, Ltr_r32m16
0F00 18, Ltr_r32m16
48 0F00 DC, Ltr_r64m16
48 0F00 18, Ltr_r64m16
66 0F00 E5, Verr_rm16
66 0F00 20, Verr_rm16
0F00 E5, Verr_r32m16
0F00 20, Verr_r32m16
48 0F00 E5, Verr_r64m16
48 0F00 20, Verr_r64m16
66 0F00 EE, Verw_rm16
66 0F00 28, Verw_rm16
0F00 EE, Verw_r32m16
0F00 28, Verw_r32m16
48 0F00 EE, Verw_r64m16
48 0F00 28, Verw_r64m16
0F01 00, Sgdt_m1664
0F01 08, Sidt_m1664
0F01 10, Lgdt_m1664
0F01 18, Lidt_m1664
66 0F01 E5, Smsw_rm16
66 0F01 20, Smsw_rm16
0F01 E5, Smsw_r32m16
0F01 20, Smsw_r32m16
48 0F01 E5, Smsw_r64m16
48 0F01 20, Smsw_r64m16
66 0F01 F6, Lmsw_rm16
66 0F01 30, Lmsw_rm16
0F01 F6, Lmsw_r32m16
0F01 30, Lmsw_r32m16
48 0F01 F6, Lmsw_r64m16
48 0F01 30, Lmsw_r64m16
0F01 38, Invlpg_m
0F01 C0, Enclv
0F01 C1, Vmcall
0F01 C2, Vmlaunch
0F01 C3, Vmresume
0F01 C4, Vmxoff
0F01 C8, Monitorq
0F01 C9, Mwait
0F01 CA, Clac
0F01 CB, Stac
0F01 CF, Encls
0F01 D0, Xgetbv
0F01 D1, Xsetbv
0F01 D4, Vmfunc
0F01 D5, Xend
0F01 D6, Xtest
0F01 D7, Enclu
0F01 EE, Rdpkru
0F01 EF, Wrpkru
0F01 F8, Swapgs
0F01 F9, Rdtscp
66 0F02 CE, Lar_r16_rm16
66 0F02 18, Lar_r16_rm16
0F02 CE, Lar_r32_r32m16
0F02 18, Lar_r32_r32m16
48 0F02 CE, Lar_r64_r64m16
48 0F02 18, Lar_r64_r64m16
66 0F03 CE, Lsl_r16_rm16
66 0F03 18, Lsl_r16_rm16
0F03 CE, Lsl_r32_r32m16
0F03 18, Lsl_r32_r32m16
48 0F03 CE, Lsl_r64_r64m16
48 0F03 18, Lsl_r64_r64m16
0F05, Syscall
0F06, Clts
0F07, Sysretd
48 0F07, Sysretq
0F08, Invd
0F09, Wbinvd
0F0B, Ud2
0F0D 08, Prefetchw_m8
0F0D 10, Prefetchwt1_m8
0F10 CD, Movups_xmm_xmmm128
0F10 08, Movups_xmm_xmmm128
C5F8 10 CD, VEX_Vmovups_xmm_xmmm128
C5F8 10 10, VEX_Vmovups_xmm_xmmm128
C5FC 10 CD, VEX_Vmovups_ymm_ymmm256
C5FC 10 10, VEX_Vmovups_ymm_ymmm256
62 F17C08 10 D3, EVEX_Vmovups_xmm_k1z_xmmm128
62 F17C08 10 50 01, EVEX_Vmovups_xmm_k1z_xmmm128
62 F17C28 10 D3, EVEX_Vmovups_ymm_k1z_ymmm256
62 F17C28 10 50 01, EVEX_Vmovups_ymm_k1z_ymmm256
62 F17C48 10 D3, EVEX_Vmovups_zmm_k1z_zmmm512
62 F17C48 10 50 01, EVEX_Vmovups_zmm_k1z_zmmm512
66 0F10 CD, Movupd_xmm_xmmm128
66 0F10 08, Movupd_xmm_xmmm128
C5F9 10 CD, VEX_Vmovupd_xmm_xmmm128
C5F9 10 10, VEX_Vmovupd_xmm_xmmm128
C5FD 10 CD, VEX_Vmovupd_ymm_ymmm256
C5FD 10 10, VEX_Vmovupd_ymm_ymmm256
62 F1FD08 10 D3, EVEX_Vmovupd_xmm_k1z_xmmm128
62 F1FD08 10 50 01, EVEX_Vmovupd_xmm_k1z_xmmm128
62 F1FD28 10 D3, EVEX_Vmovupd_ymm_k1z_ymmm256
62 F1FD28 10 50 01, EVEX_Vmovupd_ymm_k1z_ymmm256
62 F1FD48 10 D3, EVEX_Vmovupd_zmm_k1z_zmmm512
62 F1FD48 10 50 01, EVEX_Vmovupd_zmm_k1z_zmmm512
F3 0F10 CD, Movss_xmm_xmmm32
F3 0F10 08, Movss_xmm_xmmm32
C5CA 10 CD, VEX_Vmovss_xmm_xmm_xmm
C5FA 10 10, VEX_Vmovss_xmm_m32
62 F14E08 10 D3, EVEX_Vmovss_xmm_k1z_xmm_xmm
62 F17E08 10 50 01, EVEX_Vmovss_xmm_k1z_m32
F2 0F10 CD, Movsd_xmm_xmmm64
F2 0F10 08, Movsd_xmm_xmmm64
C5CB 10 CD, VEX_Vmovsd_xmm_xmm_xmm
C5FB 10 10, VEX_Vmovsd_xmm_m64
62 F1CF08 10 D3, EVEX_Vmovsd_xmm_k1z_xmm_xmm
62 F1FF08 10 50 01, EVEX_Vmovsd_xmm_k1z_m64
0F11 CD, Movups_xmmm128_xmm
0F11 08, Movups_xmmm128_xmm
C5F8 11 CD, VEX_Vmovups_xmmm128_xmm
C5F8 11 10, VEX_Vmovups_xmmm128_xmm
C5FC 11 CD, VEX_Vmovups_ymmm256_ymm
C5FC 11 10, VEX_Vmovups_ymmm256_ymm
62 F17C08 11 D3, EVEX_Vmovups_xmmm128_k1z_xmm
62 F17C08 11 50 01, EVEX_Vmovups_xmmm128_k1z_xmm
62 F17C28 11 D3, EVEX_Vmovups_ymmm256_k1z_ymm
62 F17C28 11 50 01, EVEX_Vmovups_ymmm256_k1z_ymm
62 F17C48 11 D3, EVEX_Vmovups_zmmm512_k1z_zmm
62 F17C48 11 50 01, EVEX_Vmovups_zmmm512_k1z_zmm
66 0F11 CD, Movupd_xmmm128_xmm
66 0F11 08, Movupd_xmmm128_xmm
C5F9 11 CD, VEX_Vmovupd_xmmm128_xmm
C5F9 11 10, VEX_Vmovupd_xmmm128_xmm
C5FD 11 CD, VEX_Vmovupd_ymmm256_ymm
C5FD 11 10, VEX_Vmovupd_ymmm256_ymm
62 F1FD08 11 D3, EVEX_Vmovupd_xmmm128_k1z_xmm
62 F1FD08 11 50 01, EVEX_Vmovupd_xmmm128_k1z_xmm
62 F1FD28 11 D3, EVEX_Vmovupd_ymmm256_k1z_ymm
62 F1FD28 11 50 01, EVEX_Vmovupd_ymmm256_k1z_ymm
62 F1FD48 11 D3, EVEX_Vmovupd_zmmm512_k1z_zmm
62 F1FD48 11 50 01, EVEX_Vmovupd_zmmm512_k1z_zmm
F3 0F11 CD, Movss_xmmm32_xmm
F3 0F11 08, Movss_xmmm32_xmm
C5CA 11 CD, VEX_Vmovss_xmm_xmm_xmm_0F11
C5FA 11 10, VEX_Vmovss_m32_xmm
62 F14E08 11 D3, EVEX_Vmovss_xmm_k1z_xmm_xmm_0F11
62 F17E08 11 50 01, EVEX_Vmovss_m32_k1_xmm
F2 0F11 CD, Movsd_xmmm64_xmm
F2 0F11 08, Movsd_xmmm64_xmm
C5CB 11 CD, VEX_Vmovsd_xmm_xmm_xmm_0F11
C5FB 11 10, VEX_Vmovsd_m64_xmm
62 F1CF08 11 D3, EVEX_Vmovsd_xmm_k1z_xmm_xmm_0F11
62 F1FF08 11 50 01, EVEX_Vmovsd_m64_k1_xmm
0F12 CD, Movhlps_xmm_xmm
0F12 08, Movlps_xmm_m64
C5C8 12 D3, VEX_Vmovhlps_xmm_xmm_xmm
C5C8 12 10, VEX_Vmovlps_xmm_xmm_m64
62 F14C08 12 D3, EVEX_Vmovhlps_xmm_xmm_xmm
62 F14C08 12 50 01, EVEX_Vmovlps_xmm_xmm_m64
66 0F12 08, Movlpd_xmm_m64
C5C9 12 10, VEX_Vmovlpd_xmm_xmm_m64
62 F1CD08 12 50 01, EVEX_Vmovlpd_xmm_xmm_m64
F3 0F12 CD, Movsldup_xmm_xmmm128
F3 0F12 08, Movsldup_xmm_xmmm128
C5FA 12 CD, VEX_Vmovsldup_xmm_xmmm128
C5FA 12 10, VEX_Vmovsldup_xmm_xmmm128
C5FE 12 CD, VEX_Vmovsldup_ymm_ymmm256
C5FE 12 10, VEX_Vmovsldup_ymm_ymmm256
62 F17E08 12 D3, EVEX_Vmovsldup_xmm_k1z_xmmm128
62 F17E08 12 50 01, EVEX_Vmovsldup_xmm_k1z_xmmm128
62 F17E28 12 D3, EVEX_Vmovsldup_ymm_k1z_ymmm256
62 F17E28 12 50 01, EVEX_Vmovsldup_ymm_k1z_ymmm256
62 F17E48 12 D3, EVEX_Vmovsldup_zmm_k1z_zmmm512
62 F17E48 12 50 01, EVEX_Vmovsldup_zmm_k1z_zmmm512
F2 0F12 CD, Movddup_xmm_xmmm64
F2 0F12 08, Movddup_xmm_xmmm64
C5FB 12 CD, VEX_Vmovddup_xmm_xmmm64
C5FB 12 10, VEX_Vmovddup_xmm_xmmm64
C5FF 12 CD, VEX_Vmovddup_ymm_ymmm256
C5FF 12 10, VEX_Vmovddup_ymm_ymmm256
62 F1FF08 12 D3, EVEX_Vmovddup_xmm_k1z_xmmm64
62 F1FF08 12 50 01, EVEX_Vmovddup_xmm_k1z_xmmm64
62 F1FF28 12 D3, EVEX_Vmovddup_ymm_k1z_ymmm256
62 F1FF28 12 50 01, EVEX_Vmovddup_ymm_k1z_ymmm256
62 F1FF48 12 D3, EVEX_Vmovddup_zmm_k1z_zmmm512
62 F1FF48 12 50 01, EVEX_Vmovddup_zmm_k1z_zmmm512
0F13 08, Movlps_m64_xmm
C5F8 13 10, VEX_Vmovlps_m64_xmm
62 F17C08 13 50 01, EVEX_Vmovlps_m64_xmm
66 0F13 08, Movlpd_m64_xmm
C5F9 13 10, VEX_Vmovlpd_m64_xmm
62 F1FD08 13 50 01, EVEX_Vmovlpd_m64_xmm
0F14 CD, Unpcklps_xmm_xmmm128
0F14 08, Unpcklps_xmm_xmmm128
C5C8 14 D3, VEX_Vunpcklps_xmm_xmm_xmmm128
C5C8 14 10, VEX_Vunpcklps_xmm_xmm_xmmm128
C5CC 14 D3, VEX_Vunpcklps_ymm_ymm_ymmm256
C5CC 14 10, VEX_Vunpcklps_ymm_ymm_ymmm256
62 F14C0B 14 D3, EVEX_Vunpcklps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 14 50 01, EVEX_Vunpcklps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 14 50 01, EVEX_Vunpcklps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 14 D3, EVEX_Vunpcklps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 14 50 01, EVEX_Vunpcklps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 14 50 01, EVEX_Vunpcklps_ymm_k1z_ymm_ymmm256b32
62 F14C4B 14 D3, EVEX_Vunpcklps_zmm_k1z_zmm_zmmm512b32
62 F14C4B 14 50 01, EVEX_Vunpcklps_zmm_k1z_zmm_zmmm512b32
62 F14CDD 14 50 01, EVEX_Vunpcklps_zmm_k1z_zmm_zmmm512b32
66 0F14 CD, Unpcklpd_xmm_xmmm128
66 0F14 08, Unpcklpd_xmm_xmmm128
C5C9 14 D3, VEX_Vunpcklpd_xmm_xmm_xmmm128
C5C9 14 10, VEX_Vunpcklpd_xmm_xmm_xmmm128
C5CD 14 D3, VEX_Vunpcklpd_ymm_ymm_ymmm256
C5CD 14 10, VEX_Vunpcklpd_ymm_ymm_ymmm256
62 F1CD8B 14 D3, EVEX_Vunpcklpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 14 50 01, EVEX_Vunpcklpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 14 50 01, EVEX_Vunpcklpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 14 D3, EVEX_Vunpcklpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 14 50 01, EVEX_Vunpcklpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 14 50 01, EVEX_Vunpcklpd_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 14 D3, EVEX_Vunpcklpd_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 14 50 01, EVEX_Vunpcklpd_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 14 50 01, EVEX_Vunpcklpd_zmm_k1z_zmm_zmmm512b64
0F15 CD, Unpckhps_xmm_xmmm128
0F15 08, Unpckhps_xmm_xmmm128
C5C8 15 D3, VEX_Vunpckhps_xmm_xmm_xmmm128
C5C8 15 10, VEX_Vunpckhps_xmm_xmm_xmmm128
C5CC 15 D3, VEX_Vunpckhps_ymm_ymm_ymmm256
C5CC 15 10, VEX_Vunpckhps_ymm_ymm_ymmm256
62 F14C0B 15 D3, EVEX_Vunpckhps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 15 50 01, EVEX_Vunpckhps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 15 50 01, EVEX_Vunpckhps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 15 D3, EVEX_Vunpckhps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 15 50 01, EVEX_Vunpckhps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 15 50 01, EVEX_Vunpckhps_ymm_k1z_ymm_ymmm256b32
62 F14C4B 15 D3, EVEX_Vunpckhps_zmm_k1z_zmm_zmmm512b32
62 F14C4B 15 50 01, EVEX_Vunpckhps_zmm_k1z_zmm_zmmm512b32
62 F14CDD 15 50 01, EVEX_Vunpckhps_zmm_k1z_zmm_zmmm512b32
66 0F15 CD, Unpckhpd_xmm_xmmm128
66 0F15 08, Unpckhpd_xmm_xmmm128
C5C9 15 D3, VEX_Vunpckhpd_xmm_xmm_xmmm128
C5C9 15 10, VEX_Vunpckhpd_xmm_xmm_xmmm128
C5CD 15 D3, VEX_Vunpckhpd_ymm_ymm_ymmm256
C5CD 15 10, VEX_Vunpckhpd_ymm_ymm_ymmm256
62 F1CD8B 15 D3, EVEX_Vunpckhpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 15 50 01, EVEX_Vunpckhpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 15 50 01, EVEX_Vunpckhpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 15 D3, EVEX_Vunpckhpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 15 50 01, EVEX_Vunpckhpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 15 50 01, EVEX_Vunpckhpd_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 15 D3, EVEX_Vunpckhpd_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 15 50 01, EVEX_Vunpckhpd_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 15 50 01, EVEX_Vunpckhpd_zmm_k1z_zmm_zmmm512b64
0F16 CD, Movlhps_xmm_xmm
C5C8 16 D3, VEX_Vmovlhps_xmm_xmm_xmm
62 F14C08 16 D3, EVEX_Vmovlhps_xmm_xmm_xmm
0F16 08, Movhps_xmm_m64
C5C8 16 10, VEX_Vmovhps_xmm_xmm_m64
62 F14C08 16 50 01, EVEX_Vmovhps_xmm_xmm_m64
66 0F16 08, Movhpd_xmm_m64
C5C9 16 10, VEX_Vmovhpd_xmm_xmm_m64
62 F1CD08 16 50 01, EVEX_Vmovhpd_xmm_xmm_m64
F3 0F16 CD, Movshdup_xmm_xmmm128
F3 0F16 08, Movshdup_xmm_xmmm128
C5FA 16 CD, VEX_Vmovshdup_xmm_xmmm128
C5FA 16 10, VEX_Vmovshdup_xmm_xmmm128
C5FE 16 CD, VEX_Vmovshdup_ymm_ymmm256
C5FE 16 10, VEX_Vmovshdup_ymm_ymmm256
62 F17E08 16 D3, EVEX_Vmovshdup_xmm_k1z_xmmm128
62 F17E08 16 50 01, EVEX_Vmovshdup_xmm_k1z_xmmm128
62 F17E28 16 D3, EVEX_Vmovshdup_ymm_k1z_ymmm256
62 F17E28 16 50 01, EVEX_Vmovshdup_ymm_k1z_ymmm256
62 F17E48 16 D3, EVEX_Vmovshdup_zmm_k1z_zmmm512
62 F17E48 16 50 01, EVEX_Vmovshdup_zmm_k1z_zmmm512
0F17 08, Movhps_m64_xmm
C5F8 17 10, VEX_Vmovhps_m64_xmm
62 F17C08 17 50 01, EVEX_Vmovhps_m64_xmm
66 0F17 08, Movhpd_m64_xmm
C5F9 17 10, VEX_Vmovhpd_m64_xmm
62 F1FD08 17 50 01, EVEX_Vmovhpd_m64_xmm
0F18 00, Prefetchnta_m8
0F18 08, Prefetcht0_m8
0F18 10, Prefetcht1_m8
0F18 18, Prefetcht2_m8
0F1A 08, Bndldx_bnd_mib, MPX
66 0F1A CA, Bndmov_bnd_bndm128, MPX
66 0F1A 08, Bndmov_bnd_bndm128, MPX
F3 0F1A CA, Bndcl_bnd_rm64, MPX
F3 0F1A 08, Bndcl_bnd_rm64, MPX
F2 0F1A CA, Bndcu_bnd_rm64, MPX
F2 0F1A 08, Bndcu_bnd_rm64, MPX
0F1B 08, Bndstx_mib_bnd, MPX
66 0F1B CA, Bndmov_bndm128_bnd, MPX
66 0F1B 08, Bndmov_bndm128_bnd, MPX
F3 0F1B 08, Bndmk_bnd_m64, MPX
F2 0F1B CA, Bndcn_bnd_rm64, MPX
F2 0F1B 08, Bndcn_bnd_rm64, MPX
66 0F1F C1, Nop_rm16
66 0F1F 00, Nop_rm16
0F1F C1, Nop_rm32
0F1F 00, Nop_rm32
48 0F1F C1, Nop_rm64
48 0F1F 00, Nop_rm64
0F20 DE, Mov_r64_cr
0F21 DE, Mov_r64_dr
0F22 DE, Mov_cr_r64
0F23 DE, Mov_dr_r64
0F28 CD, Movaps_xmm_xmmm128
0F28 08, Movaps_xmm_xmmm128
C5F8 28 CD, VEX_Vmovaps_xmm_xmmm128
C5F8 28 10, VEX_Vmovaps_xmm_xmmm128
C5FC 28 CD, VEX_Vmovaps_ymm_ymmm256
C5FC 28 10, VEX_Vmovaps_ymm_ymmm256
62 F17C08 28 D3, EVEX_Vmovaps_xmm_k1z_xmmm128
62 F17C08 28 50 01, EVEX_Vmovaps_xmm_k1z_xmmm128
62 F17C28 28 D3, EVEX_Vmovaps_ymm_k1z_ymmm256
62 F17C28 28 50 01, EVEX_Vmovaps_ymm_k1z_ymmm256
62 F17C48 28 D3, EVEX_Vmovaps_zmm_k1z_zmmm512
62 F17C48 28 50 01, EVEX_Vmovaps_zmm_k1z_zmmm512
66 0F28 CD, Movapd_xmm_xmmm128
66 0F28 08, Movapd_xmm_xmmm128
C5F9 28 CD, VEX_Vmovapd_xmm_xmmm128
C5F9 28 10, VEX_Vmovapd_xmm_xmmm128
C5FD 28 CD, VEX_Vmovapd_ymm_ymmm256
C5FD 28 10, VEX_Vmovapd_ymm_ymmm256
62 F1FD08 28 D3, EVEX_Vmovapd_xmm_k1z_xmmm128
62 F1FD08 28 50 01, EVEX_Vmovapd_xmm_k1z_xmmm128
62 F1FD28 28 D3, EVEX_Vmovapd_ymm_k1z_ymmm256
62 F1FD28 28 50 01, EVEX_Vmovapd_ymm_k1z_ymmm256
62 F1FD48 28 D3, EVEX_Vmovapd_zmm_k1z_zmmm512
62 F1FD48 28 50 01, EVEX_Vmovapd_zmm_k1z_zmmm512
0F29 CD, Movaps_xmmm128_xmm
0F29 08, Movaps_xmmm128_xmm
C5F8 29 CD, VEX_Vmovaps_xmmm128_xmm
C5F8 29 10, VEX_Vmovaps_xmmm128_xmm
C5FC 29 CD, VEX_Vmovaps_ymmm256_ymm
C5FC 29 10, VEX_Vmovaps_ymmm256_ymm
62 F17C08 29 D3, EVEX_Vmovaps_xmmm128_k1z_xmm
62 F17C08 29 50 01, EVEX_Vmovaps_xmmm128_k1z_xmm
62 F17C28 29 D3, EVEX_Vmovaps_ymmm256_k1z_ymm
62 F17C28 29 50 01, EVEX_Vmovaps_ymmm256_k1z_ymm
62 F17C48 29 D3, EVEX_Vmovaps_zmmm512_k1z_zmm
62 F17C48 29 50 01, EVEX_Vmovaps_zmmm512_k1z_zmm
66 0F29 CD, Movapd_xmmm128_xmm
66 0F29 08, Movapd_xmmm128_xmm
C5F9 29 CD, VEX_Vmovapd_xmmm128_xmm
C5F9 29 10, VEX_Vmovapd_xmmm128_xmm
C5FD 29 CD, VEX_Vmovapd_ymmm256_ymm
C5FD 29 10, VEX_Vmovapd_ymmm256_ymm
62 F1FD08 29 D3, EVEX_Vmovapd_xmmm128_k1z_xmm
62 F1FD08 29 50 01, EVEX_Vmovapd_xmmm128_k1z_xmm
62 F1FD28 29 D3, EVEX_Vmovapd_ymmm256_k1z_ymm
62 F1FD28 29 50 01, EVEX_Vmovapd_ymmm256_k1z_ymm
62 F1FD48 29 D3, EVEX_Vmovapd_zmmm512_k1z_zmm
62 F1FD48 29 50 01, EVEX_Vmovapd_zmmm512_k1z_zmm
0F2A CD, Cvtpi2ps_xmm_mmm64
0F2A 08, Cvtpi2ps_xmm_mmm64
66 0F2A CD, Cvtpi2pd_xmm_mmm64
66 0F2A 08, Cvtpi2pd_xmm_mmm64
F3 0F2A CD, Cvtsi2ss_xmm_rm32
F3 0F2A 08, Cvtsi2ss_xmm_rm32
F3 48 0F2A CD, Cvtsi2ss_xmm_rm64
F3 48 0F2A 08, Cvtsi2ss_xmm_rm64
C5CA 2A D3, VEX_Vcvtsi2ss_xmm_xmm_rm32
C5CA 2A 10, VEX_Vcvtsi2ss_xmm_xmm_rm32
C4E1CA 2A D3, VEX_Vcvtsi2ss_xmm_xmm_rm64
C4E1CA 2A 10, VEX_Vcvtsi2ss_xmm_xmm_rm64
62 F14E08 2A D3, EVEX_Vcvtsi2ss_xmm_xmm_rm32_er
62 F14E08 2A 50 01, EVEX_Vcvtsi2ss_xmm_xmm_rm32_er
62 F1CE08 2A D3, EVEX_Vcvtsi2ss_xmm_xmm_rm64_er
62 F1CE08 2A 50 01, EVEX_Vcvtsi2ss_xmm_xmm_rm64_er
F2 0F2A CD, Cvtsi2sd_xmm_rm32
F2 0F2A 08, Cvtsi2sd_xmm_rm32
F2 48 0F2A CD, Cvtsi2sd_xmm_rm64
F2 48 0F2A 08, Cvtsi2sd_xmm_rm64
C5CB 2A D3, VEX_Vcvtsi2sd_xmm_xmm_rm32
C5CB 2A 10, VEX_Vcvtsi2sd_xmm_xmm_rm32
C4E1CB 2A D3, VEX_Vcvtsi2sd_xmm_xmm_rm64
C4E1CB 2A 10, VEX_Vcvtsi2sd_xmm_xmm_rm64
62 F14F08 2A D3, EVEX_Vcvtsi2sd_xmm_xmm_rm32_er
62 F14F08 2A 50 01, EVEX_Vcvtsi2sd_xmm_xmm_rm32_er
62 F1CF08 2A D3, EVEX_Vcvtsi2sd_xmm_xmm_rm64_er
62 F1CF08 2A 50 01, EVEX_Vcvtsi2sd_xmm_xmm_rm64_er
0F2B 08, Movntps_m128_xmm
C5F8 2B 10, VEX_Vmovntps_m128_xmm
C5FC 2B 10, VEX_Vmovntps_m256_ymm
62 F17C08 2B 50 01, EVEX_Vmovntps_m128_xmm
62 F17C28 2B 50 01, EVEX_Vmovntps_m256_ymm
62 F17C48 2B 50 01, EVEX_Vmovntps_m512_zmm
66 0F2B 08, Movntpd_m128_xmm
C5F9 2B 10, VEX_Vmovntpd_m128_xmm
C5FD 2B 10, VEX_Vmovntpd_m256_ymm
62 F1FD08 2B 50 01, EVEX_Vmovntpd_m128_xmm
62 F1FD28 2B 50 01, EVEX_Vmovntpd_m256_ymm
62 F1FD48 2B 50 01, EVEX_Vmovntpd_m512_zmm
0F2C CD, Cvttps2pi_mm_xmmm64
0F2C 08, Cvttps2pi_mm_xmmm64
66 0F2C CD, Cvttpd2pi_mm_xmmm128
66 0F2C 08, Cvttpd2pi_mm_xmmm128
F3 0F2C CD, Cvttss2si_r32_xmmm32
F3 0F2C 08, Cvttss2si_r32_xmmm32
F3 48 0F2C CD, Cvttss2si_r64_xmmm32
F3 48 0F2C 08, Cvttss2si_r64_xmmm32
C5FA 2C CD, VEX_Vcvttss2si_r32_xmmm32
C5FA 2C 10, VEX_Vcvttss2si_r32_xmmm32
C4E1FA 2C CD, VEX_Vcvttss2si_r64_xmmm32
C4E1FA 2C 10, VEX_Vcvttss2si_r64_xmmm32
62 F17E08 2C D3, EVEX_Vcvttss2si_r32_xmmm32_sae
62 F17E08 2C 50 01, EVEX_Vcvttss2si_r32_xmmm32_sae
62 F1FE08 2C D3, EVEX_Vcvttss2si_r64_xmmm32_sae
62 F1FE08 2C 50 01, EVEX_Vcvttss2si_r64_xmmm32_sae
F2 0F2C CD, Cvttsd2si_r32_xmmm64
F2 0F2C 08, Cvttsd2si_r32_xmmm64
F2 48 0F2C CD, Cvttsd2si_r64_xmmm64
F2 48 0F2C 08, Cvttsd2si_r64_xmmm64
C5FB 2C CD, VEX_Vcvttsd2si_r32_xmmm64
C5FB 2C 10, VEX_Vcvttsd2si_r32_xmmm64
C4E1FB 2C CD, VEX_Vcvttsd2si_r64_xmmm64
C4E1FB 2C 10, VEX_Vcvttsd2si_r64_xmmm64
62 F17F08 2C D3, EVEX_Vcvttsd2si_r32_xmmm64_sae
62 F17F08 2C 50 01, EVEX_Vcvttsd2si_r32_xmmm64_sae
62 F1FF08 2C D3, EVEX_Vcvttsd2si_r64_xmmm64_sae
62 F1FF08 2C 50 01, EVEX_Vcvttsd2si_r64_xmmm64_sae
0F2D CD, Cvtps2pi_mm_xmmm64
0F2D 08, Cvtps2pi_mm_xmmm64
66 0F2D CD, Cvtpd2pi_mm_xmmm128
66 0F2D 08, Cvtpd2pi_mm_xmmm128
F3 0F2D CD, Cvtss2si_r32_xmmm32
F3 0F2D 08, Cvtss2si_r32_xmmm32
F3 48 0F2D CD, Cvtss2si_r64_xmmm32
F3 48 0F2D 08, Cvtss2si_r64_xmmm32
C5FA 2D CD, VEX_Vcvtss2si_r32_xmmm32
C5FA 2D 10, VEX_Vcvtss2si_r32_xmmm32
C4E1FA 2D CD, VEX_Vcvtss2si_r64_xmmm32
C4E1FA 2D 10, VEX_Vcvtss2si_r64_xmmm32
62 F17E08 2D D3, EVEX_Vcvtss2si_r32_xmmm32_er
62 F17E08 2D 50 01, EVEX_Vcvtss2si_r32_xmmm32_er
62 F1FE08 2D D3, EVEX_Vcvtss2si_r64_xmmm32_er
62 F1FE08 2D 50 01, EVEX_Vcvtss2si_r64_xmmm32_er
F2 0F2D CD, Cvtsd2si_r32_xmmm64
F2 0F2D 08, Cvtsd2si_r32_xmmm64
F2 48 0F2D CD, Cvtsd2si_r64_xmmm64
F2 48 0F2D 08, Cvtsd2si_r64_xmmm64
C5FB 2D CD, VEX_Vcvtsd2si_r32_xmmm64
C5FB 2D 10, VEX_Vcvtsd2si_r32_xmmm64
C4E1FB 2D CD, VEX_Vcvtsd2si_r64_xmmm64
C4E1FB 2D 10, VEX_Vcvtsd2si_r64_xmmm64
62 F17F08 2D D3, EVEX_Vcvtsd2si_r32_xmmm64_er
62 F17F08 2D 50 01, EVEX_Vcvtsd2si_r32_xmmm64_er
62 F1FF08 2D D3, EVEX_Vcvtsd2si_r64_xmmm64_er
62 F1FF08 2D 50 01, EVEX_Vcvtsd2si_r64_xmmm64_er
0F2E CD, Ucomiss_xmm_xmmm32
0F2E 08, Ucomiss_xmm_xmmm32
C5F8 2E D3, VEX_Vucomiss_xmm_xmmm32
C5F8 2E 10, VEX_Vucomiss_xmm_xmmm32
62 F17C08 2E D3, EVEX_Vucomiss_xmm_xmmm32_sae
62 F17C08 2E 50 01, EVEX_Vucomiss_xmm_xmmm32_sae
66 0F2E CD, Ucomisd_xmm_xmmm64
66 0F2E 08, Ucomisd_xmm_xmmm64
C5F9 2E D3, VEX_Vucomisd_xmm_xmmm64
C5F9 2E 10, VEX_Vucomisd_xmm_xmmm64
62 F1FD08 2E D3, EVEX_Vucomisd_xmm_xmmm64_sae
62 F1FD08 2E 50 01, EVEX_Vucomisd_xmm_xmmm64_sae
0F2F CD, Comiss_xmm_xmmm32
0F2F 08, Comiss_xmm_xmmm32
66 0F2F CD, Comisd_xmm_xmmm64
66 0F2F 08, Comisd_xmm_xmmm64
C5F8 2F D3, VEX_Vcomiss_xmm_xmmm32
C5F8 2F 10, VEX_Vcomiss_xmm_xmmm32
C5F9 2F D3, VEX_Vcomisd_xmm_xmmm64
C5F9 2F 10, VEX_Vcomisd_xmm_xmmm64
62 F17C08 2F D3, EVEX_Vcomiss_xmm_xmmm32_sae
62 F17C08 2F 50 01, EVEX_Vcomiss_xmm_xmmm32_sae
62 F1FD08 2F D3, EVEX_Vcomisd_xmm_xmmm64_sae
62 F1FD08 2F 50 01, EVEX_Vcomisd_xmm_xmmm64_sae
0F30, Wrmsr
0F31, Rdtsc
0F32, Rdmsr
0F33, Rdpmc
0F34, Sysenter
0F35, Sysexitd
48 0F35, Sysexitq
0F37, Getsecd
48 0F37, Getsecq
66 0F40 CE, Cmovo_r16_rm16
66 0F40 18, Cmovo_r16_rm16
0F40 CE, Cmovo_r32_rm32
0F40 18, Cmovo_r32_rm32
48 0F40 CE, Cmovo_r64_rm64
48 0F40 18, Cmovo_r64_rm64
66 0F41 CE, Cmovno_r16_rm16
66 0F41 18, Cmovno_r16_rm16
0F41 CE, Cmovno_r32_rm32
0F41 18, Cmovno_r32_rm32
48 0F41 CE, Cmovno_r64_rm64
48 0F41 18, Cmovno_r64_rm64
66 0F42 CE, Cmovb_r16_rm16
66 0F42 18, Cmovb_r16_rm16
0F42 CE, Cmovb_r32_rm32
0F42 18, Cmovb_r32_rm32
48 0F42 CE, Cmovb_r64_rm64
48 0F42 18, Cmovb_r64_rm64
66 0F43 CE, Cmovae_r16_rm16
66 0F43 18, Cmovae_r16_rm16
0F43 CE, Cmovae_r32_rm32
0F43 18, Cmovae_r32_rm32
48 0F43 CE, Cmovae_r64_rm64
48 0F43 18, Cmovae_r64_rm64
66 0F44 CE, Cmove_r16_rm16
66 0F44 18, Cmove_r16_rm16
0F44 CE, Cmove_r32_rm32
0F44 18, Cmove_r32_rm32
48 0F44 CE, Cmove_r64_rm64
48 0F44 18, Cmove_r64_rm64
66 0F45 CE, Cmovne_r16_rm16
66 0F45 18, Cmovne_r16_rm16
0F45 CE, Cmovne_r32_rm32
0F45 18, Cmovne_r32_rm32
48 0F45 CE, Cmovne_r64_rm64
48 0F45 18, Cmovne_r64_rm64
66 0F46 CE, Cmovbe_r16_rm16
66 0F46 18, Cmovbe_r16_rm16
0F46 CE, Cmovbe_r32_rm32
0F46 18, Cmovbe_r32_rm32
48 0F46 CE, Cmovbe_r64_rm64
48 0F46 18, Cmovbe_r64_rm64
66 0F47 CE, Cmova_r16_rm16
66 0F47 18, Cmova_r16_rm16
0F47 CE, Cmova_r32_rm32
0F47 18, Cmova_r32_rm32
48 0F47 CE, Cmova_r64_rm64
48 0F47 18, Cmova_r64_rm64
66 0F48 CE, Cmovs_r16_rm16
66 0F48 18, Cmovs_r16_rm16
0F48 CE, Cmovs_r32_rm32
0F48 18, Cmovs_r32_rm32
48 0F48 CE, Cmovs_r64_rm64
48 0F48 18, Cmovs_r64_rm64
66 0F49 CE, Cmovns_r16_rm16
66 0F49 18, Cmovns_r16_rm16
0F49 CE, Cmovns_r32_rm32
0F49 18, Cmovns_r32_rm32
48 0F49 CE, Cmovns_r64_rm64
48 0F49 18, Cmovns_r64_rm64
66 0F4A CE, Cmovp_r16_rm16
66 0F4A 18, Cmovp_r16_rm16
0F4A CE, Cmovp_r32_rm32
0F4A 18, Cmovp_r32_rm32
48 0F4A CE, Cmovp_r64_rm64
48 0F4A 18, Cmovp_r64_rm64
66 0F4B CE, Cmovnp_r16_rm16
66 0F4B 18, Cmovnp_r16_rm16
0F4B CE, Cmovnp_r32_rm32
0F4B 18, Cmovnp_r32_rm32
48 0F4B CE, Cmovnp_r64_rm64
48 0F4B 18, Cmovnp_r64_rm64
66 0F4C CE, Cmovl_r16_rm16
66 0F4C 18, Cmovl_r16_rm16
0F4C CE, Cmovl_r32_rm32
0F4C 18, Cmovl_r32_rm32
48 0F4C CE, Cmovl_r64_rm64
48 0F4C 18, Cmovl_r64_rm64
66 0F4D CE, Cmovge_r16_rm16
66 0F4D 18, Cmovge_r16_rm16
0F4D CE, Cmovge_r32_rm32
0F4D 18, Cmovge_r32_rm32
48 0F4D CE, Cmovge_r64_rm64
48 0F4D 18, Cmovge_r64_rm64
66 0F4E CE, Cmovle_r16_rm16
66 0F4E 18, Cmovle_r16_rm16
0F4E CE, Cmovle_r32_rm32
0F4E 18, Cmovle_r32_rm32
48 0F4E CE, Cmovle_r64_rm64
48 0F4E 18, Cmovle_r64_rm64
66 0F4F CE, Cmovg_r16_rm16
66 0F4F 18, Cmovg_r16_rm16
0F4F CE, Cmovg_r32_rm32
0F4F 18, Cmovg_r32_rm32
48 0F4F CE, Cmovg_r64_rm64
48 0F4F 18, Cmovg_r64_rm64
C5CC 41 D3, VEX_Kandw_kr_kr_kr
C4E1CC 41 D3, VEX_Kandq_kr_kr_kr
C5CD 41 D3, VEX_Kandb_kr_kr_kr
C4E1CD 41 D3, VEX_Kandd_kr_kr_kr
C5CC 42 D3, VEX_Kandnw_kr_kr_kr
C4E1CC 42 D3, VEX_Kandnq_kr_kr_kr
C5CD 42 D3, VEX_Kandnb_kr_kr_kr
C4E1CD 42 D3, VEX_Kandnd_kr_kr_kr
C5F8 44 D3, VEX_Knotw_kr_kr
C4E1F8 44 D3, VEX_Knotq_kr_kr
C5F9 44 D3, VEX_Knotb_kr_kr
C4E1F9 44 D3, VEX_Knotd_kr_kr
C5CC 45 D3, VEX_Korw_kr_kr_kr
C4E1CC 45 D3, VEX_Korq_kr_kr_kr
C5CD 45 D3, VEX_Korb_kr_kr_kr
C4E1CD 45 D3, VEX_Kord_kr_kr_kr
C5CC 46 D3, VEX_Kxnorw_kr_kr_kr
C4E1CC 46 D3, VEX_Kxnorq_kr_kr_kr
C5CD 46 D3, VEX_Kxnorb_kr_kr_kr
C4E1CD 46 D3, VEX_Kxnord_kr_kr_kr
C5CC 47 D3, VEX_Kxorw_kr_kr_kr
C4E1CC 47 D3, VEX_Kxorq_kr_kr_kr
C5CD 47 D3, VEX_Kxorb_kr_kr_kr
C4E1CD 47 D3, VEX_Kxord_kr_kr_kr
C5CC 4A D3, VEX_Kaddw_kr_kr_kr
C4E1CC 4A D3, VEX_Kaddq_kr_kr_kr
C5CD 4A D3, VEX_Kaddb_kr_kr_kr
C4E1CD 4A D3, VEX_Kaddd_kr_kr_kr
C5CC 4B D3, VEX_Kunpckwd_kr_kr_kr
C4E1CC 4B D3, VEX_Kunpckdq_kr_kr_kr
C5CD 4B D3, VEX_Kunpckbw_kr_kr_kr
0F50 CD, Movmskps_r32_xmm
48 0F50 CD, Movmskps_r64_xmm
C5F8 50 D3, VEX_Vmovmskps_r32_xmm
C4E1F8 50 D3, VEX_Vmovmskps_r64_xmm
C5FC 50 D3, VEX_Vmovmskps_r32_ymm
C4E1FC 50 D3, VEX_Vmovmskps_r64_ymm
66 0F50 CD, Movmskpd_r32_xmm
66 48 0F50 CD, Movmskpd_r64_xmm
C5F9 50 D3, VEX_Vmovmskpd_r32_xmm
C4E1F9 50 D3, VEX_Vmovmskpd_r64_xmm
C5FD 50 D3, VEX_Vmovmskpd_r32_ymm
C4E1FD 50 D3, VEX_Vmovmskpd_r64_ymm
0F51 CD, Sqrtps_xmm_xmmm128
0F51 08, Sqrtps_xmm_xmmm128
C5F8 51 D3, VEX_Vsqrtps_xmm_xmmm128
C5F8 51 10, VEX_Vsqrtps_xmm_xmmm128
C5FC 51 D3, VEX_Vsqrtps_ymm_ymmm256
C5FC 51 10, VEX_Vsqrtps_ymm_ymmm256
62 F17C0B 51 D3, EVEX_Vsqrtps_xmm_k1z_xmmm128b32
62 F17C0B 51 50 01, EVEX_Vsqrtps_xmm_k1z_xmmm128b32
62 F17C9D 51 50 01, EVEX_Vsqrtps_xmm_k1z_xmmm128b32
62 F17C2B 51 D3, EVEX_Vsqrtps_ymm_k1z_ymmm256b32
62 F17C2B 51 50 01, EVEX_Vsqrtps_ymm_k1z_ymmm256b32
62 F17CBD 51 50 01, EVEX_Vsqrtps_ymm_k1z_ymmm256b32
62 F17CDB 51 D3, EVEX_Vsqrtps_zmm_k1z_zmmm512b32_er
62 F17C4B 51 50 01, EVEX_Vsqrtps_zmm_k1z_zmmm512b32_er
62 F17CDD 51 50 01, EVEX_Vsqrtps_zmm_k1z_zmmm512b32_er
66 0F51 CD, Sqrtpd_xmm_xmmm128
66 0F51 08, Sqrtpd_xmm_xmmm128
C5F9 51 D3, VEX_Vsqrtpd_xmm_xmmm128
C5F9 51 10, VEX_Vsqrtpd_xmm_xmmm128
C5FD 51 D3, VEX_Vsqrtpd_ymm_ymmm256
C5FD 51 10, VEX_Vsqrtpd_ymm_ymmm256
62 F1FD8B 51 D3, EVEX_Vsqrtpd_xmm_k1z_xmmm128b64
62 F1FD0B 51 50 01, EVEX_Vsqrtpd_xmm_k1z_xmmm128b64
62 F1FD9D 51 50 01, EVEX_Vsqrtpd_xmm_k1z_xmmm128b64
62 F1FDAB 51 D3, EVEX_Vsqrtpd_ymm_k1z_ymmm256b64
62 F1FD2B 51 50 01, EVEX_Vsqrtpd_ymm_k1z_ymmm256b64
62 F1FDBD 51 50 01, EVEX_Vsqrtpd_ymm_k1z_ymmm256b64
62 F1FDDB 51 D3, EVEX_Vsqrtpd_zmm_k1z_zmmm512b64_er
62 F1FD4B 51 50 01, EVEX_Vsqrtpd_zmm_k1z_zmmm512b64_er
62 F1FDDD 51 50 01, EVEX_Vsqrtpd_zmm_k1z_zmmm512b64_er
F3 0F51 CD, Sqrtss_xmm_xmmm32
F3 0F51 08, Sqrtss_xmm_xmmm32
C5CA 51 D3, VEX_Vsqrtss_xmm_xmm_xmmm32
C5CA 51 10, VEX_Vsqrtss_xmm_xmm_xmmm32
62 F14E0B 51 D3, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
62 F14E0B 51 50 01, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
F2 0F51 CD, Sqrtsd_xmm_xmmm64
F2 0F51 08, Sqrtsd_xmm_xmmm64
C5CB 51 D3, VEX_Vsqrtsd_xmm_xmm_xmmm64
C5CB 51 10, VEX_Vsqrtsd_xmm_xmm_xmmm64
62 F1CF8B 51 D3, EVEX_Vsqrtsd_xmm_k1z_xmm_xmmm64_er
62 F1CF0B 51 50 01, EVEX_Vsqrtsd_xmm_k1z_xmm_xmmm64_er
0F52 CD, Rsqrtps_xmm_xmmm128
0F52 08, Rsqrtps_xmm_xmmm128
C5F8 52 D3, VEX_Vrsqrtps_xmm_xmmm128
C5F8 52 10, VEX_Vrsqrtps_xmm_xmmm128
C5FC 52 D3, VEX_Vrsqrtps_ymm_ymmm256
C5FC 52 10, VEX_Vrsqrtps_ymm_ymmm256
F3 0F52 CD, Rsqrtss_xmm_xmmm32
F3 0F52 08, Rsqrtss_xmm_xmmm32
C5CA 52 D3, VEX_Vrsqrtss_xmm_xmm_xmmm32
C5CA 52 10, VEX_Vrsqrtss_xmm_xmm_xmmm32
0F53 CD, Rcpps_xmm_xmmm128
0F53 08, Rcpps_xmm_xmmm128
C5F8 53 D3, VEX_Vrcpps_xmm_xmmm128
C5F8 53 10, VEX_Vrcpps_xmm_xmmm128
C5FC 53 D3, VEX_Vrcpps_ymm_ymmm256
C5FC 53 10, VEX_Vrcpps_ymm_ymmm256
F3 0F53 CD, Rcpss_xmm_xmmm32
F3 0F53 08, Rcpss_xmm_xmmm32
C5CA 53 D3, VEX_Vrcpss_xmm_xmm_xmmm32
C5CA 53 10, VEX_Vrcpss_xmm_xmm_xmmm32
0F54 CD, Andps_xmm_xmmm128
0F54 08, Andps_xmm_xmmm128
C5C8 54 D3, VEX_Vandps_xmm_xmm_xmmm128
C5C8 54 10, VEX_Vandps_xmm_xmm_xmmm128
C5CC 54 D3, VEX_Vandps_ymm_ymm_ymmm256
C5CC 54 10, VEX_Vandps_ymm_ymm_ymmm256
62 F14C0B 54 D3, EVEX_Vandps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 54 50 01, EVEX_Vandps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 54 50 01, EVEX_Vandps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 54 D3, EVEX_Vandps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 54 50 01, EVEX_Vandps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 54 50 01, EVEX_Vandps_ymm_k1z_ymm_ymmm256b32
62 F14C4B 54 D3, EVEX_Vandps_zmm_k1z_zmm_zmmm512b32
62 F14C4B 54 50 01, EVEX_Vandps_zmm_k1z_zmm_zmmm512b32
62 F14CDD 54 50 01, EVEX_Vandps_zmm_k1z_zmm_zmmm512b32
66 0F54 CD, Andpd_xmm_xmmm128
66 0F54 08, Andpd_xmm_xmmm128
C5C9 54 D3, VEX_Vandpd_xmm_xmm_xmmm128
C5C9 54 10, VEX_Vandpd_xmm_xmm_xmmm128
C5CD 54 D3, VEX_Vandpd_ymm_ymm_ymmm256
C5CD 54 10, VEX_Vandpd_ymm_ymm_ymmm256
62 F1CD8B 54 D3, EVEX_Vandpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 54 50 01, EVEX_Vandpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 54 50 01, EVEX_Vandpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 54 D3, EVEX_Vandpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 54 50 01, EVEX_Vandpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 54 50 01, EVEX_Vandpd_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 54 D3, EVEX_Vandpd_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 54 50 01, EVEX_Vandpd_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 54 50 01, EVEX_Vandpd_zmm_k1z_zmm_zmmm512b64
0F55 CD, Andnps_xmm_xmmm128
0F55 08, Andnps_xmm_xmmm128
C5C8 55 D3, VEX_Vandnps_xmm_xmm_xmmm128
C5C8 55 10, VEX_Vandnps_xmm_xmm_xmmm128
C5CC 55 D3, VEX_Vandnps_ymm_ymm_ymmm256
C5CC 55 10, VEX_Vandnps_ymm_ymm_ymmm256
62 F14C0B 55 D3, EVEX_Vandnps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 55 50 01, EVEX_Vandnps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 55 50 01, EVEX_Vandnps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 55 D3, EVEX_Vandnps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 55 50 01, EVEX_Vandnps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 55 50 01, EVEX_Vandnps_ymm_k1z_ymm_ymmm256b32
62 F14C4B 55 D3, EVEX_Vandnps_zmm_k1z_zmm_zmmm512b32
62 F14C4B 55 50 01, EVEX_Vandnps_zmm_k1z_zmm_zmmm512b32
62 F14CDD 55 50 01, EVEX_Vandnps_zmm_k1z_zmm_zmmm512b32
66 0F55 CD, Andnpd_xmm_xmmm128
66 0F55 08, Andnpd_xmm_xmmm128
C5C9 55 D3, VEX_Vandnpd_xmm_xmm_xmmm128
C5C9 55 10, VEX_Vandnpd_xmm_xmm_xmmm128
C5CD 55 D3, VEX_Vandnpd_ymm_ymm_ymmm256
C5CD 55 10, VEX_Vandnpd_ymm_ymm_ymmm256
62 F1CD8B 55 D3, EVEX_Vandnpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 55 50 01, EVEX_Vandnpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 55 50 01, EVEX_Vandnpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 55 D3, EVEX_Vandnpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 55 50 01, EVEX_Vandnpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 55 50 01, EVEX_Vandnpd_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 55 D3, EVEX_Vandnpd_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 55 50 01, EVEX_Vandnpd_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 55 50 01, EVEX_Vandnpd_zmm_k1z_zmm_zmmm512b64
0F56 CD, Orps_xmm_xmmm128
0F56 08, Orps_xmm_xmmm128
C5C8 56 D3, VEX_Vorps_xmm_xmm_xmmm128
C5C8 56 10, VEX_Vorps_xmm_xmm_xmmm128
C5CC 56 D3, VEX_Vorps_ymm_ymm_ymmm256
C5CC 56 10, VEX_Vorps_ymm_ymm_ymmm256
62 F14C0B 56 D3, EVEX_Vorps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 56 50 01, EVEX_Vorps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 56 50 01, EVEX_Vorps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 56 D3, EVEX_Vorps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 56 50 01, EVEX_Vorps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 56 50 01, EVEX_Vorps_ymm_k1z_ymm_ymmm256b32
62 F14C4B 56 D3, EVEX_Vorps_zmm_k1z_zmm_zmmm512b32
62 F14C4B 56 50 01, EVEX_Vorps_zmm_k1z_zmm_zmmm512b32
62 F14CDD 56 50 01, EVEX_Vorps_zmm_k1z_zmm_zmmm512b32
66 0F56 CD, Orpd_xmm_xmmm128
66 0F56 08, Orpd_xmm_xmmm128
C5C9 56 D3, VEX_Vorpd_xmm_xmm_xmmm128
C5C9 56 10, VEX_Vorpd_xmm_xmm_xmmm128
C5CD 56 D3, VEX_Vorpd_ymm_ymm_ymmm256
C5CD 56 10, VEX_Vorpd_ymm_ymm_ymmm256
62 F1CD8B 56 D3, EVEX_Vorpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 56 50 01, EVEX_Vorpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 56 50 01, EVEX_Vorpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 56 D3, EVEX_Vorpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 56 50 01, EVEX_Vorpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 56 50 01, EVEX_Vorpd_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 56 D3, EVEX_Vorpd_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 56 50 01, EVEX_Vorpd_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 56 50 01, EVEX_Vorpd_zmm_k1z_zmm_zmmm512b64
0F57 CD, Xorps_xmm_xmmm128
0F57 08, Xorps_xmm_xmmm128
C5C8 57 D3, VEX_Vxorps_xmm_xmm_xmmm128
C5C8 57 10, VEX_Vxorps_xmm_xmm_xmmm128
C5CC 57 D3, VEX_Vxorps_ymm_ymm_ymmm256
C5CC 57 10, VEX_Vxorps_ymm_ymm_ymmm256
62 F14C0B 57 D3, EVEX_Vxorps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 57 50 01, EVEX_Vxorps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 57 50 01, EVEX_Vxorps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 57 D3, EVEX_Vxorps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 57 50 01, EVEX_Vxorps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 57 50 01, EVEX_Vxorps_ymm_k1z_ymm_ymmm256b32
62 F14C4B 57 D3, EVEX_Vxorps_zmm_k1z_zmm_zmmm512b32
62 F14C4B 57 50 01, EVEX_Vxorps_zmm_k1z_zmm_zmmm512b32
62 F14CDD 57 50 01, EVEX_Vxorps_zmm_k1z_zmm_zmmm512b32
66 0F57 CD, Xorpd_xmm_xmmm128
66 0F57 08, Xorpd_xmm_xmmm128
C5C9 57 D3, VEX_Vxorpd_xmm_xmm_xmmm128
C5C9 57 10, VEX_Vxorpd_xmm_xmm_xmmm128
C5CD 57 D3, VEX_Vxorpd_ymm_ymm_ymmm256
C5CD 57 10, VEX_Vxorpd_ymm_ymm_ymmm256
62 F1CD8B 57 D3, EVEX_Vxorpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 57 50 01, EVEX_Vxorpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 57 50 01, EVEX_Vxorpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 57 D3, EVEX_Vxorpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 57 50 01, EVEX_Vxorpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 57 50 01, EVEX_Vxorpd_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 57 D3, EVEX_Vxorpd_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 57 50 01, EVEX_Vxorpd_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 57 50 01, EVEX_Vxorpd_zmm_k1z_zmm_zmmm512b64
0F58 CD, Addps_xmm_xmmm128
0F58 08, Addps_xmm_xmmm128
C5C8 58 D3, VEX_Vaddps_xmm_xmm_xmmm128
C5C8 58 10, VEX_Vaddps_xmm_xmm_xmmm128
C5CC 58 D3, VEX_Vaddps_ymm_ymm_ymmm256
C5CC 58 10, VEX_Vaddps_ymm_ymm_ymmm256
62 F14C0B 58 D3, EVEX_Vaddps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 58 50 01, EVEX_Vaddps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 58 50 01, EVEX_Vaddps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 58 D3, EVEX_Vaddps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 58 50 01, EVEX_Vaddps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 58 50 01, EVEX_Vaddps_ymm_k1z_ymm_ymmm256b32
62 F14CDB 58 D3, EVEX_Vaddps_zmm_k1z_zmm_zmmm512b32_er
62 F14C4B 58 50 01, EVEX_Vaddps_zmm_k1z_zmm_zmmm512b32_er
62 F14CDD 58 50 01, EVEX_Vaddps_zmm_k1z_zmm_zmmm512b32_er
66 0F58 CD, Addpd_xmm_xmmm128
66 0F58 08, Addpd_xmm_xmmm128
C5C9 58 D3, VEX_Vaddpd_xmm_xmm_xmmm128
C5C9 58 10, VEX_Vaddpd_xmm_xmm_xmmm128
C5CD 58 D3, VEX_Vaddpd_ymm_ymm_ymmm256
C5CD 58 10, VEX_Vaddpd_ymm_ymm_ymmm256
62 F1CD8B 58 D3, EVEX_Vaddpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 58 50 01, EVEX_Vaddpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 58 50 01, EVEX_Vaddpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 58 D3, EVEX_Vaddpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 58 50 01, EVEX_Vaddpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 58 50 01, EVEX_Vaddpd_ymm_k1z_ymm_ymmm256b64
62 F1CDDB 58 D3, EVEX_Vaddpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CD4B 58 50 01, EVEX_Vaddpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CDDD 58 50 01, EVEX_Vaddpd_zmm_k1z_zmm_zmmm512b64_er
F3 0F58 CD, Addss_xmm_xmmm32
F3 0F58 08, Addss_xmm_xmmm32
C5CA 58 D3, VEX_Vaddss_xmm_xmm_xmmm32
C5CA 58 10, VEX_Vaddss_xmm_xmm_xmmm32
62 F14E0B 58 D3, EVEX_Vaddss_xmm_k1z_xmm_xmmm32_er
62 F14E0B 58 50 01, EVEX_Vaddss_xmm_k1z_xmm_xmmm32_er
F2 0F58 CD, Addsd_xmm_xmmm64
F2 0F58 08, Addsd_xmm_xmmm64
C5CB 58 D3, VEX_Vaddsd_xmm_xmm_xmmm64
C5CB 58 10, VEX_Vaddsd_xmm_xmm_xmmm64
62 F1CF8B 58 D3, EVEX_Vaddsd_xmm_k1z_xmm_xmmm64_er
62 F1CF0B 58 50 01, EVEX_Vaddsd_xmm_k1z_xmm_xmmm64_er
0F59 CD, Mulps_xmm_xmmm128
0F59 08, Mulps_xmm_xmmm128
C5C8 59 D3, VEX_Vmulps_xmm_xmm_xmmm128
C5C8 59 10, VEX_Vmulps_xmm_xmm_xmmm128
C5CC 59 D3, VEX_Vmulps_ymm_ymm_ymmm256
C5CC 59 10, VEX_Vmulps_ymm_ymm_ymmm256
62 F14C0B 59 D3, EVEX_Vmulps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 59 50 01, EVEX_Vmulps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 59 50 01, EVEX_Vmulps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 59 D3, EVEX_Vmulps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 59 50 01, EVEX_Vmulps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 59 50 01, EVEX_Vmulps_ymm_k1z_ymm_ymmm256b32
62 F14CDB 59 D3, EVEX_Vmulps_zmm_k1z_zmm_zmmm512b32_er
62 F14C4B 59 50 01, EVEX_Vmulps_zmm_k1z_zmm_zmmm512b32_er
62 F14CDD 59 50 01, EVEX_Vmulps_zmm_k1z_zmm_zmmm512b32_er
66 0F59 CD, Mulpd_xmm_xmmm128
66 0F59 08, Mulpd_xmm_xmmm128
C5C9 59 D3, VEX_Vmulpd_xmm_xmm_xmmm128
C5C9 59 10, VEX_Vmulpd_xmm_xmm_xmmm128
C5CD 59 D3, VEX_Vmulpd_ymm_ymm_ymmm256
C5CD 59 10, VEX_Vmulpd_ymm_ymm_ymmm256
62 F1CD8B 59 D3, EVEX_Vmulpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 59 50 01, EVEX_Vmulpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 59 50 01, EVEX_Vmulpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 59 D3, EVEX_Vmulpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 59 50 01, EVEX_Vmulpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 59 50 01, EVEX_Vmulpd_ymm_k1z_ymm_ymmm256b64
62 F1CDDB 59 D3, EVEX_Vmulpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CD4B 59 50 01, EVEX_Vmulpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CDDD 59 50 01, EVEX_Vmulpd_zmm_k1z_zmm_zmmm512b64_er
F3 0F59 CD, Mulss_xmm_xmmm32
F3 0F59 08, Mulss_xmm_xmmm32
C5CA 59 D3, VEX_Vmulss_xmm_xmm_xmmm32
C5CA 59 10, VEX_Vmulss_xmm_xmm_xmmm32
62 F14E0B 59 D3, EVEX_Vmulss_xmm_k1z_xmm_xmmm32_er
62 F14E0B 59 50 01, EVEX_Vmulss_xmm_k1z_xmm_xmmm32_er
F2 0F59 CD, Mulsd_xmm_xmmm64
F2 0F59 08, Mulsd_xmm_xmmm64
C5CB 59 D3, VEX_Vmulsd_xmm_xmm_xmmm64
C5CB 59 10, VEX_Vmulsd_xmm_xmm_xmmm64
62 F1CF8B 59 D3, EVEX_Vmulsd_xmm_k1z_xmm_xmmm64_er
62 F1CF0B 59 50 01, EVEX_Vmulsd_xmm_k1z_xmm_xmmm64_er
0F5A CD, Cvtps2pd_xmm_xmmm64
0F5A 08, Cvtps2pd_xmm_xmmm64
C5F8 5A CD, VEX_Vcvtps2pd_xmm_xmmm64
C5F8 5A 10, VEX_Vcvtps2pd_xmm_xmmm64
C5FC 5A CD, VEX_Vcvtps2pd_ymm_xmmm128
C5FC 5A 10, VEX_Vcvtps2pd_ymm_xmmm128
62 F17C0B 5A D3, EVEX_Vcvtps2pd_xmm_k1z_xmmm64b32
62 F17C08 5A 50 01, EVEX_Vcvtps2pd_xmm_k1z_xmmm64b32
62 F17C9B 5A 50 01, EVEX_Vcvtps2pd_xmm_k1z_xmmm64b32
62 F17C2B 5A D3, EVEX_Vcvtps2pd_ymm_k1z_xmmm128b32
62 F17C28 5A 50 01, EVEX_Vcvtps2pd_ymm_k1z_xmmm128b32
62 F17CBB 5A 50 01, EVEX_Vcvtps2pd_ymm_k1z_xmmm128b32
62 F17C4B 5A D3, EVEX_Vcvtps2pd_zmm_k1z_ymmm256b32_sae
62 F17C48 5A 50 01, EVEX_Vcvtps2pd_zmm_k1z_ymmm256b32_sae
62 F17CDB 5A 50 01, EVEX_Vcvtps2pd_zmm_k1z_ymmm256b32_sae
66 0F5A CD, Cvtpd2ps_xmm_xmmm128
66 0F5A 08, Cvtpd2ps_xmm_xmmm128
C5F9 5A CD, VEX_Vcvtpd2ps_xmm_xmmm128
C5F9 5A 10, VEX_Vcvtpd2ps_xmm_xmmm128
C5FD 5A CD, VEX_Vcvtpd2ps_xmm_ymmm256
C5FD 5A 10, VEX_Vcvtpd2ps_xmm_ymmm256
62 F1FD0B 5A D3, EVEX_Vcvtpd2ps_xmm_k1z_xmmm128b64
62 F1FD08 5A 50 01, EVEX_Vcvtpd2ps_xmm_k1z_xmmm128b64
62 F1FD9B 5A 50 01, EVEX_Vcvtpd2ps_xmm_k1z_xmmm128b64
62 F1FD2B 5A D3, EVEX_Vcvtpd2ps_xmm_k1z_ymmm256b64
62 F1FD28 5A 50 01, EVEX_Vcvtpd2ps_xmm_k1z_ymmm256b64
62 F1FDBB 5A 50 01, EVEX_Vcvtpd2ps_xmm_k1z_ymmm256b64
62 F1FD4B 5A D3, EVEX_Vcvtpd2ps_ymm_k1z_zmmm512b64_er
62 F1FD48 5A 50 01, EVEX_Vcvtpd2ps_ymm_k1z_zmmm512b64_er
62 F1FDDB 5A 50 01, EVEX_Vcvtpd2ps_ymm_k1z_zmmm512b64_er
F3 0F5A CD, Cvtss2sd_xmm_xmmm32
F3 0F5A 08, Cvtss2sd_xmm_xmmm32
C5CA 5A D3, VEX_Vcvtss2sd_xmm_xmm_xmmm32
C5CA 5A 10, VEX_Vcvtss2sd_xmm_xmm_xmmm32
62 F14E08 5A D3, EVEX_Vcvtss2sd_xmm_k1z_xmm_xmmm32_sae
62 F14E08 5A 50 01, EVEX_Vcvtss2sd_xmm_k1z_xmm_xmmm32_sae
F2 0F5A CD, Cvtsd2ss_xmm_xmmm64
F2 0F5A 08, Cvtsd2ss_xmm_xmmm64
C5CB 5A D3, VEX_Vcvtsd2ss_xmm_xmm_xmmm64
C5CB 5A 10, VEX_Vcvtsd2ss_xmm_xmm_xmmm64
62 F1CF08 5A D3, EVEX_Vcvtsd2ss_xmm_k1z_xmm_xmmm64_er
62 F1CF08 5A 50 01, EVEX_Vcvtsd2ss_xmm_k1z_xmm_xmmm64_er
0F5B CD, Cvtdq2ps_xmm_xmmm128
0F5B 08, Cvtdq2ps_xmm_xmmm128
C5F8 5B CD, VEX_Vcvtdq2ps_xmm_xmmm128
C5F8 5B 10, VEX_Vcvtdq2ps_xmm_xmmm128
C5FC 5B CD, VEX_Vcvtdq2ps_ymm_ymmm256
C5FC 5B 10, VEX_Vcvtdq2ps_ymm_ymmm256
62 F17C0B 5B D3, EVEX_Vcvtdq2ps_xmm_k1z_xmmm128b32
62 F17C08 5B 50 01, EVEX_Vcvtdq2ps_xmm_k1z_xmmm128b32
62 F17C9B 5B 50 01, EVEX_Vcvtdq2ps_xmm_k1z_xmmm128b32
62 F17C2B 5B D3, EVEX_Vcvtdq2ps_ymm_k1z_ymmm256b32
62 F17C28 5B 50 01, EVEX_Vcvtdq2ps_ymm_k1z_ymmm256b32
62 F17CBB 5B 50 01, EVEX_Vcvtdq2ps_ymm_k1z_ymmm256b32
62 F17C4B 5B D3, EVEX_Vcvtdq2ps_zmm_k1z_zmmm512b32_er
62 F17C48 5B 50 01, EVEX_Vcvtdq2ps_zmm_k1z_zmmm512b32_er
62 F17CDB 5B 50 01, EVEX_Vcvtdq2ps_zmm_k1z_zmmm512b32_er
62 F1FC0B 5B D3, EVEX_Vcvtqq2ps_xmm_k1z_xmmm128b64
62 F1FC08 5B 50 01, EVEX_Vcvtqq2ps_xmm_k1z_xmmm128b64
62 F1FC9B 5B 50 01, EVEX_Vcvtqq2ps_xmm_k1z_xmmm128b64
62 F1FC2B 5B D3, EVEX_Vcvtqq2ps_xmm_k1z_ymmm256b64
62 F1FC28 5B 50 01, EVEX_Vcvtqq2ps_xmm_k1z_ymmm256b64
62 F1FCBB 5B 50 01, EVEX_Vcvtqq2ps_xmm_k1z_ymmm256b64
62 F1FC4B 5B D3, EVEX_Vcvtqq2ps_ymm_k1z_zmmm512b64_er
62 F1FC48 5B 50 01, EVEX_Vcvtqq2ps_ymm_k1z_zmmm512b64_er
62 F1FCDB 5B 50 01, EVEX_Vcvtqq2ps_ymm_k1z_zmmm512b64_er
66 0F5B CD, Cvtps2dq_xmm_xmmm128
66 0F5B 08, Cvtps2dq_xmm_xmmm128
C5F9 5B CD, VEX_Vcvtps2dq_xmm_xmmm128
C5F9 5B 10, VEX_Vcvtps2dq_xmm_xmmm128
C5FD 5B CD, VEX_Vcvtps2dq_ymm_ymmm256
C5FD 5B 10, VEX_Vcvtps2dq_ymm_ymmm256
62 F17D0B 5B D3, EVEX_Vcvtps2dq_xmm_k1z_xmmm128b32
62 F17D08 5B 50 01, EVEX_Vcvtps2dq_xmm_k1z_xmmm128b32
62 F17D9B 5B 50 01, EVEX_Vcvtps2dq_xmm_k1z_xmmm128b32
62 F17D2B 5B D3, EVEX_Vcvtps2dq_ymm_k1z_ymmm256b32
62 F17D28 5B 50 01, EVEX_Vcvtps2dq_ymm_k1z_ymmm256b32
62 F17DBB 5B 50 01, EVEX_Vcvtps2dq_ymm_k1z_ymmm256b32
62 F17D4B 5B D3, EVEX_Vcvtps2dq_zmm_k1z_zmmm512b32_er
62 F17D48 5B 50 01, EVEX_Vcvtps2dq_zmm_k1z_zmmm512b32_er
62 F17DDB 5B 50 01, EVEX_Vcvtps2dq_zmm_k1z_zmmm512b32_er
F3 0F5B CD, Cvttps2dq_xmm_xmmm128
F3 0F5B 08, Cvttps2dq_xmm_xmmm128
C5FA 5B CD, VEX_Vcvttps2dq_xmm_xmmm128
C5FA 5B 10, VEX_Vcvttps2dq_xmm_xmmm128
C5FE 5B CD, VEX_Vcvttps2dq_ymm_ymmm256
C5FE 5B 10, VEX_Vcvttps2dq_ymm_ymmm256
62 F17E0B 5B D3, EVEX_Vcvttps2dq_xmm_k1z_xmmm128b32
62 F17E08 5B 50 01, EVEX_Vcvttps2dq_xmm_k1z_xmmm128b32
62 F17E9B 5B 50 01, EVEX_Vcvttps2dq_xmm_k1z_xmmm128b32
62 F17E2B 5B D3, EVEX_Vcvttps2dq_ymm_k1z_ymmm256b32
62 F17E28 5B 50 01, EVEX_Vcvttps2dq_ymm_k1z_ymmm256b32
62 F17EBB 5B 50 01, EVEX_Vcvttps2dq_ymm_k1z_ymmm256b32
62 F17E4B 5B D3, EVEX_Vcvttps2dq_zmm_k1z_zmmm512b32_sae
62 F17E48 5B 50 01, EVEX_Vcvttps2dq_zmm_k1z_zmmm512b32_sae
62 F17EDB 5B 50 01, EVEX_Vcvttps2dq_zmm_k1z_zmmm512b32_sae
0F5C CD, Subps_xmm_xmmm128
0F5C 08, Subps_xmm_xmmm128
C5C8 5C D3, VEX_Vsubps_xmm_xmm_xmmm128
C5C8 5C 10, VEX_Vsubps_xmm_xmm_xmmm128
C5CC 5C D3, VEX_Vsubps_ymm_ymm_ymmm256
C5CC 5C 10, VEX_Vsubps_ymm_ymm_ymmm256
62 F14C0B 5C D3, EVEX_Vsubps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 5C 50 01, EVEX_Vsubps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 5C 50 01, EVEX_Vsubps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 5C D3, EVEX_Vsubps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 5C 50 01, EVEX_Vsubps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 5C 50 01, EVEX_Vsubps_ymm_k1z_ymm_ymmm256b32
62 F14CDB 5C D3, EVEX_Vsubps_zmm_k1z_zmm_zmmm512b32_er
62 F14C4B 5C 50 01, EVEX_Vsubps_zmm_k1z_zmm_zmmm512b32_er
62 F14CDD 5C 50 01, EVEX_Vsubps_zmm_k1z_zmm_zmmm512b32_er
66 0F5C CD, Subpd_xmm_xmmm128
66 0F5C 08, Subpd_xmm_xmmm128
C5C9 5C D3, VEX_Vsubpd_xmm_xmm_xmmm128
C5C9 5C 10, VEX_Vsubpd_xmm_xmm_xmmm128
C5CD 5C D3, VEX_Vsubpd_ymm_ymm_ymmm256
C5CD 5C 10, VEX_Vsubpd_ymm_ymm_ymmm256
62 F1CD8B 5C D3, EVEX_Vsubpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 5C 50 01, EVEX_Vsubpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 5C 50 01, EVEX_Vsubpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 5C D3, EVEX_Vsubpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 5C 50 01, EVEX_Vsubpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 5C 50 01, EVEX_Vsubpd_ymm_k1z_ymm_ymmm256b64
62 F1CDDB 5C D3, EVEX_Vsubpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CD4B 5C 50 01, EVEX_Vsubpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CDDD 5C 50 01, EVEX_Vsubpd_zmm_k1z_zmm_zmmm512b64_er
F3 0F5C CD, Subss_xmm_xmmm32
F3 0F5C 08, Subss_xmm_xmmm32
C5CA 5C D3, VEX_Vsubss_xmm_xmm_xmmm32
C5CA 5C 10, VEX_Vsubss_xmm_xmm_xmmm32
62 F14E0B 5C D3, EVEX_Vsubss_xmm_k1z_xmm_xmmm32_er
62 F14E0B 5C 50 01, EVEX_Vsubss_xmm_k1z_xmm_xmmm32_er
F2 0F5C CD, Subsd_xmm_xmmm64
F2 0F5C 08, Subsd_xmm_xmmm64
C5CB 5C D3, VEX_Vsubsd_xmm_xmm_xmmm64
C5CB 5C 10, VEX_Vsubsd_xmm_xmm_xmmm64
62 F1CF8B 5C D3, EVEX_Vsubsd_xmm_k1z_xmm_xmmm64_er
62 F1CF0B 5C 50 01, EVEX_Vsubsd_xmm_k1z_xmm_xmmm64_er
0F5D CD, Minps_xmm_xmmm128
0F5D 08, Minps_xmm_xmmm128
C5C8 5D D3, VEX_Vminps_xmm_xmm_xmmm128
C5C8 5D 10, VEX_Vminps_xmm_xmm_xmmm128
C5CC 5D D3, VEX_Vminps_ymm_ymm_ymmm256
C5CC 5D 10, VEX_Vminps_ymm_ymm_ymmm256
62 F14C0B 5D D3, EVEX_Vminps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 5D 50 01, EVEX_Vminps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 5D 50 01, EVEX_Vminps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 5D D3, EVEX_Vminps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 5D 50 01, EVEX_Vminps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 5D 50 01, EVEX_Vminps_ymm_k1z_ymm_ymmm256b32
62 F14CDB 5D D3, EVEX_Vminps_zmm_k1z_zmm_zmmm512b32_sae
62 F14C4B 5D 50 01, EVEX_Vminps_zmm_k1z_zmm_zmmm512b32_sae
62 F14CDD 5D 50 01, EVEX_Vminps_zmm_k1z_zmm_zmmm512b32_sae
66 0F5D CD, Minpd_xmm_xmmm128
66 0F5D 08, Minpd_xmm_xmmm128
C5C9 5D D3, VEX_Vminpd_xmm_xmm_xmmm128
C5C9 5D 10, VEX_Vminpd_xmm_xmm_xmmm128
C5CD 5D D3, VEX_Vminpd_ymm_ymm_ymmm256
C5CD 5D 10, VEX_Vminpd_ymm_ymm_ymmm256
62 F1CD8B 5D D3, EVEX_Vminpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 5D 50 01, EVEX_Vminpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 5D 50 01, EVEX_Vminpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 5D D3, EVEX_Vminpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 5D 50 01, EVEX_Vminpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 5D 50 01, EVEX_Vminpd_ymm_k1z_ymm_ymmm256b64
62 F1CDDB 5D D3, EVEX_Vminpd_zmm_k1z_zmm_zmmm512b64_sae
62 F1CD4B 5D 50 01, EVEX_Vminpd_zmm_k1z_zmm_zmmm512b64_sae
62 F1CDDD 5D 50 01, EVEX_Vminpd_zmm_k1z_zmm_zmmm512b64_sae
F3 0F5D CD, Minss_xmm_xmmm32
F3 0F5D 08, Minss_xmm_xmmm32
C5CA 5D D3, VEX_Vminss_xmm_xmm_xmmm32
C5CA 5D 10, VEX_Vminss_xmm_xmm_xmmm32
62 F14E0B 5D D3, EVEX_Vminss_xmm_k1z_xmm_xmmm32_sae
62 F14E0B 5D 50 01, EVEX_Vminss_xmm_k1z_xmm_xmmm32_sae
F2 0F5D CD, Minsd_xmm_xmmm64
F2 0F5D 08, Minsd_xmm_xmmm64
C5CB 5D D3, VEX_Vminsd_xmm_xmm_xmmm64
C5CB 5D 10, VEX_Vminsd_xmm_xmm_xmmm64
62 F1CF8B 5D D3, EVEX_Vminsd_xmm_k1z_xmm_xmmm64_sae
62 F1CF0B 5D 50 01, EVEX_Vminsd_xmm_k1z_xmm_xmmm64_sae
0F5E CD, Divps_xmm_xmmm128
0F5E 08, Divps_xmm_xmmm128
C5C8 5E D3, VEX_Vdivps_xmm_xmm_xmmm128
C5C8 5E 10, VEX_Vdivps_xmm_xmm_xmmm128
C5CC 5E D3, VEX_Vdivps_ymm_ymm_ymmm256
C5CC 5E 10, VEX_Vdivps_ymm_ymm_ymmm256
62 F14C0B 5E D3, EVEX_Vdivps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 5E 50 01, EVEX_Vdivps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 5E 50 01, EVEX_Vdivps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 5E D3, EVEX_Vdivps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 5E 50 01, EVEX_Vdivps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 5E 50 01, EVEX_Vdivps_ymm_k1z_ymm_ymmm256b32
62 F14CDB 5E D3, EVEX_Vdivps_zmm_k1z_zmm_zmmm512b32_er
62 F14C4B 5E 50 01, EVEX_Vdivps_zmm_k1z_zmm_zmmm512b32_er
62 F14CDD 5E 50 01, EVEX_Vdivps_zmm_k1z_zmm_zmmm512b32_er
66 0F5E CD, Divpd_xmm_xmmm128
66 0F5E 08, Divpd_xmm_xmmm128
C5C9 5E D3, VEX_Vdivpd_xmm_xmm_xmmm128
C5C9 5E 10, VEX_Vdivpd_xmm_xmm_xmmm128
C5CD 5E D3, VEX_Vdivpd_ymm_ymm_ymmm256
C5CD 5E 10, VEX_Vdivpd_ymm_ymm_ymmm256
62 F1CD8B 5E D3, EVEX_Vdivpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 5E 50 01, EVEX_Vdivpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 5E 50 01, EVEX_Vdivpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 5E D3, EVEX_Vdivpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 5E 50 01, EVEX_Vdivpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 5E 50 01, EVEX_Vdivpd_ymm_k1z_ymm_ymmm256b64
62 F1CDDB 5E D3, EVEX_Vdivpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CD4B 5E 50 01, EVEX_Vdivpd_zmm_k1z_zmm_zmmm512b64_er
62 F1CDDD 5E 50 01, EVEX_Vdivpd_zmm_k1z_zmm_zmmm512b64_er
F3 0F5E CD, Divss_xmm_xmmm32
F3 0F5E 08, Divss_xmm_xmmm32
C5CA 5E D3, VEX_Vdivss_xmm_xmm_xmmm32
C5CA 5E 10, VEX_Vdivss_xmm_xmm_xmmm32
62 F14E0B 5E D3, EVEX_Vdivss_xmm_k1z_xmm_xmmm32_er
62 F14E0B 5E 50 01, EVEX_Vdivss_xmm_k1z_xmm_xmmm32_er
F2 0F5E CD, Divsd_xmm_xmmm64
F2 0F5E 08, Divsd_xmm_xmmm64
C5CB 5E D3, VEX_Vdivsd_xmm_xmm_xmmm64
C5CB 5E 10, VEX_Vdivsd_xmm_xmm_xmmm64
62 F1CF8B 5E D3, EVEX_Vdivsd_xmm_k1z_xmm_xmmm64_er
62 F1CF0B 5E 50 01, EVEX_Vdivsd_xmm_k1z_xmm_xmmm64_er
0F5F CD, Maxps_xmm_xmmm128
0F5F 08, Maxps_xmm_xmmm128
C5C8 5F D3, VEX_Vmaxps_xmm_xmm_xmmm128
C5C8 5F 10, VEX_Vmaxps_xmm_xmm_xmmm128
C5CC 5F D3, VEX_Vmaxps_ymm_ymm_ymmm256
C5CC 5F 10, VEX_Vmaxps_ymm_ymm_ymmm256
62 F14C0B 5F D3, EVEX_Vmaxps_xmm_k1z_xmm_xmmm128b32
62 F14C0B 5F 50 01, EVEX_Vmaxps_xmm_k1z_xmm_xmmm128b32
62 F14C9D 5F 50 01, EVEX_Vmaxps_xmm_k1z_xmm_xmmm128b32
62 F14C2B 5F D3, EVEX_Vmaxps_ymm_k1z_ymm_ymmm256b32
62 F14C2B 5F 50 01, EVEX_Vmaxps_ymm_k1z_ymm_ymmm256b32
62 F14CBD 5F 50 01, EVEX_Vmaxps_ymm_k1z_ymm_ymmm256b32
62 F14CDB 5F D3, EVEX_Vmaxps_zmm_k1z_zmm_zmmm512b32_sae
62 F14C4B 5F 50 01, EVEX_Vmaxps_zmm_k1z_zmm_zmmm512b32_sae
62 F14CDD 5F 50 01, EVEX_Vmaxps_zmm_k1z_zmm_zmmm512b32_sae
66 0F5F CD, Maxpd_xmm_xmmm128
66 0F5F 08, Maxpd_xmm_xmmm128
C5C9 5F D3, VEX_Vmaxpd_xmm_xmm_xmmm128
C5C9 5F 10, VEX_Vmaxpd_xmm_xmm_xmmm128
C5CD 5F D3, VEX_Vmaxpd_ymm_ymm_ymmm256
C5CD 5F 10, VEX_Vmaxpd_ymm_ymm_ymmm256
62 F1CD8B 5F D3, EVEX_Vmaxpd_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 5F 50 01, EVEX_Vmaxpd_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 5F 50 01, EVEX_Vmaxpd_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 5F D3, EVEX_Vmaxpd_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 5F 50 01, EVEX_Vmaxpd_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 5F 50 01, EVEX_Vmaxpd_ymm_k1z_ymm_ymmm256b64
62 F1CDDB 5F D3, EVEX_Vmaxpd_zmm_k1z_zmm_zmmm512b64_sae
62 F1CD4B 5F 50 01, EVEX_Vmaxpd_zmm_k1z_zmm_zmmm512b64_sae
62 F1CDDD 5F 50 01, EVEX_Vmaxpd_zmm_k1z_zmm_zmmm512b64_sae
F3 0F5F CD, Maxss_xmm_xmmm32
F3 0F5F 08, Maxss_xmm_xmmm32
C5CA 5F D3, VEX_Vmaxss_xmm_xmm_xmmm32
C5CA 5F 10, VEX_Vmaxss_xmm_xmm_xmmm32
62 F14E0B 5F D3, EVEX_Vmaxss_xmm_k1z_xmm_xmmm32_sae
62 F14E0B 5F 50 01, EVEX_Vmaxss_xmm_k1z_xmm_xmmm32_sae
F2 0F5F CD, Maxsd_xmm_xmmm64
F2 0F5F 08, Maxsd_xmm_xmmm64
C5CB 5F D3, VEX_Vmaxsd_xmm_xmm_xmmm64
C5CB 5F 10, VEX_Vmaxsd_xmm_xmm_xmmm64
62 F1CF8B 5F D3, EVEX_Vmaxsd_xmm_k1z_xmm_xmmm64_sae
62 F1CF0B 5F 50 01, EVEX_Vmaxsd_xmm_k1z_xmm_xmmm64_sae
0F60 CD, Punpcklbw_mm_mmm32
0F60 08, Punpcklbw_mm_mmm32
66 0F60 CD, Punpcklbw_xmm_xmmm128
66 0F60 08, Punpcklbw_xmm_xmmm128
C5C9 60 D3, VEX_Vpunpcklbw_xmm_xmm_xmmm128
C5C9 60 10, VEX_Vpunpcklbw_xmm_xmm_xmmm128
C5CD 60 D3, VEX_Vpunpcklbw_ymm_ymm_ymmm256
C5CD 60 10, VEX_Vpunpcklbw_ymm_ymm_ymmm256
62 F14D0B 60 D3, EVEX_Vpunpcklbw_xmm_k1z_xmm_xmmm128
62 F14D0B 60 50 01, EVEX_Vpunpcklbw_xmm_k1z_xmm_xmmm128
62 F14D2B 60 D3, EVEX_Vpunpcklbw_ymm_k1z_ymm_ymmm256
62 F14D2B 60 50 01, EVEX_Vpunpcklbw_ymm_k1z_ymm_ymmm256
62 F14D4B 60 D3, EVEX_Vpunpcklbw_zmm_k1z_zmm_zmmm512
62 F14D4B 60 50 01, EVEX_Vpunpcklbw_zmm_k1z_zmm_zmmm512
0F61 CD, Punpcklwd_mm_mmm32
0F61 08, Punpcklwd_mm_mmm32
66 0F61 CD, Punpcklwd_xmm_xmmm128
66 0F61 08, Punpcklwd_xmm_xmmm128
C5C9 61 D3, VEX_Vpunpcklwd_xmm_xmm_xmmm128
C5C9 61 10, VEX_Vpunpcklwd_xmm_xmm_xmmm128
C5CD 61 D3, VEX_Vpunpcklwd_ymm_ymm_ymmm256
C5CD 61 10, VEX_Vpunpcklwd_ymm_ymm_ymmm256
62 F14D0B 61 D3, EVEX_Vpunpcklwd_xmm_k1z_xmm_xmmm128
62 F14D0B 61 50 01, EVEX_Vpunpcklwd_xmm_k1z_xmm_xmmm128
62 F14D2B 61 D3, EVEX_Vpunpcklwd_ymm_k1z_ymm_ymmm256
62 F14D2B 61 50 01, EVEX_Vpunpcklwd_ymm_k1z_ymm_ymmm256
62 F14D4B 61 D3, EVEX_Vpunpcklwd_zmm_k1z_zmm_zmmm512
62 F14D4B 61 50 01, EVEX_Vpunpcklwd_zmm_k1z_zmm_zmmm512
0F62 CD, Punpckldq_mm_mmm32
0F62 08, Punpckldq_mm_mmm32
66 0F62 CD, Punpckldq_xmm_xmmm128
66 0F62 08, Punpckldq_xmm_xmmm128
C5C9 62 D3, VEX_Vpunpckldq_xmm_xmm_xmmm128
C5C9 62 10, VEX_Vpunpckldq_xmm_xmm_xmmm128
C5CD 62 D3, VEX_Vpunpckldq_ymm_ymm_ymmm256
C5CD 62 10, VEX_Vpunpckldq_ymm_ymm_ymmm256
62 F14D8B 62 D3, EVEX_Vpunpckldq_xmm_k1z_xmm_xmmm128b32
62 F14D0B 62 50 01, EVEX_Vpunpckldq_xmm_k1z_xmm_xmmm128b32
62 F14D9D 62 50 01, EVEX_Vpunpckldq_xmm_k1z_xmm_xmmm128b32
62 F14DAB 62 D3, EVEX_Vpunpckldq_ymm_k1z_ymm_ymmm256b32
62 F14D2B 62 50 01, EVEX_Vpunpckldq_ymm_k1z_ymm_ymmm256b32
62 F14DBD 62 50 01, EVEX_Vpunpckldq_ymm_k1z_ymm_ymmm256b32
62 F14DCB 62 D3, EVEX_Vpunpckldq_zmm_k1z_zmm_zmmm512b32
62 F14D4B 62 50 01, EVEX_Vpunpckldq_zmm_k1z_zmm_zmmm512b32
62 F14DDD 62 50 01, EVEX_Vpunpckldq_zmm_k1z_zmm_zmmm512b32
0F63 CD, Packsswb_mm_mmm64
0F63 08, Packsswb_mm_mmm64
66 0F63 CD, Packsswb_xmm_xmmm128
66 0F63 08, Packsswb_xmm_xmmm128
C5C9 63 D3, VEX_Vpacksswb_xmm_xmm_xmmm128
C5C9 63 10, VEX_Vpacksswb_xmm_xmm_xmmm128
C5CD 63 D3, VEX_Vpacksswb_ymm_ymm_ymmm256
C5CD 63 10, VEX_Vpacksswb_ymm_ymm_ymmm256
62 F14D0B 63 D3, EVEX_Vpacksswb_xmm_k1z_xmm_xmmm128
62 F14D0B 63 50 01, EVEX_Vpacksswb_xmm_k1z_xmm_xmmm128
62 F14D2B 63 D3, EVEX_Vpacksswb_ymm_k1z_ymm_ymmm256
62 F14D2B 63 50 01, EVEX_Vpacksswb_ymm_k1z_ymm_ymmm256
62 F14D4B 63 D3, EVEX_Vpacksswb_zmm_k1z_zmm_zmmm512
62 F14D4B 63 50 01, EVEX_Vpacksswb_zmm_k1z_zmm_zmmm512
0F64 CD, Pcmpgtb_mm_mmm64
0F64 08, Pcmpgtb_mm_mmm64
66 0F64 CD, Pcmpgtb_xmm_xmmm128
66 0F64 08, Pcmpgtb_xmm_xmmm128
C5C9 64 D3, VEX_Vpcmpgtb_xmm_xmm_xmmm128
C5C9 64 10, VEX_Vpcmpgtb_xmm_xmm_xmmm128
C5CD 64 D3, VEX_Vpcmpgtb_ymm_ymm_ymmm256
C5CD 64 10, VEX_Vpcmpgtb_ymm_ymm_ymmm256
62 F14D0B 64 D3, EVEX_Vpcmpgtb_kr_k1_xmm_xmmm128
62 F14D0B 64 50 01, EVEX_Vpcmpgtb_kr_k1_xmm_xmmm128
62 F14D2B 64 D3, EVEX_Vpcmpgtb_kr_k1_ymm_ymmm256
62 F14D2B 64 50 01, EVEX_Vpcmpgtb_kr_k1_ymm_ymmm256
62 F14D4B 64 D3, EVEX_Vpcmpgtb_kr_k1_zmm_zmmm512
62 F14D4B 64 50 01, EVEX_Vpcmpgtb_kr_k1_zmm_zmmm512
0F65 CD, Pcmpgtw_mm_mmm64
0F65 08, Pcmpgtw_mm_mmm64
66 0F65 CD, Pcmpgtw_xmm_xmmm128
66 0F65 08, Pcmpgtw_xmm_xmmm128
C5C9 65 D3, VEX_Vpcmpgtw_xmm_xmm_xmmm128
C5C9 65 10, VEX_Vpcmpgtw_xmm_xmm_xmmm128
C5CD 65 D3, VEX_Vpcmpgtw_ymm_ymm_ymmm256
C5CD 65 10, VEX_Vpcmpgtw_ymm_ymm_ymmm256
62 F14D0B 65 D3, EVEX_Vpcmpgtw_kr_k1_xmm_xmmm128
62 F14D0B 65 50 01, EVEX_Vpcmpgtw_kr_k1_xmm_xmmm128
62 F14D2B 65 D3, EVEX_Vpcmpgtw_kr_k1_ymm_ymmm256
62 F14D2B 65 50 01, EVEX_Vpcmpgtw_kr_k1_ymm_ymmm256
62 F14D4B 65 D3, EVEX_Vpcmpgtw_kr_k1_zmm_zmmm512
62 F14D4B 65 50 01, EVEX_Vpcmpgtw_kr_k1_zmm_zmmm512
0F66 CD, Pcmpgtd_mm_mmm64
0F66 08, Pcmpgtd_mm_mmm64
66 0F66 CD, Pcmpgtd_xmm_xmmm128
66 0F66 08, Pcmpgtd_xmm_xmmm128
C5C9 66 D3, VEX_Vpcmpgtd_xmm_xmm_xmmm128
C5C9 66 10, VEX_Vpcmpgtd_xmm_xmm_xmmm128
C5CD 66 D3, VEX_Vpcmpgtd_ymm_ymm_ymmm256
C5CD 66 10, VEX_Vpcmpgtd_ymm_ymm_ymmm256
62 F14D0B 66 D3, EVEX_Vpcmpgtd_kr_k1_xmm_xmmm128b32
62 F14D0B 66 50 01, EVEX_Vpcmpgtd_kr_k1_xmm_xmmm128b32
62 F14D1D 66 50 01, EVEX_Vpcmpgtd_kr_k1_xmm_xmmm128b32
62 F14D2B 66 D3, EVEX_Vpcmpgtd_kr_k1_ymm_ymmm256b32
62 F14D2B 66 50 01, EVEX_Vpcmpgtd_kr_k1_ymm_ymmm256b32
62 F14D3D 66 50 01, EVEX_Vpcmpgtd_kr_k1_ymm_ymmm256b32
62 F14D4B 66 D3, EVEX_Vpcmpgtd_kr_k1_zmm_zmmm512b32
62 F14D4B 66 50 01, EVEX_Vpcmpgtd_kr_k1_zmm_zmmm512b32
62 F14D5D 66 50 01, EVEX_Vpcmpgtd_kr_k1_zmm_zmmm512b32
0F67 CD, Packuswb_mm_mmm64
0F67 08, Packuswb_mm_mmm64
66 0F67 CD, Packuswb_xmm_xmmm128
66 0F67 08, Packuswb_xmm_xmmm128
C5C9 67 D3, VEX_Vpackuswb_xmm_xmm_xmmm128
C5C9 67 10, VEX_Vpackuswb_xmm_xmm_xmmm128
C5CD 67 D3, VEX_Vpackuswb_ymm_ymm_ymmm256
C5CD 67 10, VEX_Vpackuswb_ymm_ymm_ymmm256
62 F14D0B 67 D3, EVEX_Vpackuswb_xmm_k1z_xmm_xmmm128
62 F14D0B 67 50 01, EVEX_Vpackuswb_xmm_k1z_xmm_xmmm128
62 F14D2B 67 D3, EVEX_Vpackuswb_ymm_k1z_ymm_ymmm256
62 F14D2B 67 50 01, EVEX_Vpackuswb_ymm_k1z_ymm_ymmm256
62 F14D4B 67 D3, EVEX_Vpackuswb_zmm_k1z_zmm_zmmm512
62 F14D4B 67 50 01, EVEX_Vpackuswb_zmm_k1z_zmm_zmmm512
0F68 CD, Punpckhbw_mm_mmm64
0F68 08, Punpckhbw_mm_mmm64
66 0F68 CD, Punpckhbw_xmm_xmmm128
66 0F68 08, Punpckhbw_xmm_xmmm128
C5C9 68 D3, VEX_Vpunpckhbw_xmm_xmm_xmmm128
C5C9 68 10, VEX_Vpunpckhbw_xmm_xmm_xmmm128
C5CD 68 D3, VEX_Vpunpckhbw_ymm_ymm_ymmm256
C5CD 68 10, VEX_Vpunpckhbw_ymm_ymm_ymmm256
62 F14D0B 68 D3, EVEX_Vpunpckhbw_xmm_k1z_xmm_xmmm128
62 F14D0B 68 50 01, EVEX_Vpunpckhbw_xmm_k1z_xmm_xmmm128
62 F14D2B 68 D3, EVEX_Vpunpckhbw_ymm_k1z_ymm_ymmm256
62 F14D2B 68 50 01, EVEX_Vpunpckhbw_ymm_k1z_ymm_ymmm256
62 F14D4B 68 D3, EVEX_Vpunpckhbw_zmm_k1z_zmm_zmmm512
62 F14D4B 68 50 01, EVEX_Vpunpckhbw_zmm_k1z_zmm_zmmm512
0F69 CD, Punpckhwd_mm_mmm64
0F69 08, Punpckhwd_mm_mmm64
66 0F69 CD, Punpckhwd_xmm_xmmm128
66 0F69 08, Punpckhwd_xmm_xmmm128
C5C9 69 D3, VEX_Vpunpckhwd_xmm_xmm_xmmm128
C5C9 69 10, VEX_Vpunpckhwd_xmm_xmm_xmmm128
C5CD 69 D3, VEX_Vpunpckhwd_ymm_ymm_ymmm256
C5CD 69 10, VEX_Vpunpckhwd_ymm_ymm_ymmm256
62 F14D0B 69 D3, EVEX_Vpunpckhwd_xmm_k1z_xmm_xmmm128
62 F14D0B 69 50 01, EVEX_Vpunpckhwd_xmm_k1z_xmm_xmmm128
62 F14D2B 69 D3, EVEX_Vpunpckhwd_ymm_k1z_ymm_ymmm256
62 F14D2B 69 50 01, EVEX_Vpunpckhwd_ymm_k1z_ymm_ymmm256
62 F14D4B 69 D3, EVEX_Vpunpckhwd_zmm_k1z_zmm_zmmm512
62 F14D4B 69 50 01, EVEX_Vpunpckhwd_zmm_k1z_zmm_zmmm512
0F6A CD, Punpckhdq_mm_mmm64
0F6A 08, Punpckhdq_mm_mmm64
66 0F6A CD, Punpckhdq_xmm_xmmm128
66 0F6A 08, Punpckhdq_xmm_xmmm128
C5C9 6A D3, VEX_Vpunpckhdq_xmm_xmm_xmmm128
C5C9 6A 10, VEX_Vpunpckhdq_xmm_xmm_xmmm128
C5CD 6A D3, VEX_Vpunpckhdq_ymm_ymm_ymmm256
C5CD 6A 10, VEX_Vpunpckhdq_ymm_ymm_ymmm256
62 F14D8B 6A D3, EVEX_Vpunpckhdq_xmm_k1z_xmm_xmmm128b32
62 F14D0B 6A 50 01, EVEX_Vpunpckhdq_xmm_k1z_xmm_xmmm128b32
62 F14D9D 6A 50 01, EVEX_Vpunpckhdq_xmm_k1z_xmm_xmmm128b32
62 F14DAB 6A D3, EVEX_Vpunpckhdq_ymm_k1z_ymm_ymmm256b32
62 F14D2B 6A 50 01, EVEX_Vpunpckhdq_ymm_k1z_ymm_ymmm256b32
62 F14DBD 6A 50 01, EVEX_Vpunpckhdq_ymm_k1z_ymm_ymmm256b32
62 F14DCB 6A D3, EVEX_Vpunpckhdq_zmm_k1z_zmm_zmmm512b32
62 F14D4B 6A 50 01, EVEX_Vpunpckhdq_zmm_k1z_zmm_zmmm512b32
62 F14DDD 6A 50 01, EVEX_Vpunpckhdq_zmm_k1z_zmm_zmmm512b32
0F6B CD, Packssdw_mm_mmm64
0F6B 08, Packssdw_mm_mmm64
66 0F6B CD, Packssdw_xmm_xmmm128
66 0F6B 08, Packssdw_xmm_xmmm128
C5C9 6B D3, VEX_Vpackssdw_xmm_xmm_xmmm128
C5C9 6B 10, VEX_Vpackssdw_xmm_xmm_xmmm128
C5CD 6B D3, VEX_Vpackssdw_ymm_ymm_ymmm256
C5CD 6B 10, VEX_Vpackssdw_ymm_ymm_ymmm256
62 F14D8B 6B D3, EVEX_Vpackssdw_xmm_k1z_xmm_xmmm128b32
62 F14D0B 6B 50 01, EVEX_Vpackssdw_xmm_k1z_xmm_xmmm128b32
62 F14D9D 6B 50 01, EVEX_Vpackssdw_xmm_k1z_xmm_xmmm128b32
62 F14DAB 6B D3, EVEX_Vpackssdw_ymm_k1z_ymm_ymmm256b32
62 F14D2B 6B 50 01, EVEX_Vpackssdw_ymm_k1z_ymm_ymmm256b32
62 F14DBD 6B 50 01, EVEX_Vpackssdw_ymm_k1z_ymm_ymmm256b32
62 F14DCB 6B D3, EVEX_Vpackssdw_zmm_k1z_zmm_zmmm512b32
62 F14D4B 6B 50 01, EVEX_Vpackssdw_zmm_k1z_zmm_zmmm512b32
62 F14DDD 6B 50 01, EVEX_Vpackssdw_zmm_k1z_zmm_zmmm512b32
66 0F6C CD, Punpcklqdq_xmm_xmmm128
66 0F6C 08, Punpcklqdq_xmm_xmmm128
C5C9 6C D3, VEX_Vpunpcklqdq_xmm_xmm_xmmm128
C5C9 6C 10, VEX_Vpunpcklqdq_xmm_xmm_xmmm128
C5CD 6C D3, VEX_Vpunpcklqdq_ymm_ymm_ymmm256
C5CD 6C 10, VEX_Vpunpcklqdq_ymm_ymm_ymmm256
62 F1CD8B 6C D3, EVEX_Vpunpcklqdq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 6C 50 01, EVEX_Vpunpcklqdq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 6C 50 01, EVEX_Vpunpcklqdq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 6C D3, EVEX_Vpunpcklqdq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 6C 50 01, EVEX_Vpunpcklqdq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 6C 50 01, EVEX_Vpunpcklqdq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 6C D3, EVEX_Vpunpcklqdq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 6C 50 01, EVEX_Vpunpcklqdq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 6C 50 01, EVEX_Vpunpcklqdq_zmm_k1z_zmm_zmmm512b64
66 0F6D CD, Punpckhqdq_xmm_xmmm128
66 0F6D 08, Punpckhqdq_xmm_xmmm128
C5C9 6D D3, VEX_Vpunpckhqdq_xmm_xmm_xmmm128
C5C9 6D 10, VEX_Vpunpckhqdq_xmm_xmm_xmmm128
C5CD 6D D3, VEX_Vpunpckhqdq_ymm_ymm_ymmm256
C5CD 6D 10, VEX_Vpunpckhqdq_ymm_ymm_ymmm256
62 F1CD8B 6D D3, EVEX_Vpunpckhqdq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B 6D 50 01, EVEX_Vpunpckhqdq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D 6D 50 01, EVEX_Vpunpckhqdq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB 6D D3, EVEX_Vpunpckhqdq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B 6D 50 01, EVEX_Vpunpckhqdq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD 6D 50 01, EVEX_Vpunpckhqdq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB 6D D3, EVEX_Vpunpckhqdq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B 6D 50 01, EVEX_Vpunpckhqdq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD 6D 50 01, EVEX_Vpunpckhqdq_zmm_k1z_zmm_zmmm512b64
0F6E CD, Movd_mm_rm32
0F6E 08, Movd_mm_rm32
48 0F6E CD, Movq_mm_rm64
48 0F6E 08, Movq_mm_rm64
66 0F6E CD, Movd_xmm_rm32
66 0F6E 08, Movd_xmm_rm32
66 48 0F6E CD, Movq_xmm_rm64
66 48 0F6E 08, Movq_xmm_rm64
C5F9 6E CD, VEX_Vmovd_xmm_rm32
C5F9 6E 08, VEX_Vmovd_xmm_rm32
C4E1F9 6E CD, VEX_Vmovq_xmm_rm64
C4E1F9 6E 08, VEX_Vmovq_xmm_rm64
62 F17D08 6E D3, EVEX_Vmovd_xmm_rm32
62 F17D08 6E 50 01, EVEX_Vmovd_xmm_rm32
62 F1FD08 6E D3, EVEX_Vmovq_xmm_rm64
62 F1FD08 6E 50 01, EVEX_Vmovq_xmm_rm64
0F6F CD, Movq_mm_mmm64
0F6F 08, Movq_mm_mmm64
66 0F6F CD, Movdqa_xmm_xmmm128
66 0F6F 08, Movdqa_xmm_xmmm128
C5F9 6F CD, VEX_Vmovdqa_xmm_xmmm128
C5F9 6F 10, VEX_Vmovdqa_xmm_xmmm128
C5FD 6F CD, VEX_Vmovdqa_ymm_ymmm256
C5FD 6F 10, VEX_Vmovdqa_ymm_ymmm256
62 F17D08 6F D3, EVEX_Vmovdqa32_xmm_k1z_xmmm128
62 F17D08 6F 50 01, EVEX_Vmovdqa32_xmm_k1z_xmmm128
62 F17D28 6F D3, EVEX_Vmovdqa32_ymm_k1z_ymmm256
62 F17D28 6F 50 01, EVEX_Vmovdqa32_ymm_k1z_ymmm256
62 F17D48 6F D3, EVEX_Vmovdqa32_zmm_k1z_zmmm512
62 F17D48 6F 50 01, EVEX_Vmovdqa32_zmm_k1z_zmmm512
62 F1FD08 6F D3, EVEX_Vmovdqa64_xmm_k1z_xmmm128
62 F1FD08 6F 50 01, EVEX_Vmovdqa64_xmm_k1z_xmmm128
62 F1FD28 6F D3, EVEX_Vmovdqa64_ymm_k1z_ymmm256
62 F1FD28 6F 50 01, EVEX_Vmovdqa64_ymm_k1z_ymmm256
62 F1FD48 6F D3, EVEX_Vmovdqa64_zmm_k1z_zmmm512
62 F1FD48 6F 50 01, EVEX_Vmovdqa64_zmm_k1z_zmmm512
F3 0F6F CD, Movdqu_xmm_xmmm128
F3 0F6F 08, Movdqu_xmm_xmmm128
C5FA 6F CD, VEX_Vmovdqu_xmm_xmmm128
C5FA 6F 10, VEX_Vmovdqu_xmm_xmmm128
C5FE 6F CD, VEX_Vmovdqu_ymm_ymmm256
C5FE 6F 10, VEX_Vmovdqu_ymm_ymmm256
62 F17E08 6F D3, EVEX_Vmovdqu32_xmm_k1z_xmmm128
62 F17E08 6F 50 01, EVEX_Vmovdqu32_xmm_k1z_xmmm128
62 F17E28 6F D3, EVEX_Vmovdqu32_ymm_k1z_ymmm256
62 F17E28 6F 50 01, EVEX_Vmovdqu32_ymm_k1z_ymmm256
62 F17E48 6F D3, EVEX_Vmovdqu32_zmm_k1z_zmmm512
62 F17E48 6F 50 01, EVEX_Vmovdqu32_zmm_k1z_zmmm512
62 F1FE08 6F D3, EVEX_Vmovdqu64_xmm_k1z_xmmm128
62 F1FE08 6F 50 01, EVEX_Vmovdqu64_xmm_k1z_xmmm128
62 F1FE28 6F D3, EVEX_Vmovdqu64_ymm_k1z_ymmm256
62 F1FE28 6F 50 01, EVEX_Vmovdqu64_ymm_k1z_ymmm256
62 F1FE48 6F D3, EVEX_Vmovdqu64_zmm_k1z_zmmm512
62 F1FE48 6F 50 01, EVEX_Vmovdqu64_zmm_k1z_zmmm512
62 F17F08 6F D3, EVEX_Vmovdqu8_xmm_k1z_xmmm128
62 F17F08 6F 50 01, EVEX_Vmovdqu8_xmm_k1z_xmmm128
62 F17F28 6F D3, EVEX_Vmovdqu8_ymm_k1z_ymmm256
62 F17F28 6F 50 01, EVEX_Vmovdqu8_ymm_k1z_ymmm256
62 F17F48 6F D3, EVEX_Vmovdqu8_zmm_k1z_zmmm512
62 F17F48 6F 50 01, EVEX_Vmovdqu8_zmm_k1z_zmmm512
62 F1FF08 6F D3, EVEX_Vmovdqu16_xmm_k1z_xmmm128
62 F1FF08 6F 50 01, EVEX_Vmovdqu16_xmm_k1z_xmmm128
62 F1FF28 6F D3, EVEX_Vmovdqu16_ymm_k1z_ymmm256
62 F1FF28 6F 50 01, EVEX_Vmovdqu16_ymm_k1z_ymmm256
62 F1FF48 6F D3, EVEX_Vmovdqu16_zmm_k1z_zmmm512
62 F1FF48 6F 50 01, EVEX_Vmovdqu16_zmm_k1z_zmmm512
0F70 CD A5, Pshufw_mm_mmm64_imm8
0F70 08 A5, Pshufw_mm_mmm64_imm8
66 0F70 CD A5, Pshufd_xmm_xmmm128_imm8
66 0F70 08 A5, Pshufd_xmm_xmmm128_imm8
C5F9 70 D3 A5, VEX_Vpshufd_xmm_xmmm128_imm8
C5F9 70 10 A5, VEX_Vpshufd_xmm_xmmm128_imm8
C5FD 70 D3 A5, VEX_Vpshufd_ymm_ymmm256_imm8
C5FD 70 10 A5, VEX_Vpshufd_ymm_ymmm256_imm8
62 F17D8B 70 D3 A5, EVEX_Vpshufd_xmm_k1z_xmmm128b32_imm8
62 F17D8B 70 50 01 A5, EVEX_Vpshufd_xmm_k1z_xmmm128b32_imm8
62 F17D1D 70 50 01 A5, EVEX_Vpshufd_xmm_k1z_xmmm128b32_imm8
62 F17DAB 70 D3 A5, EVEX_Vpshufd_ymm_k1z_ymmm256b32_imm8
62 F17DAB 70 50 01 A5, EVEX_Vpshufd_ymm_k1z_ymmm256b32_imm8
62 F17D3D 70 50 01 A5, EVEX_Vpshufd_ymm_k1z_ymmm256b32_imm8
62 F17DCB 70 D3 A5, EVEX_Vpshufd_zmm_k1z_zmmm512b32_imm8
62 F17DCB 70 50 01 A5, EVEX_Vpshufd_zmm_k1z_zmmm512b32_imm8
62 F17D5D 70 50 01 A5, EVEX_Vpshufd_zmm_k1z_zmmm512b32_imm8
F3 0F70 CD A5, Pshufhw_xmm_xmmm128_imm8
F3 0F70 08 A5, Pshufhw_xmm_xmmm128_imm8
C5FA 70 D3 A5, VEX_Vpshufhw_xmm_xmmm128_imm8
C5FA 70 10 A5, VEX_Vpshufhw_xmm_xmmm128_imm8
C5FE 70 D3 A5, VEX_Vpshufhw_ymm_ymmm256_imm8
C5FE 70 10 A5, VEX_Vpshufhw_ymm_ymmm256_imm8
62 F17E8B 70 D3 A5, EVEX_Vpshufhw_xmm_k1z_xmmm128_imm8
62 F17E8B 70 50 01 A5, EVEX_Vpshufhw_xmm_k1z_xmmm128_imm8
62 F17EAB 70 D3 A5, EVEX_Vpshufhw_ymm_k1z_ymmm256_imm8
62 F17EAB 70 50 01 A5, EVEX_Vpshufhw_ymm_k1z_ymmm256_imm8
62 F17ECB 70 D3 A5, EVEX_Vpshufhw_zmm_k1z_zmmm512_imm8
62 F17ECB 70 50 01 A5, EVEX_Vpshufhw_zmm_k1z_zmmm512_imm8
F2 0F70 CD A5, Pshuflw_xmm_xmmm128_imm8
F2 0F70 08 A5, Pshuflw_xmm_xmmm128_imm8
C5FB 70 D3 A5, VEX_Vpshuflw_xmm_xmmm128_imm8
C5FB 70 10 A5, VEX_Vpshuflw_xmm_xmmm128_imm8
C5FF 70 D3 A5, VEX_Vpshuflw_ymm_ymmm256_imm8
C5FF 70 10 A5, VEX_Vpshuflw_ymm_ymmm256_imm8
62 F17F8B 70 D3 A5, EVEX_Vpshuflw_xmm_k1z_xmmm128_imm8
62 F17F8B 70 50 01 A5, EVEX_Vpshuflw_xmm_k1z_xmmm128_imm8
62 F17FAB 70 D3 A5, EVEX_Vpshuflw_ymm_k1z_ymmm256_imm8
62 F17FAB 70 50 01 A5, EVEX_Vpshuflw_ymm_k1z_ymmm256_imm8
62 F17FCB 70 D3 A5, EVEX_Vpshuflw_zmm_k1z_zmmm512_imm8
62 F17FCB 70 50 01 A5, EVEX_Vpshuflw_zmm_k1z_zmmm512_imm8
0F71 D5 A5, Psrlw_mm_imm8
66 0F71 D5 A5, Psrlw_xmm_imm8
C5C9 71 D5 A5, VEX_Vpsrlw_xmm_xmm_imm8
C5CD 71 D5 A5, VEX_Vpsrlw_ymm_ymm_imm8
62 F14D0B 71 D5 A5, EVEX_Vpsrlw_xmm_k1z_xmmm128_imm8
62 F14D0B 71 50 01 A5, EVEX_Vpsrlw_xmm_k1z_xmmm128_imm8
62 F14D2B 71 D5 A5, EVEX_Vpsrlw_ymm_k1z_ymmm256_imm8
62 F14D2B 71 50 01 A5, EVEX_Vpsrlw_ymm_k1z_ymmm256_imm8
62 F14D4B 71 D5 A5, EVEX_Vpsrlw_zmm_k1z_zmmm512_imm8
62 F14D4B 71 50 01 A5, EVEX_Vpsrlw_zmm_k1z_zmmm512_imm8
0F71 E5 A5, Psraw_mm_imm8
66 0F71 E5 A5, Psraw_xmm_imm8
C5C9 71 E5 A5, VEX_Vpsraw_xmm_xmm_imm8
C5CD 71 E5 A5, VEX_Vpsraw_ymm_ymm_imm8
62 F14D0B 71 E5 A5, EVEX_Vpsraw_xmm_k1z_xmmm128_imm8
62 F14D0B 71 60 01 A5, EVEX_Vpsraw_xmm_k1z_xmmm128_imm8
62 F14D2B 71 E5 A5, EVEX_Vpsraw_ymm_k1z_ymmm256_imm8
62 F14D2B 71 60 01 A5, EVEX_Vpsraw_ymm_k1z_ymmm256_imm8
62 F14D4B 71 E5 A5, EVEX_Vpsraw_zmm_k1z_zmmm512_imm8
62 F14D4B 71 60 01 A5, EVEX_Vpsraw_zmm_k1z_zmmm512_imm8
0F71 F5 A5, Psllw_mm_imm8
66 0F71 F5 A5, Psllw_xmm_imm8
C5C9 71 F5 A5, VEX_Vpsllw_xmm_xmm_imm8
C5CD 71 F5 A5, VEX_Vpsllw_ymm_ymm_imm8
62 F14D0B 71 F5 A5, EVEX_Vpsllw_xmm_k1z_xmmm128_imm8
62 F14D0B 71 70 01 A5, EVEX_Vpsllw_xmm_k1z_xmmm128_imm8
62 F14D2B 71 F5 A5, EVEX_Vpsllw_ymm_k1z_ymmm256_imm8
62 F14D2B 71 70 01 A5, EVEX_Vpsllw_ymm_k1z_ymmm256_imm8
62 F14D4B 71 F5 A5, EVEX_Vpsllw_zmm_k1z_zmmm512_imm8
62 F14D4B 71 70 01 A5, EVEX_Vpsllw_zmm_k1z_zmmm512_imm8
62 F14D0B 72 C5 A5, EVEX_Vprord_xmm_k1z_xmmm128b32_imm8
62 F14D0B 72 40 01 A5, EVEX_Vprord_xmm_k1z_xmmm128b32_imm8
62 F14D9D 72 40 01 A5, EVEX_Vprord_xmm_k1z_xmmm128b32_imm8
62 F14D2B 72 C5 A5, EVEX_Vprord_ymm_k1z_ymmm256b32_imm8
62 F14D2B 72 40 01 A5, EVEX_Vprord_ymm_k1z_ymmm256b32_imm8
62 F14DBD 72 40 01 A5, EVEX_Vprord_ymm_k1z_ymmm256b32_imm8
62 F14D4B 72 C5 A5, EVEX_Vprord_zmm_k1z_zmmm512b32_imm8
62 F14D4B 72 40 01 A5, EVEX_Vprord_zmm_k1z_zmmm512b32_imm8
62 F14DDD 72 40 01 A5, EVEX_Vprord_zmm_k1z_zmmm512b32_imm8
62 F1CD0B 72 C5 A5, EVEX_Vprorq_xmm_k1z_xmmm128b64_imm8
62 F1CD0B 72 40 01 A5, EVEX_Vprorq_xmm_k1z_xmmm128b64_imm8
62 F1CD9D 72 40 01 A5, EVEX_Vprorq_xmm_k1z_xmmm128b64_imm8
62 F1CD2B 72 C5 A5, EVEX_Vprorq_ymm_k1z_ymmm256b64_imm8
62 F1CD2B 72 40 01 A5, EVEX_Vprorq_ymm_k1z_ymmm256b64_imm8
62 F1CDBD 72 40 01 A5, EVEX_Vprorq_ymm_k1z_ymmm256b64_imm8
62 F1CD4B 72 C5 A5, EVEX_Vprorq_zmm_k1z_zmmm512b64_imm8
62 F1CD4B 72 40 01 A5, EVEX_Vprorq_zmm_k1z_zmmm512b64_imm8
62 F1CDDD 72 40 01 A5, EVEX_Vprorq_zmm_k1z_zmmm512b64_imm8
62 F14D0B 72 CD A5, EVEX_Vprold_xmm_k1z_xmmm128b32_imm8
62 F14D0B 72 48 01 A5, EVEX_Vprold_xmm_k1z_xmmm128b32_imm8
62 F14D9D 72 48 01 A5, EVEX_Vprold_xmm_k1z_xmmm128b32_imm8
62 F14D2B 72 CD A5, EVEX_Vprold_ymm_k1z_ymmm256b32_imm8
62 F14D2B 72 48 01 A5, EVEX_Vprold_ymm_k1z_ymmm256b32_imm8
62 F14DBD 72 48 01 A5, EVEX_Vprold_ymm_k1z_ymmm256b32_imm8
62 F14D4B 72 CD A5, EVEX_Vprold_zmm_k1z_zmmm512b32_imm8
62 F14D4B 72 48 01 A5, EVEX_Vprold_zmm_k1z_zmmm512b32_imm8
62 F14DDD 72 48 01 A5, EVEX_Vprold_zmm_k1z_zmmm512b32_imm8
62 F1CD0B 72 CD A5, EVEX_Vprolq_xmm_k1z_xmmm128b64_imm8
62 F1CD0B 72 48 01 A5, EVEX_Vprolq_xmm_k1z_xmmm128b64_imm8
62 F1CD9D 72 48 01 A5, EVEX_Vprolq_xmm_k1z_xmmm128b64_imm8
62 F1CD2B 72 CD A5, EVEX_Vprolq_ymm_k1z_ymmm256b64_imm8
62 F1CD2B 72 48 01 A5, EVEX_Vprolq_ymm_k1z_ymmm256b64_imm8
62 F1CDBD 72 48 01 A5, EVEX_Vprolq_ymm_k1z_ymmm256b64_imm8
62 F1CD4B 72 CD A5, EVEX_Vprolq_zmm_k1z_zmmm512b64_imm8
62 F1CD4B 72 48 01 A5, EVEX_Vprolq_zmm_k1z_zmmm512b64_imm8
62 F1CDDD 72 48 01 A5, EVEX_Vprolq_zmm_k1z_zmmm512b64_imm8
0F72 D5 A5, Psrld_mm_imm8
66 0F72 D5 A5, Psrld_xmm_imm8
C5C9 72 D5 A5, VEX_Vpsrld_xmm_xmm_imm8
C5CD 72 D5 A5, VEX_Vpsrld_ymm_ymm_imm8
62 F14D0B 72 D5 A5, EVEX_Vpsrld_xmm_k1z_xmmm128b32_imm8
62 F14D0B 72 50 01 A5, EVEX_Vpsrld_xmm_k1z_xmmm128b32_imm8
62 F14D9D 72 50 01 A5, EVEX_Vpsrld_xmm_k1z_xmmm128b32_imm8
62 F14D2B 72 D5 A5, EVEX_Vpsrld_ymm_k1z_ymmm256b32_imm8
62 F14D2B 72 50 01 A5, EVEX_Vpsrld_ymm_k1z_ymmm256b32_imm8
62 F14DBD 72 50 01 A5, EVEX_Vpsrld_ymm_k1z_ymmm256b32_imm8
62 F14D4B 72 D5 A5, EVEX_Vpsrld_zmm_k1z_zmmm512b32_imm8
62 F14D4B 72 50 01 A5, EVEX_Vpsrld_zmm_k1z_zmmm512b32_imm8
62 F14DDD 72 50 01 A5, EVEX_Vpsrld_zmm_k1z_zmmm512b32_imm8
0F72 E5 A5, Psrad_mm_imm8
66 0F72 E5 A5, Psrad_xmm_imm8
C5C9 72 E5 A5, VEX_Vpsrad_xmm_xmm_imm8
C5CD 72 E5 A5, VEX_Vpsrad_ymm_ymm_imm8
62 F14D0B 72 E5 A5, EVEX_Vpsrad_xmm_k1z_xmmm128b32_imm8
62 F14D0B 72 60 01 A5, EVEX_Vpsrad_xmm_k1z_xmmm128b32_imm8
62 F14D9D 72 60 01 A5, EVEX_Vpsrad_xmm_k1z_xmmm128b32_imm8
62 F14D2B 72 E5 A5, EVEX_Vpsrad_ymm_k1z_ymmm256b32_imm8
62 F14D2B 72 60 01 A5, EVEX_Vpsrad_ymm_k1z_ymmm256b32_imm8
62 F14DBD 72 60 01 A5, EVEX_Vpsrad_ymm_k1z_ymmm256b32_imm8
62 F14D4B 72 E5 A5, EVEX_Vpsrad_zmm_k1z_zmmm512b32_imm8
62 F14D4B 72 60 01 A5, EVEX_Vpsrad_zmm_k1z_zmmm512b32_imm8
62 F14DDD 72 60 01 A5, EVEX_Vpsrad_zmm_k1z_zmmm512b32_imm8
62 F1CD0B 72 E5 A5, EVEX_Vpsraq_xmm_k1z_xmmm128b64_imm8
62 F1CD0B 72 60 01 A5, EVEX_Vpsraq_xmm_k1z_xmmm128b64_imm8
62 F1CD9D 72 60 01 A5, EVEX_Vpsraq_xmm_k1z_xmmm128b64_imm8
62 F1CD2B 72 E5 A5, EVEX_Vpsraq_ymm_k1z_ymmm256b64_imm8
62 F1CD2B 72 60 01 A5, EVEX_Vpsraq_ymm_k1z_ymmm256b64_imm8
62 F1CDBD 72 60 01 A5, EVEX_Vpsraq_ymm_k1z_ymmm256b64_imm8
62 F1CD4B 72 E5 A5, EVEX_Vpsraq_zmm_k1z_zmmm512b64_imm8
62 F1CD4B 72 60 01 A5, EVEX_Vpsraq_zmm_k1z_zmmm512b64_imm8
62 F1CDDD 72 60 01 A5, EVEX_Vpsraq_zmm_k1z_zmmm512b64_imm8
0F72 F5 A5, Pslld_mm_imm8
66 0F72 F5 A5, Pslld_xmm_imm8
C5C9 72 F5 A5, VEX_Vpslld_xmm_xmm_imm8
C5CD 72 F5 A5, VEX_Vpslld_ymm_ymm_imm8
62 F14D0B 72 F5 A5, EVEX_Vpslld_xmm_k1z_xmmm128b32_imm8
62 F14D0B 72 70 01 A5, EVEX_Vpslld_xmm_k1z_xmmm128b32_imm8
62 F14D9D 72 70 01 A5, EVEX_Vpslld_xmm_k1z_xmmm128b32_imm8
62 F14D2B 72 F5 A5, EVEX_Vpslld_ymm_k1z_ymmm256b32_imm8
62 F14D2B 72 70 01 A5, EVEX_Vpslld_ymm_k1z_ymmm256b32_imm8
62 F14DBD 72 70 01 A5, EVEX_Vpslld_ymm_k1z_ymmm256b32_imm8
62 F14D4B 72 F5 A5, EVEX_Vpslld_zmm_k1z_zmmm512b32_imm8
62 F14D4B 72 70 01 A5, EVEX_Vpslld_zmm_k1z_zmmm512b32_imm8
62 F14DDD 72 70 01 A5, EVEX_Vpslld_zmm_k1z_zmmm512b32_imm8
0F73 D5 A5, Psrlq_mm_imm8
66 0F73 D5 A5, Psrlq_xmm_imm8
C5C9 73 D5 A5, VEX_Vpsrlq_xmm_xmm_imm8
C5CD 73 D5 A5, VEX_Vpsrlq_ymm_ymm_imm8
62 F1CD0B 73 D5 A5, EVEX_Vpsrlq_xmm_k1z_xmmm128b64_imm8
62 F1CD0B 73 50 01 A5, EVEX_Vpsrlq_xmm_k1z_xmmm128b64_imm8
62 F1CD9D 73 50 01 A5, EVEX_Vpsrlq_xmm_k1z_xmmm128b64_imm8
62 F1CD2B 73 D5 A5, EVEX_Vpsrlq_ymm_k1z_ymmm256b64_imm8
62 F1CD2B 73 50 01 A5, EVEX_Vpsrlq_ymm_k1z_ymmm256b64_imm8
62 F1CDBD 73 50 01 A5, EVEX_Vpsrlq_ymm_k1z_ymmm256b64_imm8
62 F1CD4B 73 D5 A5, EVEX_Vpsrlq_zmm_k1z_zmmm512b64_imm8
62 F1CD4B 73 50 01 A5, EVEX_Vpsrlq_zmm_k1z_zmmm512b64_imm8
62 F1CDDD 73 50 01 A5, EVEX_Vpsrlq_zmm_k1z_zmmm512b64_imm8
66 0F73 DD A5, Psrldq_xmm_imm8
C5C9 73 DD A5, VEX_Vpsrldq_xmm_xmm_imm8
C5CD 73 DD A5, VEX_Vpsrldq_ymm_ymm_imm8
62 F14D08 73 DD A5, EVEX_Vpsrldq_xmm_xmmm128_imm8
62 F14D08 73 58 01 A5, EVEX_Vpsrldq_xmm_xmmm128_imm8
62 F14D28 73 DD A5, EVEX_Vpsrldq_ymm_ymmm256_imm8
62 F14D28 73 58 01 A5, EVEX_Vpsrldq_ymm_ymmm256_imm8
62 F14D48 73 DD A5, EVEX_Vpsrldq_zmm_zmmm512_imm8
62 F14D48 73 58 01 A5, EVEX_Vpsrldq_zmm_zmmm512_imm8
0F73 F5 A5, Psllq_mm_imm8
66 0F73 F5 A5, Psllq_xmm_imm8
C5C9 73 F5 A5, VEX_Vpsllq_xmm_xmm_imm8
C5CD 73 F5 A5, VEX_Vpsllq_ymm_ymm_imm8
62 F1CD0B 73 F5 A5, EVEX_Vpsllq_xmm_k1z_xmmm128b64_imm8
62 F1CD0B 73 70 01 A5, EVEX_Vpsllq_xmm_k1z_xmmm128b64_imm8
62 F1CD9D 73 70 01 A5, EVEX_Vpsllq_xmm_k1z_xmmm128b64_imm8
62 F1CD2B 73 F5 A5, EVEX_Vpsllq_ymm_k1z_ymmm256b64_imm8
62 F1CD2B 73 70 01 A5, EVEX_Vpsllq_ymm_k1z_ymmm256b64_imm8
62 F1CDBD 73 70 01 A5, EVEX_Vpsllq_ymm_k1z_ymmm256b64_imm8
62 F1CD4B 73 F5 A5, EVEX_Vpsllq_zmm_k1z_zmmm512b64_imm8
62 F1CD4B 73 70 01 A5, EVEX_Vpsllq_zmm_k1z_zmmm512b64_imm8
62 F1CDDD 73 70 01 A5, EVEX_Vpsllq_zmm_k1z_zmmm512b64_imm8
66 0F73 FD A5, Pslldq_xmm_imm8
C5C9 73 FD A5, VEX_Vpslldq_xmm_xmm_imm8
C5CD 73 FD A5, VEX_Vpslldq_ymm_ymm_imm8
62 F14D08 73 FD A5, EVEX_Vpslldq_xmm_xmmm128_imm8
62 F14D08 73 78 01 A5, EVEX_Vpslldq_xmm_xmmm128_imm8
62 F14D28 73 FD A5, EVEX_Vpslldq_ymm_ymmm256_imm8
62 F14D28 73 78 01 A5, EVEX_Vpslldq_ymm_ymmm256_imm8
62 F14D48 73 FD A5, EVEX_Vpslldq_zmm_zmmm512_imm8
62 F14D48 73 78 01 A5, EVEX_Vpslldq_zmm_zmmm512_imm8
0F74 CD, Pcmpeqb_mm_mmm64
0F74 08, Pcmpeqb_mm_mmm64
66 0F74 CD, Pcmpeqb_xmm_xmmm128
66 0F74 08, Pcmpeqb_xmm_xmmm128
C5C9 74 D3, VEX_Vpcmpeqb_xmm_xmm_xmmm128
C5C9 74 10, VEX_Vpcmpeqb_xmm_xmm_xmmm128
C5CD 74 D3, VEX_Vpcmpeqb_ymm_ymm_ymmm256
C5CD 74 10, VEX_Vpcmpeqb_ymm_ymm_ymmm256
62 F14D0B 74 D3, EVEX_Vpcmpeqb_kr_k1_xmm_xmmm128
62 F14D0B 74 50 01, EVEX_Vpcmpeqb_kr_k1_xmm_xmmm128
62 F14D2B 74 D3, EVEX_Vpcmpeqb_kr_k1_ymm_ymmm256
62 F14D2B 74 50 01, EVEX_Vpcmpeqb_kr_k1_ymm_ymmm256
62 F14D4B 74 D3, EVEX_Vpcmpeqb_kr_k1_zmm_zmmm512
62 F14D4B 74 50 01, EVEX_Vpcmpeqb_kr_k1_zmm_zmmm512
0F75 CD, Pcmpeqw_mm_mmm64
0F75 08, Pcmpeqw_mm_mmm64
66 0F75 CD, Pcmpeqw_xmm_xmmm128
66 0F75 08, Pcmpeqw_xmm_xmmm128
C5C9 75 D3, VEX_Vpcmpeqw_xmm_xmm_xmmm128
C5C9 75 10, VEX_Vpcmpeqw_xmm_xmm_xmmm128
C5CD 75 D3, VEX_Vpcmpeqw_ymm_ymm_ymmm256
C5CD 75 10, VEX_Vpcmpeqw_ymm_ymm_ymmm256
62 F14D0B 75 D3, EVEX_Vpcmpeqw_kr_k1_xmm_xmmm128
62 F14D0B 75 50 01, EVEX_Vpcmpeqw_kr_k1_xmm_xmmm128
62 F14D2B 75 D3, EVEX_Vpcmpeqw_kr_k1_ymm_ymmm256
62 F14D2B 75 50 01, EVEX_Vpcmpeqw_kr_k1_ymm_ymmm256
62 F14D4B 75 D3, EVEX_Vpcmpeqw_kr_k1_zmm_zmmm512
62 F14D4B 75 50 01, EVEX_Vpcmpeqw_kr_k1_zmm_zmmm512
0F76 CD, Pcmpeqd_mm_mmm64
0F76 08, Pcmpeqd_mm_mmm64
66 0F76 CD, Pcmpeqd_xmm_xmmm128
66 0F76 08, Pcmpeqd_xmm_xmmm128
C5C9 76 D3, VEX_Vpcmpeqd_xmm_xmm_xmmm128
C5C9 76 10, VEX_Vpcmpeqd_xmm_xmm_xmmm128
C5CD 76 D3, VEX_Vpcmpeqd_ymm_ymm_ymmm256
C5CD 76 10, VEX_Vpcmpeqd_ymm_ymm_ymmm256
62 F14D0B 76 D3, EVEX_Vpcmpeqd_kr_k1_xmm_xmmm128b32
62 F14D0B 76 50 01, EVEX_Vpcmpeqd_kr_k1_xmm_xmmm128b32
62 F14D1D 76 50 01, EVEX_Vpcmpeqd_kr_k1_xmm_xmmm128b32
62 F14D2B 76 D3, EVEX_Vpcmpeqd_kr_k1_ymm_ymmm256b32
62 F14D2B 76 50 01, EVEX_Vpcmpeqd_kr_k1_ymm_ymmm256b32
62 F14D3D 76 50 01, EVEX_Vpcmpeqd_kr_k1_ymm_ymmm256b32
62 F14D4B 76 D3, EVEX_Vpcmpeqd_kr_k1_zmm_zmmm512b32
62 F14D4B 76 50 01, EVEX_Vpcmpeqd_kr_k1_zmm_zmmm512b32
62 F14D5D 76 50 01, EVEX_Vpcmpeqd_kr_k1_zmm_zmmm512b32
0F77, Emms
C5F8 77, VEX_Vzeroupper
C5FC 77, VEX_Vzeroall
0F78 CE, Vmread_rm64_r64
0F78 18, Vmread_rm64_r64
0F79 CE, Vmwrite_r64_rm64
0F79 18, Vmwrite_r64_rm64
62 F17C0B 78 D3, EVEX_Vcvttps2udq_xmm_k1z_xmmm128b32
62 F17C08 78 50 01, EVEX_Vcvttps2udq_xmm_k1z_xmmm128b32
62 F17C9B 78 50 01, EVEX_Vcvttps2udq_xmm_k1z_xmmm128b32
62 F17C2B 78 D3, EVEX_Vcvttps2udq_ymm_k1z_ymmm256b32
62 F17C28 78 50 01, EVEX_Vcvttps2udq_ymm_k1z_ymmm256b32
62 F17CBB 78 50 01, EVEX_Vcvttps2udq_ymm_k1z_ymmm256b32
62 F17C4B 78 D3, EVEX_Vcvttps2udq_zmm_k1z_zmmm512b32_sae
62 F17C48 78 50 01, EVEX_Vcvttps2udq_zmm_k1z_zmmm512b32_sae
62 F17CDB 78 50 01, EVEX_Vcvttps2udq_zmm_k1z_zmmm512b32_sae
62 F1FC0B 78 D3, EVEX_Vcvttpd2udq_xmm_k1z_xmmm128b64
62 F1FC08 78 50 01, EVEX_Vcvttpd2udq_xmm_k1z_xmmm128b64
62 F1FC9B 78 50 01, EVEX_Vcvttpd2udq_xmm_k1z_xmmm128b64
62 F1FC2B 78 D3, EVEX_Vcvttpd2udq_xmm_k1z_ymmm256b64
62 F1FC28 78 50 01, EVEX_Vcvttpd2udq_xmm_k1z_ymmm256b64
62 F1FCBB 78 50 01, EVEX_Vcvttpd2udq_xmm_k1z_ymmm256b64
62 F1FC4B 78 D3, EVEX_Vcvttpd2udq_ymm_k1z_zmmm512b64_sae
62 F1FC48 78 50 01, EVEX_Vcvttpd2udq_ymm_k1z_zmmm512b64_sae
62 F1FCDB 78 50 01, EVEX_Vcvttpd2udq_ymm_k1z_zmmm512b64_sae
62 F17D0B 78 D3, EVEX_Vcvttps2uqq_xmm_k1z_xmmm64b32
62 F17D08 78 50 01, EVEX_Vcvttps2uqq_xmm_k1z_xmmm64b32
62 F17D9B 78 50 01, EVEX_Vcvttps2uqq_xmm_k1z_xmmm64b32
62 F17D2B 78 D3, EVEX_Vcvttps2uqq_ymm_k1z_xmmm128b32
62 F17D28 78 50 01, EVEX_Vcvttps2uqq_ymm_k1z_xmmm128b32
62 F17DBB 78 50 01, EVEX_Vcvttps2uqq_ymm_k1z_xmmm128b32
62 F17D4B 78 D3, EVEX_Vcvttps2uqq_zmm_k1z_ymmm256b32_sae
62 F17D48 78 50 01, EVEX_Vcvttps2uqq_zmm_k1z_ymmm256b32_sae
62 F17DDB 78 50 01, EVEX_Vcvttps2uqq_zmm_k1z_ymmm256b32_sae
62 F1FD0B 78 D3, EVEX_Vcvttpd2uqq_xmm_k1z_xmmm128b64
62 F1FD08 78 50 01, EVEX_Vcvttpd2uqq_xmm_k1z_xmmm128b64
62 F1FD9B 78 50 01, EVEX_Vcvttpd2uqq_xmm_k1z_xmmm128b64
62 F1FD2B 78 D3, EVEX_Vcvttpd2uqq_ymm_k1z_ymmm256b64
62 F1FD28 78 50 01, EVEX_Vcvttpd2uqq_ymm_k1z_ymmm256b64
62 F1FDBB 78 50 01, EVEX_Vcvttpd2uqq_ymm_k1z_ymmm256b64
62 F1FD4B 78 D3, EVEX_Vcvttpd2uqq_zmm_k1z_zmmm512b64_sae
62 F1FD48 78 50 01, EVEX_Vcvttpd2uqq_zmm_k1z_zmmm512b64_sae
62 F1FDDB 78 50 01, EVEX_Vcvttpd2uqq_zmm_k1z_zmmm512b64_sae
62 F17E08 78 D3, EVEX_Vcvttss2usi_r32_xmmm32_sae
62 F17E08 78 50 01, EVEX_Vcvttss2usi_r32_xmmm32_sae
62 F1FE08 78 D3, EVEX_Vcvttss2usi_r64_xmmm32_sae
62 F1FE08 78 50 01, EVEX_Vcvttss2usi_r64_xmmm32_sae
62 F17F08 78 D3, EVEX_Vcvttsd2usi_r32_xmmm64_sae
62 F17F08 78 50 01, EVEX_Vcvttsd2usi_r32_xmmm64_sae
62 F1FF08 78 D3, EVEX_Vcvttsd2usi_r64_xmmm64_sae
62 F1FF08 78 50 01, EVEX_Vcvttsd2usi_r64_xmmm64_sae
62 F17C0B 79 D3, EVEX_Vcvtps2udq_xmm_k1z_xmmm128b32
62 F17C08 79 50 01, EVEX_Vcvtps2udq_xmm_k1z_xmmm128b32
62 F17C9B 79 50 01, EVEX_Vcvtps2udq_xmm_k1z_xmmm128b32
62 F17C2B 79 D3, EVEX_Vcvtps2udq_ymm_k1z_ymmm256b32
62 F17C28 79 50 01, EVEX_Vcvtps2udq_ymm_k1z_ymmm256b32
62 F17CBB 79 50 01, EVEX_Vcvtps2udq_ymm_k1z_ymmm256b32
62 F17C4B 79 D3, EVEX_Vcvtps2udq_zmm_k1z_zmmm512b32_er
62 F17C48 79 50 01, EVEX_Vcvtps2udq_zmm_k1z_zmmm512b32_er
62 F17CDB 79 50 01, EVEX_Vcvtps2udq_zmm_k1z_zmmm512b32_er
62 F1FC0B 79 D3, EVEX_Vcvtpd2udq_xmm_k1z_xmmm128b64
62 F1FC08 79 50 01, EVEX_Vcvtpd2udq_xmm_k1z_xmmm128b64
62 F1FC9B 79 50 01, EVEX_Vcvtpd2udq_xmm_k1z_xmmm128b64
62 F1FC2B 79 D3, EVEX_Vcvtpd2udq_xmm_k1z_ymmm256b64
62 F1FC28 79 50 01, EVEX_Vcvtpd2udq_xmm_k1z_ymmm256b64
62 F1FCBB 79 50 01, EVEX_Vcvtpd2udq_xmm_k1z_ymmm256b64
62 F1FC4B 79 D3, EVEX_Vcvtpd2udq_ymm_k1z_zmmm512b64_er
62 F1FC48 79 50 01, EVEX_Vcvtpd2udq_ymm_k1z_zmmm512b64_er
62 F1FCDB 79 50 01, EVEX_Vcvtpd2udq_ymm_k1z_zmmm512b64_er
62 F17D0B 79 D3, EVEX_Vcvtps2uqq_xmm_k1z_xmmm64b32
62 F17D08 79 50 01, EVEX_Vcvtps2uqq_xmm_k1z_xmmm64b32
62 F17D9B 79 50 01, EVEX_Vcvtps2uqq_xmm_k1z_xmmm64b32
62 F17D2B 79 D3, EVEX_Vcvtps2uqq_ymm_k1z_xmmm128b32
62 F17D28 79 50 01, EVEX_Vcvtps2uqq_ymm_k1z_xmmm128b32
62 F17DBB 79 50 01, EVEX_Vcvtps2uqq_ymm_k1z_xmmm128b32
62 F17D4B 79 D3, EVEX_Vcvtps2uqq_zmm_k1z_ymmm256b32_er
62 F17D48 79 50 01, EVEX_Vcvtps2uqq_zmm_k1z_ymmm256b32_er
62 F17DDB 79 50 01, EVEX_Vcvtps2uqq_zmm_k1z_ymmm256b32_er
62 F1FD0B 79 D3, EVEX_Vcvtpd2uqq_xmm_k1z_xmmm128b64
62 F1FD08 79 50 01, EVEX_Vcvtpd2uqq_xmm_k1z_xmmm128b64
62 F1FD9B 79 50 01, EVEX_Vcvtpd2uqq_xmm_k1z_xmmm128b64
62 F1FD2B 79 D3, EVEX_Vcvtpd2uqq_ymm_k1z_ymmm256b64
62 F1FD28 79 50 01, EVEX_Vcvtpd2uqq_ymm_k1z_ymmm256b64
62 F1FDBB 79 50 01, EVEX_Vcvtpd2uqq_ymm_k1z_ymmm256b64
62 F1FD4B 79 D3, EVEX_Vcvtpd2uqq_zmm_k1z_zmmm512b64_er
62 F1FD48 79 50 01, EVEX_Vcvtpd2uqq_zmm_k1z_zmmm512b64_er
62 F1FDDB 79 50 01, EVEX_Vcvtpd2uqq_zmm_k1z_zmmm512b64_er
62 F17E08 79 D3, EVEX_Vcvtss2usi_r32_xmmm32_er
62 F17E08 79 50 01, EVEX_Vcvtss2usi_r32_xmmm32_er
62 F1FE08 79 D3, EVEX_Vcvtss2usi_r64_xmmm32_er
62 F1FE08 79 50 01, EVEX_Vcvtss2usi_r64_xmmm32_er
62 F17F08 79 D3, EVEX_Vcvtsd2usi_r32_xmmm64_er
62 F17F08 79 50 01, EVEX_Vcvtsd2usi_r32_xmmm64_er
62 F1FF08 79 D3, EVEX_Vcvtsd2usi_r64_xmmm64_er
62 F1FF08 79 50 01, EVEX_Vcvtsd2usi_r64_xmmm64_er
62 F17D0B 7A D3, EVEX_Vcvttps2qq_xmm_k1z_xmmm64b32
62 F17D08 7A 50 01, EVEX_Vcvttps2qq_xmm_k1z_xmmm64b32
62 F17D9B 7A 50 01, EVEX_Vcvttps2qq_xmm_k1z_xmmm64b32
62 F17D2B 7A D3, EVEX_Vcvttps2qq_ymm_k1z_xmmm128b32
62 F17D28 7A 50 01, EVEX_Vcvttps2qq_ymm_k1z_xmmm128b32
62 F17DBB 7A 50 01, EVEX_Vcvttps2qq_ymm_k1z_xmmm128b32
62 F17D4B 7A D3, EVEX_Vcvttps2qq_zmm_k1z_ymmm256b32_sae
62 F17D48 7A 50 01, EVEX_Vcvttps2qq_zmm_k1z_ymmm256b32_sae
62 F17DDB 7A 50 01, EVEX_Vcvttps2qq_zmm_k1z_ymmm256b32_sae
62 F1FD0B 7A D3, EVEX_Vcvttpd2qq_xmm_k1z_xmmm128b64
62 F1FD08 7A 50 01, EVEX_Vcvttpd2qq_xmm_k1z_xmmm128b64
62 F1FD9B 7A 50 01, EVEX_Vcvttpd2qq_xmm_k1z_xmmm128b64
62 F1FD2B 7A D3, EVEX_Vcvttpd2qq_ymm_k1z_ymmm256b64
62 F1FD28 7A 50 01, EVEX_Vcvttpd2qq_ymm_k1z_ymmm256b64
62 F1FDBB 7A 50 01, EVEX_Vcvttpd2qq_ymm_k1z_ymmm256b64
62 F1FD4B 7A D3, EVEX_Vcvttpd2qq_zmm_k1z_zmmm512b64_sae
62 F1FD48 7A 50 01, EVEX_Vcvttpd2qq_zmm_k1z_zmmm512b64_sae
62 F1FDDB 7A 50 01, EVEX_Vcvttpd2qq_zmm_k1z_zmmm512b64_sae
62 F17E0B 7A D3, EVEX_Vcvtudq2pd_xmm_k1z_xmmm64b32
62 F17E08 7A 50 01, EVEX_Vcvtudq2pd_xmm_k1z_xmmm64b32
62 F17E9B 7A 50 01, EVEX_Vcvtudq2pd_xmm_k1z_xmmm64b32
62 F17E2B 7A D3, EVEX_Vcvtudq2pd_ymm_k1z_xmmm128b32
62 F17E28 7A 50 01, EVEX_Vcvtudq2pd_ymm_k1z_xmmm128b32
62 F17EBB 7A 50 01, EVEX_Vcvtudq2pd_ymm_k1z_xmmm128b32
62 F17E4B 7A D3, EVEX_Vcvtudq2pd_zmm_k1z_ymmm256b32_er
62 F17E48 7A 50 01, EVEX_Vcvtudq2pd_zmm_k1z_ymmm256b32_er
62 F17EDB 7A 50 01, EVEX_Vcvtudq2pd_zmm_k1z_ymmm256b32_er
62 F1FE0B 7A D3, EVEX_Vcvtuqq2pd_xmm_k1z_xmmm128b64
62 F1FE08 7A 50 01, EVEX_Vcvtuqq2pd_xmm_k1z_xmmm128b64
62 F1FE9B 7A 50 01, EVEX_Vcvtuqq2pd_xmm_k1z_xmmm128b64
62 F1FE2B 7A D3, EVEX_Vcvtuqq2pd_ymm_k1z_ymmm256b64
62 F1FE28 7A 50 01, EVEX_Vcvtuqq2pd_ymm_k1z_ymmm256b64
62 F1FEBB 7A 50 01, EVEX_Vcvtuqq2pd_ymm_k1z_ymmm256b64
62 F1FE4B 7A D3, EVEX_Vcvtuqq2pd_zmm_k1z_zmmm512b64_er
62 F1FE48 7A 50 01, EVEX_Vcvtuqq2pd_zmm_k1z_zmmm512b64_er
62 F1FEDB 7A 50 01, EVEX_Vcvtuqq2pd_zmm_k1z_zmmm512b64_er
62 F17F0B 7A D3, EVEX_Vcvtudq2ps_xmm_k1z_xmmm128b32
62 F17F08 7A 50 01, EVEX_Vcvtudq2ps_xmm_k1z_xmmm128b32
62 F17F9B 7A 50 01, EVEX_Vcvtudq2ps_xmm_k1z_xmmm128b32
62 F17F2B 7A D3, EVEX_Vcvtudq2ps_ymm_k1z_ymmm256b32
62 F17F28 7A 50 01, EVEX_Vcvtudq2ps_ymm_k1z_ymmm256b32
62 F17FBB 7A 50 01, EVEX_Vcvtudq2ps_ymm_k1z_ymmm256b32
62 F17F4B 7A D3, EVEX_Vcvtudq2ps_zmm_k1z_zmmm512b32_er
62 F17F48 7A 50 01, EVEX_Vcvtudq2ps_zmm_k1z_zmmm512b32_er
62 F17FDB 7A 50 01, EVEX_Vcvtudq2ps_zmm_k1z_zmmm512b32_er
62 F1FF0B 7A D3, EVEX_Vcvtuqq2ps_xmm_k1z_xmmm128b64
62 F1FF08 7A 50 01, EVEX_Vcvtuqq2ps_xmm_k1z_xmmm128b64
62 F1FF9B 7A 50 01, EVEX_Vcvtuqq2ps_xmm_k1z_xmmm128b64
62 F1FF2B 7A D3, EVEX_Vcvtuqq2ps_xmm_k1z_ymmm256b64
62 F1FF28 7A 50 01, EVEX_Vcvtuqq2ps_xmm_k1z_ymmm256b64
62 F1FFBB 7A 50 01, EVEX_Vcvtuqq2ps_xmm_k1z_ymmm256b64
62 F1FF4B 7A D3, EVEX_Vcvtuqq2ps_ymm_k1z_zmmm512b64_er
62 F1FF48 7A 50 01, EVEX_Vcvtuqq2ps_ymm_k1z_zmmm512b64_er
62 F1FFDB 7A 50 01, EVEX_Vcvtuqq2ps_ymm_k1z_zmmm512b64_er
62 F17D0B 7B D3, EVEX_Vcvtps2qq_xmm_k1z_xmmm64b32
62 F17D08 7B 50 01, EVEX_Vcvtps2qq_xmm_k1z_xmmm64b32
62 F17D9B 7B 50 01, EVEX_Vcvtps2qq_xmm_k1z_xmmm64b32
62 F17D2B 7B D3, EVEX_Vcvtps2qq_ymm_k1z_xmmm128b32
62 F17D28 7B 50 01, EVEX_Vcvtps2qq_ymm_k1z_xmmm128b32
62 F17DBB 7B 50 01, EVEX_Vcvtps2qq_ymm_k1z_xmmm128b32
62 F17D4B 7B D3, EVEX_Vcvtps2qq_zmm_k1z_ymmm256b32_er
62 F17D48 7B 50 01, EVEX_Vcvtps2qq_zmm_k1z_ymmm256b32_er
62 F17DDB 7B 50 01, EVEX_Vcvtps2qq_zmm_k1z_ymmm256b32_er
62 F1FD0B 7B D3, EVEX_Vcvtpd2qq_xmm_k1z_xmmm128b64
62 F1FD08 7B 50 01, EVEX_Vcvtpd2qq_xmm_k1z_xmmm128b64
62 F1FD9B 7B 50 01, EVEX_Vcvtpd2qq_xmm_k1z_xmmm128b64
62 F1FD2B 7B D3, EVEX_Vcvtpd2qq_ymm_k1z_ymmm256b64
62 F1FD28 7B 50 01, EVEX_Vcvtpd2qq_ymm_k1z_ymmm256b64
62 F1FDBB 7B 50 01, EVEX_Vcvtpd2qq_ymm_k1z_ymmm256b64
62 F1FD4B 7B D3, EVEX_Vcvtpd2qq_zmm_k1z_zmmm512b64_er
62 F1FD48 7B 50 01, EVEX_Vcvtpd2qq_zmm_k1z_zmmm512b64_er
62 F1FDDB 7B 50 01, EVEX_Vcvtpd2qq_zmm_k1z_zmmm512b64_er
62 F14E08 7B D3, EVEX_Vcvtusi2ss_xmm_xmm_rm32_er
62 F14E08 7B 50 01, EVEX_Vcvtusi2ss_xmm_xmm_rm32_er
62 F1CE08 7B D3, EVEX_Vcvtusi2ss_xmm_xmm_rm64_er
62 F1CE08 7B 50 01, EVEX_Vcvtusi2ss_xmm_xmm_rm64_er
62 F14F08 7B D3, EVEX_Vcvtusi2sd_xmm_xmm_rm32_er
62 F14F08 7B 50 01, EVEX_Vcvtusi2sd_xmm_xmm_rm32_er
62 F1CF08 7B D3, EVEX_Vcvtusi2sd_xmm_xmm_rm64_er
62 F1CF08 7B 50 01, EVEX_Vcvtusi2sd_xmm_xmm_rm64_er
66 0F7C CD, Haddpd_xmm_xmmm128
66 0F7C 08, Haddpd_xmm_xmmm128
C5C9 7C D3, VEX_Vhaddpd_xmm_xmm_xmmm128
C5C9 7C 10, VEX_Vhaddpd_xmm_xmm_xmmm128
C5CD 7C D3, VEX_Vhaddpd_ymm_ymm_ymmm256
C5CD 7C 10, VEX_Vhaddpd_ymm_ymm_ymmm256
F2 0F7C CD, Haddps_xmm_xmmm128
F2 0F7C 08, Haddps_xmm_xmmm128
C5CB 7C D3, VEX_Vhaddps_xmm_xmm_xmmm128
C5CB 7C 10, VEX_Vhaddps_xmm_xmm_xmmm128
C5CF 7C D3, VEX_Vhaddps_ymm_ymm_ymmm256
C5CF 7C 10, VEX_Vhaddps_ymm_ymm_ymmm256
66 0F7D CD, Hsubpd_xmm_xmmm128
66 0F7D 08, Hsubpd_xmm_xmmm128
C5C9 7D D3, VEX_Vhsubpd_xmm_xmm_xmmm128
C5C9 7D 10, VEX_Vhsubpd_xmm_xmm_xmmm128
C5CD 7D D3, VEX_Vhsubpd_ymm_ymm_ymmm256
C5CD 7D 10, VEX_Vhsubpd_ymm_ymm_ymmm256
F2 0F7D CD, Hsubps_xmm_xmmm128
F2 0F7D 08, Hsubps_xmm_xmmm128
C5CB 7D D3, VEX_Vhsubps_xmm_xmm_xmmm128
C5CB 7D 10, VEX_Vhsubps_xmm_xmm_xmmm128
C5CF 7D D3, VEX_Vhsubps_ymm_ymm_ymmm256
C5CF 7D 10, VEX_Vhsubps_ymm_ymm_ymmm256
0F7E CD, Movd_rm32_mm
0F7E 08, Movd_rm32_mm
48 0F7E CD, Movq_rm64_mm
48 0F7E 08, Movq_rm64_mm
66 0F7E CD, Movd_rm32_xmm
66 0F7E 08, Movd_rm32_xmm
66 48 0F7E CD, Movq_rm64_xmm
66 48 0F7E 08, Movq_rm64_xmm
C5F9 7E CD, VEX_Vmovd_rm32_xmm
C5F9 7E 08, VEX_Vmovd_rm32_xmm
C4E1F9 7E CD, VEX_Vmovq_rm64_xmm
C4E1F9 7E 08, VEX_Vmovq_rm64_xmm
62 F17D08 7E D3, EVEX_Vmovd_rm32_xmm
62 F17D08 7E 50 01, EVEX_Vmovd_rm32_xmm
62 F1FD08 7E D3, EVEX_Vmovq_rm64_xmm
62 F1FD08 7E 50 01, EVEX_Vmovq_rm64_xmm
F3 0F7E CD, Movq_xmm_xmmm64
F3 0F7E 08, Movq_xmm_xmmm64
C5FA 7E CD, VEX_Vmovq_xmm_xmmm64
C5FA 7E 10, VEX_Vmovq_xmm_xmmm64
62 F1FE08 7E D3, EVEX_Vmovq_xmm_xmmm64
62 F1FE08 7E 50 01, EVEX_Vmovq_xmm_xmmm64
0F7F CD, Movq_mmm64_mm
0F7F 08, Movq_mmm64_mm
66 0F7F CD, Movdqa_xmmm128_xmm
66 0F7F 08, Movdqa_xmmm128_xmm
C5F9 7F CD, VEX_Vmovdqa_xmmm128_xmm
C5F9 7F 10, VEX_Vmovdqa_xmmm128_xmm
C5FD 7F CD, VEX_Vmovdqa_ymmm256_ymm
C5FD 7F 10, VEX_Vmovdqa_ymmm256_ymm
62 F17D08 7F D3, EVEX_Vmovdqa32_xmmm128_k1z_xmm
62 F17D08 7F 50 01, EVEX_Vmovdqa32_xmmm128_k1z_xmm
62 F17D28 7F D3, EVEX_Vmovdqa32_ymmm256_k1z_ymm
62 F17D28 7F 50 01, EVEX_Vmovdqa32_ymmm256_k1z_ymm
62 F17D48 7F D3, EVEX_Vmovdqa32_zmmm512_k1z_zmm
62 F17D48 7F 50 01, EVEX_Vmovdqa32_zmmm512_k1z_zmm
62 F1FD08 7F D3, EVEX_Vmovdqa64_xmmm128_k1z_xmm
62 F1FD08 7F 50 01, EVEX_Vmovdqa64_xmmm128_k1z_xmm
62 F1FD28 7F D3, EVEX_Vmovdqa64_ymmm256_k1z_ymm
62 F1FD28 7F 50 01, EVEX_Vmovdqa64_ymmm256_k1z_ymm
62 F1FD48 7F D3, EVEX_Vmovdqa64_zmmm512_k1z_zmm
62 F1FD48 7F 50 01, EVEX_Vmovdqa64_zmmm512_k1z_zmm
F3 0F7F CD, Movdqu_xmmm128_xmm
F3 0F7F 08, Movdqu_xmmm128_xmm
C5FA 7F CD, VEX_Vmovdqu_xmmm128_xmm
C5FA 7F 10, VEX_Vmovdqu_xmmm128_xmm
C5FE 7F CD, VEX_Vmovdqu_ymmm256_ymm
C5FE 7F 10, VEX_Vmovdqu_ymmm256_ymm
62 F17E08 7F D3, EVEX_Vmovdqu32_xmmm128_k1z_xmm
62 F17E08 7F 50 01, EVEX_Vmovdqu32_xmmm128_k1z_xmm
62 F17E28 7F D3, EVEX_Vmovdqu32_ymmm256_k1z_ymm
62 F17E28 7F 50 01, EVEX_Vmovdqu32_ymmm256_k1z_ymm
62 F17E48 7F D3, EVEX_Vmovdqu32_zmmm512_k1z_zmm
62 F17E48 7F 50 01, EVEX_Vmovdqu32_zmmm512_k1z_zmm
62 F1FE08 7F D3, EVEX_Vmovdqu64_xmmm128_k1z_xmm
62 F1FE08 7F 50 01, EVEX_Vmovdqu64_xmmm128_k1z_xmm
62 F1FE28 7F D3, EVEX_Vmovdqu64_ymmm256_k1z_ymm
62 F1FE28 7F 50 01, EVEX_Vmovdqu64_ymmm256_k1z_ymm
62 F1FE48 7F D3, EVEX_Vmovdqu64_zmmm512_k1z_zmm
62 F1FE48 7F 50 01, EVEX_Vmovdqu64_zmmm512_k1z_zmm
62 F17F08 7F D3, EVEX_Vmovdqu8_xmmm128_k1z_xmm
62 F17F08 7F 50 01, EVEX_Vmovdqu8_xmmm128_k1z_xmm
62 F17F28 7F D3, EVEX_Vmovdqu8_ymmm256_k1z_ymm
62 F17F28 7F 50 01, EVEX_Vmovdqu8_ymmm256_k1z_ymm
62 F17F48 7F D3, EVEX_Vmovdqu8_zmmm512_k1z_zmm
62 F17F48 7F 50 01, EVEX_Vmovdqu8_zmmm512_k1z_zmm
62 F1FF08 7F D3, EVEX_Vmovdqu16_xmmm128_k1z_xmm
62 F1FF08 7F 50 01, EVEX_Vmovdqu16_xmmm128_k1z_xmm
62 F1FF28 7F D3, EVEX_Vmovdqu16_ymmm256_k1z_ymm
62 F1FF28 7F 50 01, EVEX_Vmovdqu16_ymmm256_k1z_ymm
62 F1FF48 7F D3, EVEX_Vmovdqu16_zmmm512_k1z_zmm
62 F1FF48 7F 50 01, EVEX_Vmovdqu16_zmmm512_k1z_zmm
0F80 5AA51234, Jo_rel32_64
0F81 5AA51234, Jno_rel32_64
0F82 5AA51234, Jb_rel32_64
0F83 5AA51234, Jae_rel32_64
0F84 5AA51234, Je_rel32_64
0F85 5AA51234, Jne_rel32_64
0F86 5AA51234, Jbe_rel32_64
0F87 5AA51234, Ja_rel32_64
0F88 5AA51234, Js_rel32_64
0F89 5AA51234, Jns_rel32_64
0F8A 5AA51234, Jp_rel32_64
0F8B 5AA51234, Jnp_rel32_64
0F8C 5AA51234, Jl_rel32_64
0F8D 5AA51234, Jge_rel32_64
0F8E 5AA51234, Jle_rel32_64
0F8F 5AA51234, Jg_rel32_64
0F90 C0, Seto_rm8
0F91 C0, Setno_rm8
0F92 C0, Setb_rm8
0F93 C0, Setae_rm8
0F94 C0, Sete_rm8
0F95 C0, Setne_rm8
0F96 C0, Setbe_rm8
0F97 C0, Seta_rm8
0F98 C0, Sets_rm8
0F99 C0, Setns_rm8
0F9A C0, Setp_rm8
0F9B C0, Setnp_rm8
0F9C C0, Setl_rm8
0F9D C0, Setge_rm8
0F9E C0, Setle_rm8
0F9F C0, Setg_rm8
0F90 00, Seto_rm8
0F91 00, Setno_rm8
0F92 00, Setb_rm8
0F93 00, Setae_rm8
0F94 00, Sete_rm8
0F95 00, Setne_rm8
0F96 00, Setbe_rm8
0F97 00, Seta_rm8
0F98 00, Sets_rm8
0F99 00, Setns_rm8
0F9A 00, Setp_rm8
0F9B 00, Setnp_rm8
0F9C 00, Setl_rm8
0F9D 00, Setge_rm8
0F9E 00, Setle_rm8
0F9F 00, Setg_rm8
C5F8 90 D3, VEX_Kmovw_kr_km16
C5F8 90 08, VEX_Kmovw_kr_km16
C4E1F8 90 D3, VEX_Kmovq_kr_km64
C4E1F8 90 08, VEX_Kmovq_kr_km64
C5F9 90 D3, VEX_Kmovb_kr_km8
C5F9 90 08, VEX_Kmovb_kr_km8
C4E1F9 90 D3, VEX_Kmovd_kr_km32
C4E1F9 90 08, VEX_Kmovd_kr_km32
C5F8 91 08, VEX_Kmovw_m16_kr
C4E1F8 91 08, VEX_Kmovq_m64_kr
C5F9 91 08, VEX_Kmovb_m8_kr
C4E1F9 91 08, VEX_Kmovd_m32_kr
C5F8 92 D3, VEX_Kmovw_kr_r32
C5F9 92 D3, VEX_Kmovb_kr_r32
C4E1FB 92 D3, VEX_Kmovq_kr_r64
C5FB 92 D3, VEX_Kmovd_kr_r32
C5F8 93 D3, VEX_Kmovw_r32_kr
C5F9 93 D3, VEX_Kmovb_r32_kr
C4E1FB 93 D3, VEX_Kmovq_r64_kr
C5FB 93 D3, VEX_Kmovd_r32_kr
C5F8 98 D3, VEX_Kortestw_kr_kr
C4E1F8 98 D3, VEX_Kortestq_kr_kr
C5F9 98 D3, VEX_Kortestb_kr_kr
C4E1F9 98 D3, VEX_Kortestd_kr_kr
C5F8 99 D3, VEX_Ktestw_kr_kr
C4E1F8 99 D3, VEX_Ktestq_kr_kr
C5F9 99 D3, VEX_Ktestb_kr_kr
C4E1F9 99 D3, VEX_Ktestd_kr_kr
66 0FA0, Pushw_FS
0FA0, Pushq_FS
66 0FA1, Popw_FS
0FA1, Popq_FS
0FA2, Cpuid
66 0FA3 CE, Bt_rm16_r16
66 0FA3 18, Bt_rm16_r16
0FA3 CE, Bt_rm32_r32
0FA3 18, Bt_rm32_r32
48 0FA3 CE, Bt_rm64_r64
48 0FA3 18, Bt_rm64_r64
66 0FA4 CE 5A, Shld_rm16_r16_imm8
66 0FA4 18 5A, Shld_rm16_r16_imm8
0FA4 CE 5A, Shld_rm32_r32_imm8
0FA4 18 5A, Shld_rm32_r32_imm8
48 0FA4 CE 5A, Shld_rm64_r64_imm8
48 0FA4 18 5A, Shld_rm64_r64_imm8
66 0FA5 CE, Shld_rm16_r16_CL
66 0FA5 18, Shld_rm16_r16_CL
0FA5 CE, Shld_rm32_r32_CL
0FA5 18, Shld_rm32_r32_CL
48 0FA5 CE, Shld_rm64_r64_CL
48 0FA5 18, Shld_rm64_r64_CL
66 0FA8, Pushw_GS
0FA8, Pushq_GS
66 0FA9, Popw_GS
0FA9, Popq_GS
0FAA, Rsm
66 0FAB CE, Bts_rm16_r16
66 0FAB 18, Bts_rm16_r16
0FAB CE, Bts_rm32_r32
0FAB 18, Bts_rm32_r32
48 0FAB CE, Bts_rm64_r64
48 0FAB 18, Bts_rm64_r64
66 0FAC CE 5A, Shrd_rm16_r16_imm8
66 0FAC 18 5A, Shrd_rm16_r16_imm8
0FAC CE 5A, Shrd_rm32_r32_imm8
0FAC 18 5A, Shrd_rm32_r32_imm8
48 0FAC CE 5A, Shrd_rm64_r64_imm8
48 0FAC 18 5A, Shrd_rm64_r64_imm8
66 0FAD CE, Shrd_rm16_r16_CL
66 0FAD 18, Shrd_rm16_r16_CL
0FAD CE, Shrd_rm32_r32_CL
0FAD 18, Shrd_rm32_r32_CL
48 0FAD CE, Shrd_rm64_r64_CL
48 0FAD 18, Shrd_rm64_r64_CL
0FAE 00, Fxsave_m512byte
48 0FAE 00, Fxsave64_m512byte
F3 0FAE C5, Rdfsbase_r32
F3 48 0FAE C5, Rdfsbase_r64
0FAE 08, Fxrstor_m512byte
48 0FAE 08, Fxrstor64_m512byte
F3 0FAE CD, Rdgsbase_r32
F3 48 0FAE CD, Rdgsbase_r64
0FAE 10, Ldmxcsr_m32
F3 0FAE D5, Wrfsbase_r32
F3 48 0FAE D5, Wrfsbase_r64
C5F8 AE 10, VEX_Vldmxcsr_m32
0FAE 18, Stmxcsr_m32
F3 0FAE DD, Wrgsbase_r32
F3 48 0FAE DD, Wrgsbase_r64
C5F8 AE 18, VEX_Vstmxcsr_m32
0FAE 20, Xsave_mem
48 0FAE 20, Xsave64_mem
F3 0FAE E5, Ptwrite_rm32
F3 0FAE 20, Ptwrite_rm32
F3 48 0FAE E5, Ptwrite_rm64
F3 48 0FAE 20, Ptwrite_rm64
0FAE 28, Xrstor_mem
48 0FAE 28, Xrstor64_mem
0FAE 30, Xsaveopt_mem
48 0FAE 30, Xsaveopt64_mem
66 0FAE 30, Clwb_m8
0FAE 38, Clflush_m8
66 0FAE 38, Clflushopt_m8
0FAE E8, Lfence
0FAE E9, Lfence_E9
0FAE EA, Lfence_EA
0FAE EB, Lfence_EB
0FAE EC, Lfence_EC
0FAE ED, Lfence_ED
0FAE EE, Lfence_EE
0FAE EF, Lfence_EF
0FAE F0, Mfence
0FAE F1, Mfence_F1
0FAE F2, Mfence_F2
0FAE F3, Mfence_F3
0FAE F4, Mfence_F4
0FAE F5, Mfence_F5
0FAE F6, Mfence_F6
0FAE F7, Mfence_F7
0FAE F8, Sfence
0FAE F9, Sfence_F9
0FAE FA, Sfence_FA
0FAE FB, Sfence_FB
0FAE FC, Sfence_FC
0FAE FD, Sfence_FD
0FAE FE, Sfence_FE
0FAE FF, Sfence_FF
66 0FAF CE, Imul_r16_rm16
66 0FAF 18, Imul_r16_rm16
0FAF CE, Imul_r32_rm32
0FAF 18, Imul_r32_rm32
48 0FAF CE, Imul_r64_rm64
48 0FAF 18, Imul_r64_rm64
0FB0 CE, Cmpxchg_rm8_r8
0FB0 38, Cmpxchg_rm8_r8
66 0FB1 CE, Cmpxchg_rm16_r16
66 0FB1 18, Cmpxchg_rm16_r16
0FB1 CE, Cmpxchg_rm32_r32
0FB1 18, Cmpxchg_rm32_r32
48 0FB1 CE, Cmpxchg_rm64_r64
48 0FB1 18, Cmpxchg_rm64_r64
66 0FB2 18, Lss_r16_m1616
0FB2 18, Lss_r32_m1632
48 0FB2 18, Lss_r64_m1664
66 0FB3 CE, Btr_rm16_r16
66 0FB3 18, Btr_rm16_r16
0FB3 CE, Btr_rm32_r32
0FB3 18, Btr_rm32_r32
48 0FB3 CE, Btr_rm64_r64
48 0FB3 18, Btr_rm64_r64
66 0FB4 18, Lfs_r16_m1616
0FB4 18, Lfs_r32_m1632
48 0FB4 18, Lfs_r64_m1664
66 0FB5 18, Lgs_r16_m1616
0FB5 18, Lgs_r32_m1632
48 0FB5 18, Lgs_r64_m1664
66 0FB6 CE, Movzx_r16_rm8
66 0FB6 18, Movzx_r16_rm8
0FB6 CE, Movzx_r32_rm8
0FB6 18, Movzx_r32_rm8
48 0FB6 CE, Movzx_r64_rm8
48 0FB6 18, Movzx_r64_rm8
66 0FB7 CE, Movzx_r16_rm16
66 0FB7 18, Movzx_r16_rm16
0FB7 CE, Movzx_r32_rm16
0FB7 18, Movzx_r32_rm16
48 0FB7 CE, Movzx_r64_rm16
48 0FB7 18, Movzx_r64_rm16
66 F3 0FB8 CE, Popcnt_r16_rm16
66 F3 0FB8 18, Popcnt_r16_rm16
F3 0FB8 CE, Popcnt_r32_rm32
F3 0FB8 18, Popcnt_r32_rm32
F3 48 0FB8 CE, Popcnt_r64_rm64
F3 48 0FB8 18, Popcnt_r64_rm64
66 0FB9 CE, Ud1_r16_rm16
66 0FB9 18, Ud1_r16_rm16
0FB9 CE, Ud1_r32_rm32
0FB9 18, Ud1_r32_rm32
48 0FB9 CE, Ud1_r64_rm64
48 0FB9 18, Ud1_r64_rm64
66 0FBA E5 5A, Bt_rm16_imm8
66 0FBA 20 5A, Bt_rm16_imm8
0FBA E5 5A, Bt_rm32_imm8
0FBA 20 5A, Bt_rm32_imm8
48 0FBA E5 5A, Bt_rm64_imm8
48 0FBA 20 5A, Bt_rm64_imm8
66 0FBA EE A5, Bts_rm16_imm8
66 0FBA 28 A5, Bts_rm16_imm8
0FBA EE A5, Bts_rm32_imm8
0FBA 28 A5, Bts_rm32_imm8
48 0FBA EE A5, Bts_rm64_imm8
48 0FBA 28 A5, Bts_rm64_imm8
66 0FBA F7 5A, Btr_rm16_imm8
66 0FBA 30 5A, Btr_rm16_imm8
0FBA F7 5A, Btr_rm32_imm8
0FBA 30 5A, Btr_rm32_imm8
48 0FBA F7 5A, Btr_rm64_imm8
48 0FBA 30 5A, Btr_rm64_imm8
66 0FBA F8 A5, Btc_rm16_imm8
66 0FBA 38 A5, Btc_rm16_imm8
0FBA F8 A5, Btc_rm32_imm8
0FBA 38 A5, Btc_rm32_imm8
49 0FBA F8 A5, Btc_rm64_imm8
48 0FBA 38 A5, Btc_rm64_imm8
66 0FBB CE, Btc_rm16_r16
66 0FBB 18, Btc_rm16_r16
0FBB CE, Btc_rm32_r32
0FBB 18, Btc_rm32_r32
48 0FBB CE, Btc_rm64_r64
48 0FBB 18, Btc_rm64_r64
66 0FBC CE, Bsf_r16_rm16
66 0FBC 18, Bsf_r16_rm16
0FBC CE, Bsf_r32_rm32
0FBC 18, Bsf_r32_rm32
48 0FBC CE, Bsf_r64_rm64
48 0FBC 18, Bsf_r64_rm64
66 0FBD CE, Bsr_r16_rm16
66 0FBD 18, Bsr_r16_rm16
0FBD CE, Bsr_r32_rm32
0FBD 18, Bsr_r32_rm32
48 0FBD CE, Bsr_r64_rm64
48 0FBD 18, Bsr_r64_rm64
66 0FBE CE, Movsx_r16_rm8
66 0FBE 18, Movsx_r16_rm8
0FBE CE, Movsx_r32_rm8
0FBE 18, Movsx_r32_rm8
48 0FBE CE, Movsx_r64_rm8
48 0FBE 18, Movsx_r64_rm8
66 0FBF CE, Movsx_r16_rm16
66 0FBF 18, Movsx_r16_rm16
0FBF CE, Movsx_r32_rm16
0FBF 18, Movsx_r32_rm16
48 0FBF CE, Movsx_r64_rm16
48 0FBF 18, Movsx_r64_rm16
66 F3 0FBC CE, Tzcnt_r16_rm16
66 F3 0FBC 18, Tzcnt_r16_rm16
F3 0FBC CE, Tzcnt_r32_rm32
F3 0FBC 18, Tzcnt_r32_rm32
F3 48 0FBC CE, Tzcnt_r64_rm64
F3 48 0FBC 18, Tzcnt_r64_rm64
66 F3 0FBD CE, Lzcnt_r16_rm16
66 F3 0FBD 18, Lzcnt_r16_rm16
F3 0FBD CE, Lzcnt_r32_rm32
F3 0FBD 18, Lzcnt_r32_rm32
F3 48 0FBD CE, Lzcnt_r64_rm64
F3 48 0FBD 18, Lzcnt_r64_rm64
0FC0 CE, Xadd_rm8_r8
0FC0 38, Xadd_rm8_r8
66 0FC1 CE, Xadd_rm16_r16
66 0FC1 18, Xadd_rm16_r16
0FC1 CE, Xadd_rm32_r32
0FC1 18, Xadd_rm32_r32
48 0FC1 CE, Xadd_rm64_r64
48 0FC1 18, Xadd_rm64_r64
0FC2 CD A5, Cmpps_xmm_xmmm128_imm8
0FC2 08 A5, Cmpps_xmm_xmmm128_imm8
C5C8 C2 D3 A5, VEX_Vcmpps_xmm_xmm_xmmm128_imm8
C5C8 C2 10 A5, VEX_Vcmpps_xmm_xmm_xmmm128_imm8
C5CC C2 D3 A5, VEX_Vcmpps_ymm_ymm_ymmm256_imm8
C5CC C2 10 A5, VEX_Vcmpps_ymm_ymm_ymmm256_imm8
62 F14C0B C2 D3 A5, EVEX_Vcmpps_kr_k1_xmm_xmmm128b32_imm8
62 F14C0B C2 50 01 A5, EVEX_Vcmpps_kr_k1_xmm_xmmm128b32_imm8
62 F14C1D C2 50 01 A5, EVEX_Vcmpps_kr_k1_xmm_xmmm128b32_imm8
62 F14C2B C2 D3 A5, EVEX_Vcmpps_kr_k1_ymm_ymmm256b32_imm8
62 F14C2B C2 50 01 A5, EVEX_Vcmpps_kr_k1_ymm_ymmm256b32_imm8
62 F14C3D C2 50 01 A5, EVEX_Vcmpps_kr_k1_ymm_ymmm256b32_imm8
62 F14C5B C2 D3 A5, EVEX_Vcmpps_kr_k1_zmm_zmmm512b32_imm8_sae
62 F14C4B C2 50 01 A5, EVEX_Vcmpps_kr_k1_zmm_zmmm512b32_imm8_sae
62 F14C5D C2 50 01 A5, EVEX_Vcmpps_kr_k1_zmm_zmmm512b32_imm8_sae
66 0FC2 CD A5, Cmppd_xmm_xmmm128_imm8
66 0FC2 08 A5, Cmppd_xmm_xmmm128_imm8
C5C9 C2 D3 A5, VEX_Vcmppd_xmm_xmm_xmmm128_imm8
C5C9 C2 10 A5, VEX_Vcmppd_xmm_xmm_xmmm128_imm8
C5CD C2 D3 A5, VEX_Vcmppd_ymm_ymm_ymmm256_imm8
C5CD C2 10 A5, VEX_Vcmppd_ymm_ymm_ymmm256_imm8
62 F1CD0B C2 D3 A5, EVEX_Vcmppd_kr_k1_xmm_xmmm128b64_imm8
62 F1CD0B C2 50 01 A5, EVEX_Vcmppd_kr_k1_xmm_xmmm128b64_imm8
62 F1CD1D C2 50 01 A5, EVEX_Vcmppd_kr_k1_xmm_xmmm128b64_imm8
62 F1CD2B C2 D3 A5, EVEX_Vcmppd_kr_k1_ymm_ymmm256b64_imm8
62 F1CD2B C2 50 01 A5, EVEX_Vcmppd_kr_k1_ymm_ymmm256b64_imm8
62 F1CD3D C2 50 01 A5, EVEX_Vcmppd_kr_k1_ymm_ymmm256b64_imm8
62 F1CD5B C2 D3 A5, EVEX_Vcmppd_kr_k1_zmm_zmmm512b64_imm8_sae
62 F1CD4B C2 50 01 A5, EVEX_Vcmppd_kr_k1_zmm_zmmm512b64_imm8_sae
62 F1CD5D C2 50 01 A5, EVEX_Vcmppd_kr_k1_zmm_zmmm512b64_imm8_sae
F3 0FC2 CD A5, Cmpss_xmm_xmmm32_imm8
F3 0FC2 08 A5, Cmpss_xmm_xmmm32_imm8
C5CA C2 D3 A5, VEX_Vcmpss_xmm_xmm_xmmm32_imm8
C5CA C2 10 A5, VEX_Vcmpss_xmm_xmm_xmmm32_imm8
62 F14E0B C2 D3 A5, EVEX_Vcmpss_kr_k1_xmm_xmmm32_imm8_sae
62 F14E0B C2 50 01 A5, EVEX_Vcmpss_kr_k1_xmm_xmmm32_imm8_sae
F2 0FC2 CD A5, Cmpsd_xmm_xmmm64_imm8
F2 0FC2 08 A5, Cmpsd_xmm_xmmm64_imm8
C5CB C2 D3 A5, VEX_Vcmpsd_xmm_xmm_xmmm64_imm8
C5CB C2 10 A5, VEX_Vcmpsd_xmm_xmm_xmmm64_imm8
62 F1CF0B C2 D3 A5, EVEX_Vcmpsd_kr_k1_xmm_xmmm64_imm8_sae
62 F1CF0B C2 50 01 A5, EVEX_Vcmpsd_kr_k1_xmm_xmmm64_imm8_sae
0FC3 18, Movnti_m32_r32
48 0FC3 18, Movnti_m64_r64
0FC4 CD A5, Pinsrw_mm_r32m16_imm8
0FC4 08 A5, Pinsrw_mm_r32m16_imm8
48 0FC4 CD A5, Pinsrw_mm_r64m16_imm8
48 0FC4 08 A5, Pinsrw_mm_r64m16_imm8
66 0FC4 CD A5, Pinsrw_xmm_r32m16_imm8
66 0FC4 08 A5, Pinsrw_xmm_r32m16_imm8
66 48 0FC4 CD A5, Pinsrw_xmm_r64m16_imm8
66 48 0FC4 08 A5, Pinsrw_xmm_r64m16_imm8
C5C9 C4 D3 A5, VEX_Vpinsrw_xmm_xmm_r32m16_imm8
C5C9 C4 10 A5, VEX_Vpinsrw_xmm_xmm_r32m16_imm8
C4E1C9 C4 D3 A5, VEX_Vpinsrw_xmm_xmm_r64m16_imm8
C4E1C9 C4 10 A5, VEX_Vpinsrw_xmm_xmm_r64m16_imm8
62 F14D08 C4 D3 A5, EVEX_Vpinsrw_xmm_xmm_r32m16_imm8
62 F14D08 C4 50 01 A5, EVEX_Vpinsrw_xmm_xmm_r32m16_imm8
62 F1CD08 C4 D3 A5, EVEX_Vpinsrw_xmm_xmm_r64m16_imm8
62 F1CD08 C4 50 01 A5, EVEX_Vpinsrw_xmm_xmm_r64m16_imm8
0FC5 CD A5, Pextrw_r32_mm_imm8
48 0FC5 CD A5, Pextrw_r64_mm_imm8
66 0FC5 CD A5, Pextrw_r32_xmm_imm8
66 48 0FC5 CD A5, Pextrw_r64_xmm_imm8
C5F9 C5 D3 A5, VEX_Vpextrw_r32_xmm_imm8
C4E1F9 C5 D3 A5, VEX_Vpextrw_r64_xmm_imm8
62 F17D08 C5 D3 A5, EVEX_Vpextrw_r32_xmm_imm8
62 F1FD08 C5 D3 A5, EVEX_Vpextrw_r64_xmm_imm8
0FC6 CD A5, Shufps_xmm_xmmm128_imm8
0FC6 08 A5, Shufps_xmm_xmmm128_imm8
C5C8 C6 D3 A5, VEX_Vshufps_xmm_xmm_xmmm128_imm8
C5C8 C6 10 A5, VEX_Vshufps_xmm_xmm_xmmm128_imm8
C5CC C6 D3 A5, VEX_Vshufps_ymm_ymm_ymmm256_imm8
C5CC C6 10 A5, VEX_Vshufps_ymm_ymm_ymmm256_imm8
62 F14C0B C6 D3 A5, EVEX_Vshufps_xmm_k1z_xmm_xmmm128b32_imm8
62 F14C0B C6 50 01 A5, EVEX_Vshufps_xmm_k1z_xmm_xmmm128b32_imm8
62 F14C9D C6 50 01 A5, EVEX_Vshufps_xmm_k1z_xmm_xmmm128b32_imm8
62 F14C2B C6 D3 A5, EVEX_Vshufps_ymm_k1z_ymm_ymmm256b32_imm8
62 F14C2B C6 50 01 A5, EVEX_Vshufps_ymm_k1z_ymm_ymmm256b32_imm8
62 F14CBD C6 50 01 A5, EVEX_Vshufps_ymm_k1z_ymm_ymmm256b32_imm8
62 F14C4B C6 D3 A5, EVEX_Vshufps_zmm_k1z_zmm_zmmm512b32_imm8
62 F14C4B C6 50 01 A5, EVEX_Vshufps_zmm_k1z_zmm_zmmm512b32_imm8
62 F14CDD C6 50 01 A5, EVEX_Vshufps_zmm_k1z_zmm_zmmm512b32_imm8
66 0FC6 CD A5, Shufpd_xmm_xmmm128_imm8
66 0FC6 08 A5, Shufpd_xmm_xmmm128_imm8
C5C9 C6 D3 A5, VEX_Vshufpd_xmm_xmm_xmmm128_imm8
C5C9 C6 10 A5, VEX_Vshufpd_xmm_xmm_xmmm128_imm8
C5CD C6 D3 A5, VEX_Vshufpd_ymm_ymm_ymmm256_imm8
C5CD C6 10 A5, VEX_Vshufpd_ymm_ymm_ymmm256_imm8
62 F1CD8B C6 D3 A5, EVEX_Vshufpd_xmm_k1z_xmm_xmmm128b64_imm8
62 F1CD0B C6 50 01 A5, EVEX_Vshufpd_xmm_k1z_xmm_xmmm128b64_imm8
62 F1CD9D C6 50 01 A5, EVEX_Vshufpd_xmm_k1z_xmm_xmmm128b64_imm8
62 F1CDAB C6 D3 A5, EVEX_Vshufpd_ymm_k1z_ymm_ymmm256b64_imm8
62 F1CD2B C6 50 01 A5, EVEX_Vshufpd_ymm_k1z_ymm_ymmm256b64_imm8
62 F1CDBD C6 50 01 A5, EVEX_Vshufpd_ymm_k1z_ymm_ymmm256b64_imm8
62 F1CDCB C6 D3 A5, EVEX_Vshufpd_zmm_k1z_zmm_zmmm512b64_imm8
62 F1CD4B C6 50 01 A5, EVEX_Vshufpd_zmm_k1z_zmm_zmmm512b64_imm8
62 F1CDDD C6 50 01 A5, EVEX_Vshufpd_zmm_k1z_zmm_zmmm512b64_imm8
0FC7 08, Cmpxchg8b_m64
48 0FC7 08, Cmpxchg16b_m128
0FC7 18, Xrstors_mem
48 0FC7 18, Xrstors64_mem
0FC7 20, Xsavec_mem
48 0FC7 20, Xsavec64_mem
0FC7 28, Xsaves_mem
48 0FC7 28, Xsaves64_mem
0FC7 30, Vmptrld_m64
66 0FC7 30, Vmclear_m64
F3 0FC7 30, Vmxon_m64
66 0FC7 F2, Rdrand_r16
0FC7 F2, Rdrand_r32
48 0FC7 F2, Rdrand_r64
0FC7 38, Vmptrst_m64
66 0FC7 FA, Rdseed_r16
0FC7 FA, Rdseed_r32
48 0FC7 FA, Rdseed_r64
F3 0FC7 FA, Rdpid_r64
66 0FC8, Bswap_r16
66 41 0FC8, Bswap_r16
0FC8, Bswap_r32
41 0FC8, Bswap_r32
48 0FC8, Bswap_r64
49 0FC8, Bswap_r64
66 0FC9, Bswap_r16
66 41 0FC9, Bswap_r16
0FC9, Bswap_r32
41 0FC9, Bswap_r32
48 0FC9, Bswap_r64
49 0FC9, Bswap_r64
66 0FCA, Bswap_r16
66 41 0FCA, Bswap_r16
0FCA, Bswap_r32
41 0FCA, Bswap_r32
48 0FCA, Bswap_r64
49 0FCA, Bswap_r64
66 0FCB, Bswap_r16
66 41 0FCB, Bswap_r16
0FCB, Bswap_r32
41 0FCB, Bswap_r32
48 0FCB, Bswap_r64
49 0FCB, Bswap_r64
66 0FCC, Bswap_r16
66 41 0FCC, Bswap_r16
0FCC, Bswap_r32
41 0FCC, Bswap_r32
48 0FCC, Bswap_r64
49 0FCC, Bswap_r64
66 0FCD, Bswap_r16
66 41 0FCD, Bswap_r16
0FCD, Bswap_r32
41 0FCD, Bswap_r32
48 0FCD, Bswap_r64
49 0FCD, Bswap_r64
66 0FCE, Bswap_r16
66 41 0FCE, Bswap_r16
0FCE, Bswap_r32
41 0FCE, Bswap_r32
48 0FCE, Bswap_r64
49 0FCE, Bswap_r64
66 0FCF, Bswap_r16
66 41 0FCF, Bswap_r16
0FCF, Bswap_r32
41 0FCF, Bswap_r32
48 0FCF, Bswap_r64
49 0FCF, Bswap_r64
66 0FD0 CD, Addsubpd_xmm_xmmm128
66 0FD0 08, Addsubpd_xmm_xmmm128
C5C9 D0 D3, VEX_Vaddsubpd_xmm_xmm_xmmm128
C5C9 D0 10, VEX_Vaddsubpd_xmm_xmm_xmmm128
C5CD D0 D3, VEX_Vaddsubpd_ymm_ymm_ymmm256
C5CD D0 10, VEX_Vaddsubpd_ymm_ymm_ymmm256
F2 0FD0 CD, Addsubps_xmm_xmmm128
F2 0FD0 08, Addsubps_xmm_xmmm128
C5CB D0 D3, VEX_Vaddsubps_xmm_xmm_xmmm128
C5CB D0 10, VEX_Vaddsubps_xmm_xmm_xmmm128
C5CF D0 D3, VEX_Vaddsubps_ymm_ymm_ymmm256
C5CF D0 10, VEX_Vaddsubps_ymm_ymm_ymmm256
0FD1 CD, Psrlw_mm_mmm64
0FD1 08, Psrlw_mm_mmm64
66 0FD1 CD, Psrlw_xmm_xmmm128
66 0FD1 08, Psrlw_xmm_xmmm128
C5C9 D1 D3, VEX_Vpsrlw_xmm_xmm_xmmm128
C5C9 D1 10, VEX_Vpsrlw_xmm_xmm_xmmm128
C5CD D1 D3, VEX_Vpsrlw_ymm_ymm_xmmm128
C5CD D1 10, VEX_Vpsrlw_ymm_ymm_xmmm128
62 F14D0B D1 D3, EVEX_Vpsrlw_xmm_k1z_xmm_xmmm128
62 F14D0B D1 50 01, EVEX_Vpsrlw_xmm_k1z_xmm_xmmm128
62 F14D2B D1 D3, EVEX_Vpsrlw_ymm_k1z_ymm_xmmm128
62 F14D2B D1 50 01, EVEX_Vpsrlw_ymm_k1z_ymm_xmmm128
62 F14D4B D1 D3, EVEX_Vpsrlw_zmm_k1z_zmm_xmmm128
62 F14D4B D1 50 01, EVEX_Vpsrlw_zmm_k1z_zmm_xmmm128
0FD2 CD, Psrld_mm_mmm64
0FD2 08, Psrld_mm_mmm64
66 0FD2 CD, Psrld_xmm_xmmm128
66 0FD2 08, Psrld_xmm_xmmm128
C5C9 D2 D3, VEX_Vpsrld_xmm_xmm_xmmm128
C5C9 D2 10, VEX_Vpsrld_xmm_xmm_xmmm128
C5CD D2 D3, VEX_Vpsrld_ymm_ymm_xmmm128
C5CD D2 10, VEX_Vpsrld_ymm_ymm_xmmm128
62 F14D0B D2 D3, EVEX_Vpsrld_xmm_k1z_xmm_xmmm128
62 F14D0B D2 50 01, EVEX_Vpsrld_xmm_k1z_xmm_xmmm128
62 F14D2B D2 D3, EVEX_Vpsrld_ymm_k1z_ymm_xmmm128
62 F14D2B D2 50 01, EVEX_Vpsrld_ymm_k1z_ymm_xmmm128
62 F14D4B D2 D3, EVEX_Vpsrld_zmm_k1z_zmm_xmmm128
62 F14D4B D2 50 01, EVEX_Vpsrld_zmm_k1z_zmm_xmmm128
0FD3 CD, Psrlq_mm_mmm64
0FD3 08, Psrlq_mm_mmm64
66 0FD3 CD, Psrlq_xmm_xmmm128
66 0FD3 08, Psrlq_xmm_xmmm128
C5C9 D3 D3, VEX_Vpsrlq_xmm_xmm_xmmm128
C5C9 D3 10, VEX_Vpsrlq_xmm_xmm_xmmm128
C5CD D3 D3, VEX_Vpsrlq_ymm_ymm_xmmm128
C5CD D3 10, VEX_Vpsrlq_ymm_ymm_xmmm128
62 F1CD0B D3 D3, EVEX_Vpsrlq_xmm_k1z_xmm_xmmm128
62 F1CD0B D3 50 01, EVEX_Vpsrlq_xmm_k1z_xmm_xmmm128
62 F1CD2B D3 D3, EVEX_Vpsrlq_ymm_k1z_ymm_xmmm128
62 F1CD2B D3 50 01, EVEX_Vpsrlq_ymm_k1z_ymm_xmmm128
62 F1CD4B D3 D3, EVEX_Vpsrlq_zmm_k1z_zmm_xmmm128
62 F1CD4B D3 50 01, EVEX_Vpsrlq_zmm_k1z_zmm_xmmm128
0FD4 CD, Paddq_mm_mmm64
0FD4 08, Paddq_mm_mmm64
66 0FD4 CD, Paddq_xmm_xmmm128
66 0FD4 08, Paddq_xmm_xmmm128
C5C9 D4 D3, VEX_Vpaddq_xmm_xmm_xmmm128
C5C9 D4 10, VEX_Vpaddq_xmm_xmm_xmmm128
C5CD D4 D3, VEX_Vpaddq_ymm_ymm_ymmm256
C5CD D4 10, VEX_Vpaddq_ymm_ymm_ymmm256
62 F1CD8B D4 D3, EVEX_Vpaddq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B D4 50 01, EVEX_Vpaddq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D D4 50 01, EVEX_Vpaddq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB D4 D3, EVEX_Vpaddq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B D4 50 01, EVEX_Vpaddq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD D4 50 01, EVEX_Vpaddq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB D4 D3, EVEX_Vpaddq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B D4 50 01, EVEX_Vpaddq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD D4 50 01, EVEX_Vpaddq_zmm_k1z_zmm_zmmm512b64
0FD5 CD, Pmullw_mm_mmm64
0FD5 08, Pmullw_mm_mmm64
66 0FD5 CD, Pmullw_xmm_xmmm128
66 0FD5 08, Pmullw_xmm_xmmm128
C5C9 D5 D3, VEX_Vpmullw_xmm_xmm_xmmm128
C5C9 D5 10, VEX_Vpmullw_xmm_xmm_xmmm128
C5CD D5 D3, VEX_Vpmullw_ymm_ymm_ymmm256
C5CD D5 10, VEX_Vpmullw_ymm_ymm_ymmm256
62 F14D0B D5 D3, EVEX_Vpmullw_xmm_k1z_xmm_xmmm128
62 F14D0B D5 50 01, EVEX_Vpmullw_xmm_k1z_xmm_xmmm128
62 F14D2B D5 D3, EVEX_Vpmullw_ymm_k1z_ymm_ymmm256
62 F14D2B D5 50 01, EVEX_Vpmullw_ymm_k1z_ymm_ymmm256
62 F14D4B D5 D3, EVEX_Vpmullw_zmm_k1z_zmm_zmmm512
62 F14D4B D5 50 01, EVEX_Vpmullw_zmm_k1z_zmm_zmmm512
66 0FD6 CD, Movq_xmmm64_xmm
66 0FD6 08, Movq_xmmm64_xmm
C5F9 D6 CD, VEX_Vmovq_xmmm64_xmm
C5F9 D6 10, VEX_Vmovq_xmmm64_xmm
62 F1FD08 D6 D3, EVEX_Vmovq_xmmm64_xmm
62 F1FD08 D6 50 01, EVEX_Vmovq_xmmm64_xmm
F3 0FD6 CD, Movq2dq_xmm_mm
F2 0FD6 CD, Movdq2q_mm_xmm
0FD7 CD, Pmovmskb_r32_mm
48 0FD7 CD, Pmovmskb_r64_mm
66 0FD7 CD, Pmovmskb_r32_xmm
66 48 0FD7 CD, Pmovmskb_r64_xmm
C5F9 D7 CD, VEX_Vpmovmskb_r32_xmm
C4E1F9 D7 CD, VEX_Vpmovmskb_r64_xmm
C5FD D7 CD, VEX_Vpmovmskb_r32_ymm
C4E1FD D7 CD, VEX_Vpmovmskb_r64_ymm
0FD8 CD, Psubusb_mm_mmm64
0FD8 08, Psubusb_mm_mmm64
66 0FD8 CD, Psubusb_xmm_xmmm128
66 0FD8 08, Psubusb_xmm_xmmm128
C5C9 D8 D3, VEX_Vpsubusb_xmm_xmm_xmmm128
C5C9 D8 10, VEX_Vpsubusb_xmm_xmm_xmmm128
C5CD D8 D3, VEX_Vpsubusb_ymm_ymm_ymmm256
C5CD D8 10, VEX_Vpsubusb_ymm_ymm_ymmm256
62 F14D0B D8 D3, EVEX_Vpsubusb_xmm_k1z_xmm_xmmm128
62 F14D0B D8 50 01, EVEX_Vpsubusb_xmm_k1z_xmm_xmmm128
62 F14D2B D8 D3, EVEX_Vpsubusb_ymm_k1z_ymm_ymmm256
62 F14D2B D8 50 01, EVEX_Vpsubusb_ymm_k1z_ymm_ymmm256
62 F14D4B D8 D3, EVEX_Vpsubusb_zmm_k1z_zmm_zmmm512
62 F14D4B D8 50 01, EVEX_Vpsubusb_zmm_k1z_zmm_zmmm512
0FD9 CD, Psubusw_mm_mmm64
0FD9 08, Psubusw_mm_mmm64
66 0FD9 CD, Psubusw_xmm_xmmm128
66 0FD9 08, Psubusw_xmm_xmmm128
C5C9 D9 D3, VEX_Vpsubusw_xmm_xmm_xmmm128
C5C9 D9 10, VEX_Vpsubusw_xmm_xmm_xmmm128
C5CD D9 D3, VEX_Vpsubusw_ymm_ymm_ymmm256
C5CD D9 10, VEX_Vpsubusw_ymm_ymm_ymmm256
62 F14D0B D9 D3, EVEX_Vpsubusw_xmm_k1z_xmm_xmmm128
62 F14D0B D9 50 01, EVEX_Vpsubusw_xmm_k1z_xmm_xmmm128
62 F14D2B D9 D3, EVEX_Vpsubusw_ymm_k1z_ymm_ymmm256
62 F14D2B D9 50 01, EVEX_Vpsubusw_ymm_k1z_ymm_ymmm256
62 F14D4B D9 D3, EVEX_Vpsubusw_zmm_k1z_zmm_zmmm512
62 F14D4B D9 50 01, EVEX_Vpsubusw_zmm_k1z_zmm_zmmm512
0FDA CD, Pminub_mm_mmm64
0FDA 08, Pminub_mm_mmm64
66 0FDA CD, Pminub_xmm_xmmm128
66 0FDA 08, Pminub_xmm_xmmm128
C5C9 DA D3, VEX_Vpminub_xmm_xmm_xmmm128
C5C9 DA 10, VEX_Vpminub_xmm_xmm_xmmm128
C5CD DA D3, VEX_Vpminub_ymm_ymm_ymmm256
C5CD DA 10, VEX_Vpminub_ymm_ymm_ymmm256
62 F14D0B DA D3, EVEX_Vpminub_xmm_k1z_xmm_xmmm128
62 F14D0B DA 50 01, EVEX_Vpminub_xmm_k1z_xmm_xmmm128
62 F14D2B DA D3, EVEX_Vpminub_ymm_k1z_ymm_ymmm256
62 F14D2B DA 50 01, EVEX_Vpminub_ymm_k1z_ymm_ymmm256
62 F14D4B DA D3, EVEX_Vpminub_zmm_k1z_zmm_zmmm512
62 F14D4B DA 50 01, EVEX_Vpminub_zmm_k1z_zmm_zmmm512
0FDB CD, Pand_mm_mmm64
0FDB 08, Pand_mm_mmm64
66 0FDB CD, Pand_xmm_xmmm128
66 0FDB 08, Pand_xmm_xmmm128
C5C9 DB D3, VEX_Vpand_xmm_xmm_xmmm128
C5C9 DB 10, VEX_Vpand_xmm_xmm_xmmm128
C5CD DB D3, VEX_Vpand_ymm_ymm_ymmm256
C5CD DB 10, VEX_Vpand_ymm_ymm_ymmm256
62 F14D8B DB D3, EVEX_Vpandd_xmm_k1z_xmm_xmmm128b32
62 F14D0B DB 50 01, EVEX_Vpandd_xmm_k1z_xmm_xmmm128b32
62 F14D9D DB 50 01, EVEX_Vpandd_xmm_k1z_xmm_xmmm128b32
62 F14DAB DB D3, EVEX_Vpandd_ymm_k1z_ymm_ymmm256b32
62 F14D2B DB 50 01, EVEX_Vpandd_ymm_k1z_ymm_ymmm256b32
62 F14DBD DB 50 01, EVEX_Vpandd_ymm_k1z_ymm_ymmm256b32
62 F14DCB DB D3, EVEX_Vpandd_zmm_k1z_zmm_zmmm512b32
62 F14D4B DB 50 01, EVEX_Vpandd_zmm_k1z_zmm_zmmm512b32
62 F14DDD DB 50 01, EVEX_Vpandd_zmm_k1z_zmm_zmmm512b32
62 F1CD8B DB D3, EVEX_Vpandq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B DB 50 01, EVEX_Vpandq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D DB 50 01, EVEX_Vpandq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB DB D3, EVEX_Vpandq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B DB 50 01, EVEX_Vpandq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD DB 50 01, EVEX_Vpandq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB DB D3, EVEX_Vpandq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B DB 50 01, EVEX_Vpandq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD DB 50 01, EVEX_Vpandq_zmm_k1z_zmm_zmmm512b64
0FDC CD, Paddusb_mm_mmm64
0FDC 08, Paddusb_mm_mmm64
66 0FDC CD, Paddusb_xmm_xmmm128
66 0FDC 08, Paddusb_xmm_xmmm128
C5C9 DC D3, VEX_Vpaddusb_xmm_xmm_xmmm128
C5C9 DC 10, VEX_Vpaddusb_xmm_xmm_xmmm128
C5CD DC D3, VEX_Vpaddusb_ymm_ymm_ymmm256
C5CD DC 10, VEX_Vpaddusb_ymm_ymm_ymmm256
62 F14D0B DC D3, EVEX_Vpaddusb_xmm_k1z_xmm_xmmm128
62 F14D0B DC 50 01, EVEX_Vpaddusb_xmm_k1z_xmm_xmmm128
62 F14D2B DC D3, EVEX_Vpaddusb_ymm_k1z_ymm_ymmm256
62 F14D2B DC 50 01, EVEX_Vpaddusb_ymm_k1z_ymm_ymmm256
62 F14D4B DC D3, EVEX_Vpaddusb_zmm_k1z_zmm_zmmm512
62 F14D4B DC 50 01, EVEX_Vpaddusb_zmm_k1z_zmm_zmmm512
0FDD CD, Paddusw_mm_mmm64
0FDD 08, Paddusw_mm_mmm64
66 0FDD CD, Paddusw_xmm_xmmm128
66 0FDD 08, Paddusw_xmm_xmmm128
C5C9 DD D3, VEX_Vpaddusw_xmm_xmm_xmmm128
C5C9 DD 10, VEX_Vpaddusw_xmm_xmm_xmmm128
C5CD DD D3, VEX_Vpaddusw_ymm_ymm_ymmm256
C5CD DD 10, VEX_Vpaddusw_ymm_ymm_ymmm256
62 F14D0B DD D3, EVEX_Vpaddusw_xmm_k1z_xmm_xmmm128
62 F14D0B DD 50 01, EVEX_Vpaddusw_xmm_k1z_xmm_xmmm128
62 F14D2B DD D3, EVEX_Vpaddusw_ymm_k1z_ymm_ymmm256
62 F14D2B DD 50 01, EVEX_Vpaddusw_ymm_k1z_ymm_ymmm256
62 F14D4B DD D3, EVEX_Vpaddusw_zmm_k1z_zmm_zmmm512
62 F14D4B DD 50 01, EVEX_Vpaddusw_zmm_k1z_zmm_zmmm512
0FDE CD, Pmaxub_mm_mmm64
0FDE 08, Pmaxub_mm_mmm64
66 0FDE CD, Pmaxub_xmm_xmmm128
66 0FDE 08, Pmaxub_xmm_xmmm128
C5C9 DE D3, VEX_Vpmaxub_xmm_xmm_xmmm128
C5C9 DE 10, VEX_Vpmaxub_xmm_xmm_xmmm128
C5CD DE D3, VEX_Vpmaxub_ymm_ymm_ymmm256
C5CD DE 10, VEX_Vpmaxub_ymm_ymm_ymmm256
62 F14D0B DE D3, EVEX_Vpmaxub_xmm_k1z_xmm_xmmm128
62 F14D0B DE 50 01, EVEX_Vpmaxub_xmm_k1z_xmm_xmmm128
62 F14D2B DE D3, EVEX_Vpmaxub_ymm_k1z_ymm_ymmm256
62 F14D2B DE 50 01, EVEX_Vpmaxub_ymm_k1z_ymm_ymmm256
62 F14D4B DE D3, EVEX_Vpmaxub_zmm_k1z_zmm_zmmm512
62 F14D4B DE 50 01, EVEX_Vpmaxub_zmm_k1z_zmm_zmmm512
0FDF CD, Pandn_mm_mmm64
0FDF 08, Pandn_mm_mmm64
66 0FDF CD, Pandn_xmm_xmmm128
66 0FDF 08, Pandn_xmm_xmmm128
C5C9 DF D3, VEX_Vpandn_xmm_xmm_xmmm128
C5C9 DF 10, VEX_Vpandn_xmm_xmm_xmmm128
C5CD DF D3, VEX_Vpandn_ymm_ymm_ymmm256
C5CD DF 10, VEX_Vpandn_ymm_ymm_ymmm256
62 F14D8B DF D3, EVEX_Vpandnd_xmm_k1z_xmm_xmmm128b32
62 F14D0B DF 50 01, EVEX_Vpandnd_xmm_k1z_xmm_xmmm128b32
62 F14D9D DF 50 01, EVEX_Vpandnd_xmm_k1z_xmm_xmmm128b32
62 F14DAB DF D3, EVEX_Vpandnd_ymm_k1z_ymm_ymmm256b32
62 F14D2B DF 50 01, EVEX_Vpandnd_ymm_k1z_ymm_ymmm256b32
62 F14DBD DF 50 01, EVEX_Vpandnd_ymm_k1z_ymm_ymmm256b32
62 F14DCB DF D3, EVEX_Vpandnd_zmm_k1z_zmm_zmmm512b32
62 F14D4B DF 50 01, EVEX_Vpandnd_zmm_k1z_zmm_zmmm512b32
62 F14DDD DF 50 01, EVEX_Vpandnd_zmm_k1z_zmm_zmmm512b32
62 F1CD8B DF D3, EVEX_Vpandnq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B DF 50 01, EVEX_Vpandnq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D DF 50 01, EVEX_Vpandnq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB DF D3, EVEX_Vpandnq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B DF 50 01, EVEX_Vpandnq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD DF 50 01, EVEX_Vpandnq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB DF D3, EVEX_Vpandnq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B DF 50 01, EVEX_Vpandnq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD DF 50 01, EVEX_Vpandnq_zmm_k1z_zmm_zmmm512b64
0FE0 CD, Pavgb_mm_mmm64
0FE0 08, Pavgb_mm_mmm64
66 0FE0 CD, Pavgb_xmm_xmmm128
66 0FE0 08, Pavgb_xmm_xmmm128
C5C9 E0 D3, VEX_Vpavgb_xmm_xmm_xmmm128
C5C9 E0 10, VEX_Vpavgb_xmm_xmm_xmmm128
C5CD E0 D3, VEX_Vpavgb_ymm_ymm_ymmm256
C5CD E0 10, VEX_Vpavgb_ymm_ymm_ymmm256
62 F14D0B E0 D3, EVEX_Vpavgb_xmm_k1z_xmm_xmmm128
62 F14D0B E0 50 01, EVEX_Vpavgb_xmm_k1z_xmm_xmmm128
62 F14D2B E0 D3, EVEX_Vpavgb_ymm_k1z_ymm_ymmm256
62 F14D2B E0 50 01, EVEX_Vpavgb_ymm_k1z_ymm_ymmm256
62 F14D4B E0 D3, EVEX_Vpavgb_zmm_k1z_zmm_zmmm512
62 F14D4B E0 50 01, EVEX_Vpavgb_zmm_k1z_zmm_zmmm512
0FE1 CD, Psraw_mm_mmm64
0FE1 08, Psraw_mm_mmm64
66 0FE1 CD, Psraw_xmm_xmmm128
66 0FE1 08, Psraw_xmm_xmmm128
C5C9 E1 D3, VEX_Vpsraw_xmm_xmm_xmmm128
C5C9 E1 10, VEX_Vpsraw_xmm_xmm_xmmm128
C5CD E1 D3, VEX_Vpsraw_ymm_ymm_xmmm128
C5CD E1 10, VEX_Vpsraw_ymm_ymm_xmmm128
62 F14D0B E1 D3, EVEX_Vpsraw_xmm_k1z_xmm_xmmm128
62 F14D0B E1 50 01, EVEX_Vpsraw_xmm_k1z_xmm_xmmm128
62 F14D2B E1 D3, EVEX_Vpsraw_ymm_k1z_ymm_xmmm128
62 F14D2B E1 50 01, EVEX_Vpsraw_ymm_k1z_ymm_xmmm128
62 F14D4B E1 D3, EVEX_Vpsraw_zmm_k1z_zmm_xmmm128
62 F14D4B E1 50 01, EVEX_Vpsraw_zmm_k1z_zmm_xmmm128
0FE2 CD, Psrad_mm_mmm64
0FE2 08, Psrad_mm_mmm64
66 0FE2 CD, Psrad_xmm_xmmm128
66 0FE2 08, Psrad_xmm_xmmm128
C5C9 E2 D3, VEX_Vpsrad_xmm_xmm_xmmm128
C5C9 E2 10, VEX_Vpsrad_xmm_xmm_xmmm128
C5CD E2 D3, VEX_Vpsrad_ymm_ymm_xmmm128
C5CD E2 10, VEX_Vpsrad_ymm_ymm_xmmm128
62 F14D0B E2 D3, EVEX_Vpsrad_xmm_k1z_xmm_xmmm128
62 F14D0B E2 50 01, EVEX_Vpsrad_xmm_k1z_xmm_xmmm128
62 F14D2B E2 D3, EVEX_Vpsrad_ymm_k1z_ymm_xmmm128
62 F14D2B E2 50 01, EVEX_Vpsrad_ymm_k1z_ymm_xmmm128
62 F14D4B E2 D3, EVEX_Vpsrad_zmm_k1z_zmm_xmmm128
62 F14D4B E2 50 01, EVEX_Vpsrad_zmm_k1z_zmm_xmmm128
62 F1CD0B E2 D3, EVEX_Vpsraq_xmm_k1z_xmm_xmmm128
62 F1CD0B E2 50 01, EVEX_Vpsraq_xmm_k1z_xmm_xmmm128
62 F1CD2B E2 D3, EVEX_Vpsraq_ymm_k1z_ymm_xmmm128
62 F1CD2B E2 50 01, EVEX_Vpsraq_ymm_k1z_ymm_xmmm128
62 F1CD4B E2 D3, EVEX_Vpsraq_zmm_k1z_zmm_xmmm128
62 F1CD4B E2 50 01, EVEX_Vpsraq_zmm_k1z_zmm_xmmm128
0FE3 CD, Pavgw_mm_mmm64
0FE3 08, Pavgw_mm_mmm64
66 0FE3 CD, Pavgw_xmm_xmmm128
66 0FE3 08, Pavgw_xmm_xmmm128
C5C9 E3 D3, VEX_Vpavgw_xmm_xmm_xmmm128
C5C9 E3 10, VEX_Vpavgw_xmm_xmm_xmmm128
C5CD E3 D3, VEX_Vpavgw_ymm_ymm_ymmm256
C5CD E3 10, VEX_Vpavgw_ymm_ymm_ymmm256
62 F14D0B E3 D3, EVEX_Vpavgw_xmm_k1z_xmm_xmmm128
62 F14D0B E3 50 01, EVEX_Vpavgw_xmm_k1z_xmm_xmmm128
62 F14D2B E3 D3, EVEX_Vpavgw_ymm_k1z_ymm_ymmm256
62 F14D2B E3 50 01, EVEX_Vpavgw_ymm_k1z_ymm_ymmm256
62 F14D4B E3 D3, EVEX_Vpavgw_zmm_k1z_zmm_zmmm512
62 F14D4B E3 50 01, EVEX_Vpavgw_zmm_k1z_zmm_zmmm512
0FE4 CD, Pmulhuw_mm_mmm64
0FE4 08, Pmulhuw_mm_mmm64
66 0FE4 CD, Pmulhuw_xmm_xmmm128
66 0FE4 08, Pmulhuw_xmm_xmmm128
C5C9 E4 D3, VEX_Vpmulhuw_xmm_xmm_xmmm128
C5C9 E4 10, VEX_Vpmulhuw_xmm_xmm_xmmm128
C5CD E4 D3, VEX_Vpmulhuw_ymm_ymm_ymmm256
C5CD E4 10, VEX_Vpmulhuw_ymm_ymm_ymmm256
62 F14D0B E4 D3, EVEX_Vpmulhuw_xmm_k1z_xmm_xmmm128
62 F14D0B E4 50 01, EVEX_Vpmulhuw_xmm_k1z_xmm_xmmm128
62 F14D2B E4 D3, EVEX_Vpmulhuw_ymm_k1z_ymm_ymmm256
62 F14D2B E4 50 01, EVEX_Vpmulhuw_ymm_k1z_ymm_ymmm256
62 F14D4B E4 D3, EVEX_Vpmulhuw_zmm_k1z_zmm_zmmm512
62 F14D4B E4 50 01, EVEX_Vpmulhuw_zmm_k1z_zmm_zmmm512
0FE5 CD, Pmulhw_mm_mmm64
0FE5 08, Pmulhw_mm_mmm64
66 0FE5 CD, Pmulhw_xmm_xmmm128
66 0FE5 08, Pmulhw_xmm_xmmm128
C5C9 E5 D3, VEX_Vpmulhw_xmm_xmm_xmmm128
C5C9 E5 10, VEX_Vpmulhw_xmm_xmm_xmmm128
C5CD E5 D3, VEX_Vpmulhw_ymm_ymm_ymmm256
C5CD E5 10, VEX_Vpmulhw_ymm_ymm_ymmm256
62 F14D0B E5 D3, EVEX_Vpmulhw_xmm_k1z_xmm_xmmm128
62 F14D0B E5 50 01, EVEX_Vpmulhw_xmm_k1z_xmm_xmmm128
62 F14D2B E5 D3, EVEX_Vpmulhw_ymm_k1z_ymm_ymmm256
62 F14D2B E5 50 01, EVEX_Vpmulhw_ymm_k1z_ymm_ymmm256
62 F14D4B E5 D3, EVEX_Vpmulhw_zmm_k1z_zmm_zmmm512
62 F14D4B E5 50 01, EVEX_Vpmulhw_zmm_k1z_zmm_zmmm512
66 0FE6 CD, Cvttpd2dq_xmm_xmmm128
66 0FE6 08, Cvttpd2dq_xmm_xmmm128
C5F9 E6 CD, VEX_Vcvttpd2dq_xmm_xmmm128
C5F9 E6 10, VEX_Vcvttpd2dq_xmm_xmmm128
C5FD E6 CD, VEX_Vcvttpd2dq_xmm_ymmm256
C5FD E6 10, VEX_Vcvttpd2dq_xmm_ymmm256
62 F1FD0B E6 D3, EVEX_Vcvttpd2dq_xmm_k1z_xmmm128b64
62 F1FD08 E6 50 01, EVEX_Vcvttpd2dq_xmm_k1z_xmmm128b64
62 F1FD9B E6 50 01, EVEX_Vcvttpd2dq_xmm_k1z_xmmm128b64
62 F1FD2B E6 D3, EVEX_Vcvttpd2dq_xmm_k1z_ymmm256b64
62 F1FD28 E6 50 01, EVEX_Vcvttpd2dq_xmm_k1z_ymmm256b64
62 F1FDBB E6 50 01, EVEX_Vcvttpd2dq_xmm_k1z_ymmm256b64
62 F1FD4B E6 D3, EVEX_Vcvttpd2dq_ymm_k1z_zmmm512b64_sae
62 F1FD48 E6 50 01, EVEX_Vcvttpd2dq_ymm_k1z_zmmm512b64_sae
62 F1FDDB E6 50 01, EVEX_Vcvttpd2dq_ymm_k1z_zmmm512b64_sae
F3 0FE6 CD, Cvtdq2pd_xmm_xmmm64
F3 0FE6 08, Cvtdq2pd_xmm_xmmm64
C5FA E6 CD, VEX_Vcvtdq2pd_xmm_xmmm64
C5FA E6 10, VEX_Vcvtdq2pd_xmm_xmmm64
C5FE E6 CD, VEX_Vcvtdq2pd_ymm_xmmm128
C5FE E6 10, VEX_Vcvtdq2pd_ymm_xmmm128
62 F17E0B E6 D3, EVEX_Vcvtdq2pd_xmm_k1z_xmmm64b32
62 F17E08 E6 50 01, EVEX_Vcvtdq2pd_xmm_k1z_xmmm64b32
62 F17E9B E6 50 01, EVEX_Vcvtdq2pd_xmm_k1z_xmmm64b32
62 F17E2B E6 D3, EVEX_Vcvtdq2pd_ymm_k1z_xmmm128b32
62 F17E28 E6 50 01, EVEX_Vcvtdq2pd_ymm_k1z_xmmm128b32
62 F17EBB E6 50 01, EVEX_Vcvtdq2pd_ymm_k1z_xmmm128b32
62 F17E4B E6 D3, EVEX_Vcvtdq2pd_zmm_k1z_ymmm256b32_er
62 F17E48 E6 50 01, EVEX_Vcvtdq2pd_zmm_k1z_ymmm256b32_er
62 F17EDB E6 50 01, EVEX_Vcvtdq2pd_zmm_k1z_ymmm256b32_er
62 F1FE0B E6 D3, EVEX_Vcvtqq2pd_xmm_k1z_xmmm128b64
62 F1FE08 E6 50 01, EVEX_Vcvtqq2pd_xmm_k1z_xmmm128b64
62 F1FE9B E6 50 01, EVEX_Vcvtqq2pd_xmm_k1z_xmmm128b64
62 F1FE2B E6 D3, EVEX_Vcvtqq2pd_ymm_k1z_ymmm256b64
62 F1FE28 E6 50 01, EVEX_Vcvtqq2pd_ymm_k1z_ymmm256b64
62 F1FEBB E6 50 01, EVEX_Vcvtqq2pd_ymm_k1z_ymmm256b64
62 F1FE4B E6 D3, EVEX_Vcvtqq2pd_zmm_k1z_zmmm512b64_er
62 F1FE48 E6 50 01, EVEX_Vcvtqq2pd_zmm_k1z_zmmm512b64_er
62 F1FEDB E6 50 01, EVEX_Vcvtqq2pd_zmm_k1z_zmmm512b64_er
F2 0FE6 CD, Cvtpd2dq_xmm_xmmm128
F2 0FE6 08, Cvtpd2dq_xmm_xmmm128
C5FB E6 CD, VEX_Vcvtpd2dq_xmm_xmmm128
C5FB E6 10, VEX_Vcvtpd2dq_xmm_xmmm128
C5FF E6 CD, VEX_Vcvtpd2dq_xmm_ymmm256
C5FF E6 10, VEX_Vcvtpd2dq_xmm_ymmm256
62 F1FF0B E6 D3, EVEX_Vcvtpd2dq_xmm_k1z_xmmm128b64
62 F1FF08 E6 50 01, EVEX_Vcvtpd2dq_xmm_k1z_xmmm128b64
62 F1FF9B E6 50 01, EVEX_Vcvtpd2dq_xmm_k1z_xmmm128b64
62 F1FF2B E6 D3, EVEX_Vcvtpd2dq_xmm_k1z_ymmm256b64
62 F1FF28 E6 50 01, EVEX_Vcvtpd2dq_xmm_k1z_ymmm256b64
62 F1FFBB E6 50 01, EVEX_Vcvtpd2dq_xmm_k1z_ymmm256b64
62 F1FF4B E6 D3, EVEX_Vcvtpd2dq_ymm_k1z_zmmm512b64_er
62 F1FF48 E6 50 01, EVEX_Vcvtpd2dq_ymm_k1z_zmmm512b64_er
62 F1FFDB E6 50 01, EVEX_Vcvtpd2dq_ymm_k1z_zmmm512b64_er
0FE7 08, Movntq_m64_mm
66 0FE7 08, Movntdq_m128_xmm
C5F9 E7 10, VEX_Vmovntdq_m128_xmm
C5FD E7 10, VEX_Vmovntdq_m256_ymm
62 F17D08 E7 50 01, EVEX_Vmovntdq_m128_xmm
62 F17D28 E7 50 01, EVEX_Vmovntdq_m256_ymm
62 F17D48 E7 50 01, EVEX_Vmovntdq_m512_zmm
0FE8 CD, Psubsb_mm_mmm64
0FE8 08, Psubsb_mm_mmm64
66 0FE8 CD, Psubsb_xmm_xmmm128
66 0FE8 08, Psubsb_xmm_xmmm128
C5C9 E8 D3, VEX_Vpsubsb_xmm_xmm_xmmm128
C5C9 E8 10, VEX_Vpsubsb_xmm_xmm_xmmm128
C5CD E8 D3, VEX_Vpsubsb_ymm_ymm_ymmm256
C5CD E8 10, VEX_Vpsubsb_ymm_ymm_ymmm256
62 F14D0B E8 D3, EVEX_Vpsubsb_xmm_k1z_xmm_xmmm128
62 F14D0B E8 50 01, EVEX_Vpsubsb_xmm_k1z_xmm_xmmm128
62 F14D2B E8 D3, EVEX_Vpsubsb_ymm_k1z_ymm_ymmm256
62 F14D2B E8 50 01, EVEX_Vpsubsb_ymm_k1z_ymm_ymmm256
62 F14D4B E8 D3, EVEX_Vpsubsb_zmm_k1z_zmm_zmmm512
62 F14D4B E8 50 01, EVEX_Vpsubsb_zmm_k1z_zmm_zmmm512
0FE9 CD, Psubsw_mm_mmm64
0FE9 08, Psubsw_mm_mmm64
66 0FE9 CD, Psubsw_xmm_xmmm128
66 0FE9 08, Psubsw_xmm_xmmm128
C5C9 E9 D3, VEX_Vpsubsw_xmm_xmm_xmmm128
C5C9 E9 10, VEX_Vpsubsw_xmm_xmm_xmmm128
C5CD E9 D3, VEX_Vpsubsw_ymm_ymm_ymmm256
C5CD E9 10, VEX_Vpsubsw_ymm_ymm_ymmm256
62 F14D0B E9 D3, EVEX_Vpsubsw_xmm_k1z_xmm_xmmm128
62 F14D0B E9 50 01, EVEX_Vpsubsw_xmm_k1z_xmm_xmmm128
62 F14D2B E9 D3, EVEX_Vpsubsw_ymm_k1z_ymm_ymmm256
62 F14D2B E9 50 01, EVEX_Vpsubsw_ymm_k1z_ymm_ymmm256
62 F14D4B E9 D3, EVEX_Vpsubsw_zmm_k1z_zmm_zmmm512
62 F14D4B E9 50 01, EVEX_Vpsubsw_zmm_k1z_zmm_zmmm512
0FEA CD, Pminsw_mm_mmm64
0FEA 08, Pminsw_mm_mmm64
66 0FEA CD, Pminsw_xmm_xmmm128
66 0FEA 08, Pminsw_xmm_xmmm128
C5C9 EA D3, VEX_Vpminsw_xmm_xmm_xmmm128
C5C9 EA 10, VEX_Vpminsw_xmm_xmm_xmmm128
C5CD EA D3, VEX_Vpminsw_ymm_ymm_ymmm256
C5CD EA 10, VEX_Vpminsw_ymm_ymm_ymmm256
62 F14D0B EA D3, EVEX_Vpminsw_xmm_k1z_xmm_xmmm128
62 F14D0B EA 50 01, EVEX_Vpminsw_xmm_k1z_xmm_xmmm128
62 F14D2B EA D3, EVEX_Vpminsw_ymm_k1z_ymm_ymmm256
62 F14D2B EA 50 01, EVEX_Vpminsw_ymm_k1z_ymm_ymmm256
62 F14D4B EA D3, EVEX_Vpminsw_zmm_k1z_zmm_zmmm512
62 F14D4B EA 50 01, EVEX_Vpminsw_zmm_k1z_zmm_zmmm512
0FEB CD, Por_mm_mmm64
0FEB 08, Por_mm_mmm64
66 0FEB CD, Por_xmm_xmmm128
66 0FEB 08, Por_xmm_xmmm128
C5C9 EB D3, VEX_Vpor_xmm_xmm_xmmm128
C5C9 EB 10, VEX_Vpor_xmm_xmm_xmmm128
C5CD EB D3, VEX_Vpor_ymm_ymm_ymmm256
C5CD EB 10, VEX_Vpor_ymm_ymm_ymmm256
62 F14D8B EB D3, EVEX_Vpord_xmm_k1z_xmm_xmmm128b32
62 F14D0B EB 50 01, EVEX_Vpord_xmm_k1z_xmm_xmmm128b32
62 F14D9D EB 50 01, EVEX_Vpord_xmm_k1z_xmm_xmmm128b32
62 F14DAB EB D3, EVEX_Vpord_ymm_k1z_ymm_ymmm256b32
62 F14D2B EB 50 01, EVEX_Vpord_ymm_k1z_ymm_ymmm256b32
62 F14DBD EB 50 01, EVEX_Vpord_ymm_k1z_ymm_ymmm256b32
62 F14DCB EB D3, EVEX_Vpord_zmm_k1z_zmm_zmmm512b32
62 F14D4B EB 50 01, EVEX_Vpord_zmm_k1z_zmm_zmmm512b32
62 F14DDD EB 50 01, EVEX_Vpord_zmm_k1z_zmm_zmmm512b32
62 F1CD8B EB D3, EVEX_Vporq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B EB 50 01, EVEX_Vporq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D EB 50 01, EVEX_Vporq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB EB D3, EVEX_Vporq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B EB 50 01, EVEX_Vporq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD EB 50 01, EVEX_Vporq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB EB D3, EVEX_Vporq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B EB 50 01, EVEX_Vporq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD EB 50 01, EVEX_Vporq_zmm_k1z_zmm_zmmm512b64
0FEC CD, Paddsb_mm_mmm64
0FEC 08, Paddsb_mm_mmm64
66 0FEC CD, Paddsb_xmm_xmmm128
66 0FEC 08, Paddsb_xmm_xmmm128
C5C9 EC D3, VEX_Vpaddsb_xmm_xmm_xmmm128
C5C9 EC 10, VEX_Vpaddsb_xmm_xmm_xmmm128
C5CD EC D3, VEX_Vpaddsb_ymm_ymm_ymmm256
C5CD EC 10, VEX_Vpaddsb_ymm_ymm_ymmm256
62 F14D0B EC D3, EVEX_Vpaddsb_xmm_k1z_xmm_xmmm128
62 F14D0B EC 50 01, EVEX_Vpaddsb_xmm_k1z_xmm_xmmm128
62 F14D2B EC D3, EVEX_Vpaddsb_ymm_k1z_ymm_ymmm256
62 F14D2B EC 50 01, EVEX_Vpaddsb_ymm_k1z_ymm_ymmm256
62 F14D4B EC D3, EVEX_Vpaddsb_zmm_k1z_zmm_zmmm512
62 F14D4B EC 50 01, EVEX_Vpaddsb_zmm_k1z_zmm_zmmm512
0FED CD, Paddsw_mm_mmm64
0FED 08, Paddsw_mm_mmm64
66 0FED CD, Paddsw_xmm_xmmm128
66 0FED 08, Paddsw_xmm_xmmm128
C5C9 ED D3, VEX_Vpaddsw_xmm_xmm_xmmm128
C5C9 ED 10, VEX_Vpaddsw_xmm_xmm_xmmm128
C5CD ED D3, VEX_Vpaddsw_ymm_ymm_ymmm256
C5CD ED 10, VEX_Vpaddsw_ymm_ymm_ymmm256
62 F14D0B ED D3, EVEX_Vpaddsw_xmm_k1z_xmm_xmmm128
62 F14D0B ED 50 01, EVEX_Vpaddsw_xmm_k1z_xmm_xmmm128
62 F14D2B ED D3, EVEX_Vpaddsw_ymm_k1z_ymm_ymmm256
62 F14D2B ED 50 01, EVEX_Vpaddsw_ymm_k1z_ymm_ymmm256
62 F14D4B ED D3, EVEX_Vpaddsw_zmm_k1z_zmm_zmmm512
62 F14D4B ED 50 01, EVEX_Vpaddsw_zmm_k1z_zmm_zmmm512
0FEE CD, Pmaxsw_mm_mmm64
0FEE 08, Pmaxsw_mm_mmm64
66 0FEE CD, Pmaxsw_xmm_xmmm128
66 0FEE 08, Pmaxsw_xmm_xmmm128
C5C9 EE D3, VEX_Vpmaxsw_xmm_xmm_xmmm128
C5C9 EE 10, VEX_Vpmaxsw_xmm_xmm_xmmm128
C5CD EE D3, VEX_Vpmaxsw_ymm_ymm_ymmm256
C5CD EE 10, VEX_Vpmaxsw_ymm_ymm_ymmm256
62 F14D0B EE D3, EVEX_Vpmaxsw_xmm_k1z_xmm_xmmm128
62 F14D0B EE 50 01, EVEX_Vpmaxsw_xmm_k1z_xmm_xmmm128
62 F14D2B EE D3, EVEX_Vpmaxsw_ymm_k1z_ymm_ymmm256
62 F14D2B EE 50 01, EVEX_Vpmaxsw_ymm_k1z_ymm_ymmm256
62 F14D4B EE D3, EVEX_Vpmaxsw_zmm_k1z_zmm_zmmm512
62 F14D4B EE 50 01, EVEX_Vpmaxsw_zmm_k1z_zmm_zmmm512
0FEF CD, Pxor_mm_mmm64
0FEF 08, Pxor_mm_mmm64
66 0FEF CD, Pxor_xmm_xmmm128
66 0FEF 08, Pxor_xmm_xmmm128
C5C9 EF D3, VEX_Vpxor_xmm_xmm_xmmm128
C5C9 EF 10, VEX_Vpxor_xmm_xmm_xmmm128
C5CD EF D3, VEX_Vpxor_ymm_ymm_ymmm256
C5CD EF 10, VEX_Vpxor_ymm_ymm_ymmm256
62 F14D8B EF D3, EVEX_Vpxord_xmm_k1z_xmm_xmmm128b32
62 F14D0B EF 50 01, EVEX_Vpxord_xmm_k1z_xmm_xmmm128b32
62 F14D9D EF 50 01, EVEX_Vpxord_xmm_k1z_xmm_xmmm128b32
62 F14DAB EF D3, EVEX_Vpxord_ymm_k1z_ymm_ymmm256b32
62 F14D2B EF 50 01, EVEX_Vpxord_ymm_k1z_ymm_ymmm256b32
62 F14DBD EF 50 01, EVEX_Vpxord_ymm_k1z_ymm_ymmm256b32
62 F14DCB EF D3, EVEX_Vpxord_zmm_k1z_zmm_zmmm512b32
62 F14D4B EF 50 01, EVEX_Vpxord_zmm_k1z_zmm_zmmm512b32
62 F14DDD EF 50 01, EVEX_Vpxord_zmm_k1z_zmm_zmmm512b32
62 F1CD8B EF D3, EVEX_Vpxorq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B EF 50 01, EVEX_Vpxorq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D EF 50 01, EVEX_Vpxorq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB EF D3, EVEX_Vpxorq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B EF 50 01, EVEX_Vpxorq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD EF 50 01, EVEX_Vpxorq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB EF D3, EVEX_Vpxorq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B EF 50 01, EVEX_Vpxorq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD EF 50 01, EVEX_Vpxorq_zmm_k1z_zmm_zmmm512b64
F2 0FF0 08, Lddqu_xmm_m128
C5FB F0 10, VEX_Vlddqu_xmm_m128
C5FF F0 10, VEX_Vlddqu_ymm_m256
0FF1 CD, Psllw_mm_mmm64
0FF1 08, Psllw_mm_mmm64
66 0FF1 CD, Psllw_xmm_xmmm128
66 0FF1 08, Psllw_xmm_xmmm128
C5C9 F1 D3, VEX_Vpsllw_xmm_xmm_xmmm128
C5C9 F1 10, VEX_Vpsllw_xmm_xmm_xmmm128
C5CD F1 D3, VEX_Vpsllw_ymm_ymm_xmmm128
C5CD F1 10, VEX_Vpsllw_ymm_ymm_xmmm128
62 F14D0B F1 D3, EVEX_Vpsllw_xmm_k1z_xmm_xmmm128
62 F14D0B F1 50 01, EVEX_Vpsllw_xmm_k1z_xmm_xmmm128
62 F14D2B F1 D3, EVEX_Vpsllw_ymm_k1z_ymm_xmmm128
62 F14D2B F1 50 01, EVEX_Vpsllw_ymm_k1z_ymm_xmmm128
62 F14D4B F1 D3, EVEX_Vpsllw_zmm_k1z_zmm_xmmm128
62 F14D4B F1 50 01, EVEX_Vpsllw_zmm_k1z_zmm_xmmm128
0FF2 CD, Pslld_mm_mmm64
0FF2 08, Pslld_mm_mmm64
66 0FF2 CD, Pslld_xmm_xmmm128
66 0FF2 08, Pslld_xmm_xmmm128
C5C9 F2 D3, VEX_Vpslld_xmm_xmm_xmmm128
C5C9 F2 10, VEX_Vpslld_xmm_xmm_xmmm128
C5CD F2 D3, VEX_Vpslld_ymm_ymm_xmmm128
C5CD F2 10, VEX_Vpslld_ymm_ymm_xmmm128
62 F14D0B F2 D3, EVEX_Vpslld_xmm_k1z_xmm_xmmm128
62 F14D0B F2 50 01, EVEX_Vpslld_xmm_k1z_xmm_xmmm128
62 F14D2B F2 D3, EVEX_Vpslld_ymm_k1z_ymm_xmmm128
62 F14D2B F2 50 01, EVEX_Vpslld_ymm_k1z_ymm_xmmm128
62 F14D4B F2 D3, EVEX_Vpslld_zmm_k1z_zmm_xmmm128
62 F14D4B F2 50 01, EVEX_Vpslld_zmm_k1z_zmm_xmmm128
0FF3 CD, Psllq_mm_mmm64
0FF3 08, Psllq_mm_mmm64
66 0FF3 CD, Psllq_xmm_xmmm128
66 0FF3 08, Psllq_xmm_xmmm128
C5C9 F3 D3, VEX_Vpsllq_xmm_xmm_xmmm128
C5C9 F3 10, VEX_Vpsllq_xmm_xmm_xmmm128
C5CD F3 D3, VEX_Vpsllq_ymm_ymm_xmmm128
C5CD F3 10, VEX_Vpsllq_ymm_ymm_xmmm128
62 F1CD0B F3 D3, EVEX_Vpsllq_xmm_k1z_xmm_xmmm128
62 F1CD0B F3 50 01, EVEX_Vpsllq_xmm_k1z_xmm_xmmm128
62 F1CD2B F3 D3, EVEX_Vpsllq_ymm_k1z_ymm_xmmm128
62 F1CD2B F3 50 01, EVEX_Vpsllq_ymm_k1z_ymm_xmmm128
62 F1CD4B F3 D3, EVEX_Vpsllq_zmm_k1z_zmm_xmmm128
62 F1CD4B F3 50 01, EVEX_Vpsllq_zmm_k1z_zmm_xmmm128
0FF4 CD, Pmuludq_mm_mmm64
0FF4 08, Pmuludq_mm_mmm64
66 0FF4 CD, Pmuludq_xmm_xmmm128
66 0FF4 08, Pmuludq_xmm_xmmm128
C5C9 F4 D3, VEX_Vpmuludq_xmm_xmm_xmmm128
C5C9 F4 10, VEX_Vpmuludq_xmm_xmm_xmmm128
C5CD F4 D3, VEX_Vpmuludq_ymm_ymm_ymmm256
C5CD F4 10, VEX_Vpmuludq_ymm_ymm_ymmm256
62 F1CD8B F4 D3, EVEX_Vpmuludq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B F4 50 01, EVEX_Vpmuludq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D F4 50 01, EVEX_Vpmuludq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB F4 D3, EVEX_Vpmuludq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B F4 50 01, EVEX_Vpmuludq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD F4 50 01, EVEX_Vpmuludq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB F4 D3, EVEX_Vpmuludq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B F4 50 01, EVEX_Vpmuludq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD F4 50 01, EVEX_Vpmuludq_zmm_k1z_zmm_zmmm512b64
0FF5 CD, Pmaddwd_mm_mmm64
0FF5 08, Pmaddwd_mm_mmm64
66 0FF5 CD, Pmaddwd_xmm_xmmm128
66 0FF5 08, Pmaddwd_xmm_xmmm128
C5C9 F5 D3, VEX_Vpmaddwd_xmm_xmm_xmmm128
C5C9 F5 10, VEX_Vpmaddwd_xmm_xmm_xmmm128
C5CD F5 D3, VEX_Vpmaddwd_ymm_ymm_ymmm256
C5CD F5 10, VEX_Vpmaddwd_ymm_ymm_ymmm256
62 F14D0B F5 D3, EVEX_Vpmaddwd_xmm_k1z_xmm_xmmm128
62 F14D0B F5 50 01, EVEX_Vpmaddwd_xmm_k1z_xmm_xmmm128
62 F14D2B F5 D3, EVEX_Vpmaddwd_ymm_k1z_ymm_ymmm256
62 F14D2B F5 50 01, EVEX_Vpmaddwd_ymm_k1z_ymm_ymmm256
62 F14D4B F5 D3, EVEX_Vpmaddwd_zmm_k1z_zmm_zmmm512
62 F14D4B F5 50 01, EVEX_Vpmaddwd_zmm_k1z_zmm_zmmm512
0FF6 CD, Psadbw_mm_mmm64
0FF6 08, Psadbw_mm_mmm64
66 0FF6 CD, Psadbw_xmm_xmmm128
66 0FF6 08, Psadbw_xmm_xmmm128
C5C9 F6 D3, VEX_Vpsadbw_xmm_xmm_xmmm128
C5C9 F6 10, VEX_Vpsadbw_xmm_xmm_xmmm128
C5CD F6 D3, VEX_Vpsadbw_ymm_ymm_ymmm256
C5CD F6 10, VEX_Vpsadbw_ymm_ymm_ymmm256
62 F14D08 F6 D3, EVEX_Vpsadbw_xmm_xmm_xmmm128
62 F14D08 F6 50 01, EVEX_Vpsadbw_xmm_xmm_xmmm128
62 F14D28 F6 D3, EVEX_Vpsadbw_ymm_ymm_ymmm256
62 F14D28 F6 50 01, EVEX_Vpsadbw_ymm_ymm_ymmm256
62 F14D48 F6 D3, EVEX_Vpsadbw_zmm_zmm_zmmm512
62 F14D48 F6 50 01, EVEX_Vpsadbw_zmm_zmm_zmmm512
67 0FF7 D3, Maskmovq_rDI_mm_mm
0FF7 D3, Maskmovq_rDI_mm_mm
67 66 0FF7 D3, Maskmovdqu_rDI_xmm_xmm
66 0FF7 D3, Maskmovdqu_rDI_xmm_xmm
67 C5F9 F7 D3, VEX_Vmaskmovdqu_rDI_xmm_xmm
C5F9 F7 D3, VEX_Vmaskmovdqu_rDI_xmm_xmm
0FF8 CD, Psubb_mm_mmm64
0FF8 08, Psubb_mm_mmm64
66 0FF8 CD, Psubb_xmm_xmmm128
66 0FF8 08, Psubb_xmm_xmmm128
C5C9 F8 D3, VEX_Vpsubb_xmm_xmm_xmmm128
C5C9 F8 10, VEX_Vpsubb_xmm_xmm_xmmm128
C5CD F8 D3, VEX_Vpsubb_ymm_ymm_ymmm256
C5CD F8 10, VEX_Vpsubb_ymm_ymm_ymmm256
62 F14D0B F8 D3, EVEX_Vpsubb_xmm_k1z_xmm_xmmm128
62 F14D0B F8 50 01, EVEX_Vpsubb_xmm_k1z_xmm_xmmm128
62 F14D2B F8 D3, EVEX_Vpsubb_ymm_k1z_ymm_ymmm256
62 F14D2B F8 50 01, EVEX_Vpsubb_ymm_k1z_ymm_ymmm256
62 F14D4B F8 D3, EVEX_Vpsubb_zmm_k1z_zmm_zmmm512
62 F14D4B F8 50 01, EVEX_Vpsubb_zmm_k1z_zmm_zmmm512
0FF9 CD, Psubw_mm_mmm64
0FF9 08, Psubw_mm_mmm64
66 0FF9 CD, Psubw_xmm_xmmm128
66 0FF9 08, Psubw_xmm_xmmm128
C5C9 F9 D3, VEX_Vpsubw_xmm_xmm_xmmm128
C5C9 F9 10, VEX_Vpsubw_xmm_xmm_xmmm128
C5CD F9 D3, VEX_Vpsubw_ymm_ymm_ymmm256
C5CD F9 10, VEX_Vpsubw_ymm_ymm_ymmm256
62 F14D0B F9 D3, EVEX_Vpsubw_xmm_k1z_xmm_xmmm128
62 F14D0B F9 50 01, EVEX_Vpsubw_xmm_k1z_xmm_xmmm128
62 F14D2B F9 D3, EVEX_Vpsubw_ymm_k1z_ymm_ymmm256
62 F14D2B F9 50 01, EVEX_Vpsubw_ymm_k1z_ymm_ymmm256
62 F14D4B F9 D3, EVEX_Vpsubw_zmm_k1z_zmm_zmmm512
62 F14D4B F9 50 01, EVEX_Vpsubw_zmm_k1z_zmm_zmmm512
0FFA CD, Psubd_mm_mmm64
0FFA 08, Psubd_mm_mmm64
66 0FFA CD, Psubd_xmm_xmmm128
66 0FFA 08, Psubd_xmm_xmmm128
C5C9 FA D3, VEX_Vpsubd_xmm_xmm_xmmm128
C5C9 FA 10, VEX_Vpsubd_xmm_xmm_xmmm128
C5CD FA D3, VEX_Vpsubd_ymm_ymm_ymmm256
C5CD FA 10, VEX_Vpsubd_ymm_ymm_ymmm256
62 F14D8B FA D3, EVEX_Vpsubd_xmm_k1z_xmm_xmmm128b32
62 F14D0B FA 50 01, EVEX_Vpsubd_xmm_k1z_xmm_xmmm128b32
62 F14D9D FA 50 01, EVEX_Vpsubd_xmm_k1z_xmm_xmmm128b32
62 F14DAB FA D3, EVEX_Vpsubd_ymm_k1z_ymm_ymmm256b32
62 F14D2B FA 50 01, EVEX_Vpsubd_ymm_k1z_ymm_ymmm256b32
62 F14DBD FA 50 01, EVEX_Vpsubd_ymm_k1z_ymm_ymmm256b32
62 F14DCB FA D3, EVEX_Vpsubd_zmm_k1z_zmm_zmmm512b32
62 F14D4B FA 50 01, EVEX_Vpsubd_zmm_k1z_zmm_zmmm512b32
62 F14DDD FA 50 01, EVEX_Vpsubd_zmm_k1z_zmm_zmmm512b32
0FFB CD, Psubq_mm_mmm64
0FFB 08, Psubq_mm_mmm64
66 0FFB CD, Psubq_xmm_xmmm128
66 0FFB 08, Psubq_xmm_xmmm128
C5C9 FB D3, VEX_Vpsubq_xmm_xmm_xmmm128
C5C9 FB 10, VEX_Vpsubq_xmm_xmm_xmmm128
C5CD FB D3, VEX_Vpsubq_ymm_ymm_ymmm256
C5CD FB 10, VEX_Vpsubq_ymm_ymm_ymmm256
62 F1CD8B FB D3, EVEX_Vpsubq_xmm_k1z_xmm_xmmm128b64
62 F1CD0B FB 50 01, EVEX_Vpsubq_xmm_k1z_xmm_xmmm128b64
62 F1CD9D FB 50 01, EVEX_Vpsubq_xmm_k1z_xmm_xmmm128b64
62 F1CDAB FB D3, EVEX_Vpsubq_ymm_k1z_ymm_ymmm256b64
62 F1CD2B FB 50 01, EVEX_Vpsubq_ymm_k1z_ymm_ymmm256b64
62 F1CDBD FB 50 01, EVEX_Vpsubq_ymm_k1z_ymm_ymmm256b64
62 F1CDCB FB D3, EVEX_Vpsubq_zmm_k1z_zmm_zmmm512b64
62 F1CD4B FB 50 01, EVEX_Vpsubq_zmm_k1z_zmm_zmmm512b64
62 F1CDDD FB 50 01, EVEX_Vpsubq_zmm_k1z_zmm_zmmm512b64
0FFC CD, Paddb_mm_mmm64
0FFC 08, Paddb_mm_mmm64
66 0FFC CD, Paddb_xmm_xmmm128
66 0FFC 08, Paddb_xmm_xmmm128
C5C9 FC D3, VEX_Vpaddb_xmm_xmm_xmmm128
C5C9 FC 10, VEX_Vpaddb_xmm_xmm_xmmm128
C5CD FC D3, VEX_Vpaddb_ymm_ymm_ymmm256
C5CD FC 10, VEX_Vpaddb_ymm_ymm_ymmm256
62 F14D0B FC D3, EVEX_Vpaddb_xmm_k1z_xmm_xmmm128
62 F14D0B FC 50 01, EVEX_Vpaddb_xmm_k1z_xmm_xmmm128
62 F14D2B FC D3, EVEX_Vpaddb_ymm_k1z_ymm_ymmm256
62 F14D2B FC 50 01, EVEX_Vpaddb_ymm_k1z_ymm_ymmm256
62 F14D4B FC D3, EVEX_Vpaddb_zmm_k1z_zmm_zmmm512
62 F14D4B FC 50 01, EVEX_Vpaddb_zmm_k1z_zmm_zmmm512
0FFD CD, Paddw_mm_mmm64
0FFD 08, Paddw_mm_mmm64
66 0FFD CD, Paddw_xmm_xmmm128
66 0FFD 08, Paddw_xmm_xmmm128
C5C9 FD D3, VEX_Vpaddw_xmm_xmm_xmmm128
C5C9 FD 10, VEX_Vpaddw_xmm_xmm_xmmm128
C5CD FD D3, VEX_Vpaddw_ymm_ymm_ymmm256
C5CD FD 10, VEX_Vpaddw_ymm_ymm_ymmm256
62 F14D0B FD D3, EVEX_Vpaddw_xmm_k1z_xmm_xmmm128
62 F14D0B FD 50 01, EVEX_Vpaddw_xmm_k1z_xmm_xmmm128
62 F14D2B FD D3, EVEX_Vpaddw_ymm_k1z_ymm_ymmm256
62 F14D2B FD 50 01, EVEX_Vpaddw_ymm_k1z_ymm_ymmm256
62 F14D4B FD D3, EVEX_Vpaddw_zmm_k1z_zmm_zmmm512
62 F14D4B FD 50 01, EVEX_Vpaddw_zmm_k1z_zmm_zmmm512
0FFE CD, Paddd_mm_mmm64
0FFE 08, Paddd_mm_mmm64
66 0FFE CD, Paddd_xmm_xmmm128
66 0FFE 08, Paddd_xmm_xmmm128
C5C9 FE D3, VEX_Vpaddd_xmm_xmm_xmmm128
C5C9 FE 10, VEX_Vpaddd_xmm_xmm_xmmm128
C5CD FE D3, VEX_Vpaddd_ymm_ymm_ymmm256
C5CD FE 10, VEX_Vpaddd_ymm_ymm_ymmm256
62 F14D8B FE D3, EVEX_Vpaddd_xmm_k1z_xmm_xmmm128b32
62 F14D0B FE 50 01, EVEX_Vpaddd_xmm_k1z_xmm_xmmm128b32
62 F14D9D FE 50 01, EVEX_Vpaddd_xmm_k1z_xmm_xmmm128b32
62 F14DAB FE D3, EVEX_Vpaddd_ymm_k1z_ymm_ymmm256b32
62 F14D2B FE 50 01, EVEX_Vpaddd_ymm_k1z_ymm_ymmm256b32
62 F14DBD FE 50 01, EVEX_Vpaddd_ymm_k1z_ymm_ymmm256b32
62 F14DCB FE D3, EVEX_Vpaddd_zmm_k1z_zmm_zmmm512b32
62 F14D4B FE 50 01, EVEX_Vpaddd_zmm_k1z_zmm_zmmm512b32
62 F14DDD FE 50 01, EVEX_Vpaddd_zmm_k1z_zmm_zmmm512b32
66 0FFF CE, Ud0_r16_rm16
66 0FFF 18, Ud0_r16_rm16
0FFF CE, Ud0_r32_rm32
0FFF 18, Ud0_r32_rm32
48 0FFF CE, Ud0_r64_rm64
48 0FFF 18, Ud0_r64_rm64
0F3800 CD, Pshufb_mm_mmm64
0F3800 08, Pshufb_mm_mmm64
66 0F3800 CD, Pshufb_xmm_xmmm128
66 0F3800 08, Pshufb_xmm_xmmm128
C4E249 00 D3, VEX_Vpshufb_xmm_xmm_xmmm128
C4E249 00 10, VEX_Vpshufb_xmm_xmm_xmmm128
C4E24D 00 D3, VEX_Vpshufb_ymm_ymm_ymmm256
C4E24D 00 10, VEX_Vpshufb_ymm_ymm_ymmm256
62 F24D0B 00 D3, EVEX_Vpshufb_xmm_k1z_xmm_xmmm128
62 F24D0B 00 50 01, EVEX_Vpshufb_xmm_k1z_xmm_xmmm128
62 F24D2B 00 D3, EVEX_Vpshufb_ymm_k1z_ymm_ymmm256
62 F24D2B 00 50 01, EVEX_Vpshufb_ymm_k1z_ymm_ymmm256
62 F24D4B 00 D3, EVEX_Vpshufb_zmm_k1z_zmm_zmmm512
62 F24D4B 00 50 01, EVEX_Vpshufb_zmm_k1z_zmm_zmmm512
0F3801 CD, Phaddw_mm_mmm64
0F3801 08, Phaddw_mm_mmm64
66 0F3801 CD, Phaddw_xmm_xmmm128
66 0F3801 08, Phaddw_xmm_xmmm128
C4E249 01 D3, VEX_Vphaddw_xmm_xmm_xmmm128
C4E249 01 10, VEX_Vphaddw_xmm_xmm_xmmm128
C4E24D 01 D3, VEX_Vphaddw_ymm_ymm_ymmm256
C4E24D 01 10, VEX_Vphaddw_ymm_ymm_ymmm256
0F3802 CD, Phaddd_mm_mmm64
0F3802 08, Phaddd_mm_mmm64
66 0F3802 CD, Phaddd_xmm_xmmm128
66 0F3802 08, Phaddd_xmm_xmmm128
C4E249 02 D3, VEX_Vphaddd_xmm_xmm_xmmm128
C4E249 02 10, VEX_Vphaddd_xmm_xmm_xmmm128
C4E24D 02 D3, VEX_Vphaddd_ymm_ymm_ymmm256
C4E24D 02 10, VEX_Vphaddd_ymm_ymm_ymmm256
0F3803 CD, Phaddsw_mm_mmm64
0F3803 08, Phaddsw_mm_mmm64
66 0F3803 CD, Phaddsw_xmm_xmmm128
66 0F3803 08, Phaddsw_xmm_xmmm128
C4E249 03 D3, VEX_Vphaddsw_xmm_xmm_xmmm128
C4E249 03 10, VEX_Vphaddsw_xmm_xmm_xmmm128
C4E24D 03 D3, VEX_Vphaddsw_ymm_ymm_ymmm256
C4E24D 03 10, VEX_Vphaddsw_ymm_ymm_ymmm256
0F3804 CD, Pmaddubsw_mm_mmm64
0F3804 08, Pmaddubsw_mm_mmm64
66 0F3804 CD, Pmaddubsw_xmm_xmmm128
66 0F3804 08, Pmaddubsw_xmm_xmmm128
C4E249 04 D3, VEX_Vpmaddubsw_xmm_xmm_xmmm128
C4E249 04 10, VEX_Vpmaddubsw_xmm_xmm_xmmm128
C4E24D 04 D3, VEX_Vpmaddubsw_ymm_ymm_ymmm256
C4E24D 04 10, VEX_Vpmaddubsw_ymm_ymm_ymmm256
62 F24D0B 04 D3, EVEX_Vpmaddubsw_xmm_k1z_xmm_xmmm128
62 F24D0B 04 50 01, EVEX_Vpmaddubsw_xmm_k1z_xmm_xmmm128
62 F24D2B 04 D3, EVEX_Vpmaddubsw_ymm_k1z_ymm_ymmm256
62 F24D2B 04 50 01, EVEX_Vpmaddubsw_ymm_k1z_ymm_ymmm256
62 F24D4B 04 D3, EVEX_Vpmaddubsw_zmm_k1z_zmm_zmmm512
62 F24D4B 04 50 01, EVEX_Vpmaddubsw_zmm_k1z_zmm_zmmm512
0F3805 CD, Phsubw_mm_mmm64
0F3805 08, Phsubw_mm_mmm64
66 0F3805 CD, Phsubw_xmm_xmmm128
66 0F3805 08, Phsubw_xmm_xmmm128
C4E249 05 D3, VEX_Vphsubw_xmm_xmm_xmmm128
C4E249 05 10, VEX_Vphsubw_xmm_xmm_xmmm128
C4E24D 05 D3, VEX_Vphsubw_ymm_ymm_ymmm256
C4E24D 05 10, VEX_Vphsubw_ymm_ymm_ymmm256
0F3806 CD, Phsubd_mm_mmm64
0F3806 08, Phsubd_mm_mmm64
66 0F3806 CD, Phsubd_xmm_xmmm128
66 0F3806 08, Phsubd_xmm_xmmm128
C4E249 06 D3, VEX_Vphsubd_xmm_xmm_xmmm128
C4E249 06 10, VEX_Vphsubd_xmm_xmm_xmmm128
C4E24D 06 D3, VEX_Vphsubd_ymm_ymm_ymmm256
C4E24D 06 10, VEX_Vphsubd_ymm_ymm_ymmm256
0F3807 CD, Phsubsw_mm_mmm64
0F3807 08, Phsubsw_mm_mmm64
66 0F3807 CD, Phsubsw_xmm_xmmm128
66 0F3807 08, Phsubsw_xmm_xmmm128
C4E249 07 D3, VEX_Vphsubsw_xmm_xmm_xmmm128
C4E249 07 10, VEX_Vphsubsw_xmm_xmm_xmmm128
C4E24D 07 D3, VEX_Vphsubsw_ymm_ymm_ymmm256
C4E24D 07 10, VEX_Vphsubsw_ymm_ymm_ymmm256
0F3808 CD, Psignb_mm_mmm64
0F3808 08, Psignb_mm_mmm64
66 0F3808 CD, Psignb_xmm_xmmm128
66 0F3808 08, Psignb_xmm_xmmm128
C4E249 08 D3, VEX_Vpsignb_xmm_xmm_xmmm128
C4E249 08 10, VEX_Vpsignb_xmm_xmm_xmmm128
C4E24D 08 D3, VEX_Vpsignb_ymm_ymm_ymmm256
C4E24D 08 10, VEX_Vpsignb_ymm_ymm_ymmm256
0F3809 CD, Psignw_mm_mmm64
0F3809 08, Psignw_mm_mmm64
66 0F3809 CD, Psignw_xmm_xmmm128
66 0F3809 08, Psignw_xmm_xmmm128
C4E249 09 D3, VEX_Vpsignw_xmm_xmm_xmmm128
C4E249 09 10, VEX_Vpsignw_xmm_xmm_xmmm128
C4E24D 09 D3, VEX_Vpsignw_ymm_ymm_ymmm256
C4E24D 09 10, VEX_Vpsignw_ymm_ymm_ymmm256
0F380A CD, Psignd_mm_mmm64
0F380A 08, Psignd_mm_mmm64
66 0F380A CD, Psignd_xmm_xmmm128
66 0F380A 08, Psignd_xmm_xmmm128
C4E249 0A D3, VEX_Vpsignd_xmm_xmm_xmmm128
C4E249 0A 10, VEX_Vpsignd_xmm_xmm_xmmm128
C4E24D 0A D3, VEX_Vpsignd_ymm_ymm_ymmm256
C4E24D 0A 10, VEX_Vpsignd_ymm_ymm_ymmm256
0F380B CD, Pmulhrsw_mm_mmm64
0F380B 08, Pmulhrsw_mm_mmm64
66 0F380B CD, Pmulhrsw_xmm_xmmm128
66 0F380B 08, Pmulhrsw_xmm_xmmm128
C4E249 0B D3, VEX_Vpmulhrsw_xmm_xmm_xmmm128
C4E249 0B 10, VEX_Vpmulhrsw_xmm_xmm_xmmm128
C4E24D 0B D3, VEX_Vpmulhrsw_ymm_ymm_ymmm256
C4E24D 0B 10, VEX_Vpmulhrsw_ymm_ymm_ymmm256
62 F24D0B 0B D3, EVEX_Vpmulhrsw_xmm_k1z_xmm_xmmm128
62 F24D0B 0B 50 01, EVEX_Vpmulhrsw_xmm_k1z_xmm_xmmm128
62 F24D2B 0B D3, EVEX_Vpmulhrsw_ymm_k1z_ymm_ymmm256
62 F24D2B 0B 50 01, EVEX_Vpmulhrsw_ymm_k1z_ymm_ymmm256
62 F24D4B 0B D3, EVEX_Vpmulhrsw_zmm_k1z_zmm_zmmm512
62 F24D4B 0B 50 01, EVEX_Vpmulhrsw_zmm_k1z_zmm_zmmm512
C4E249 0C D3, VEX_Vpermilps_xmm_xmm_xmmm128
C4E249 0C 10, VEX_Vpermilps_xmm_xmm_xmmm128
C4E24D 0C D3, VEX_Vpermilps_ymm_ymm_ymmm256
C4E24D 0C 10, VEX_Vpermilps_ymm_ymm_ymmm256
62 F24D8B 0C D3, EVEX_Vpermilps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 0C 50 01, EVEX_Vpermilps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 0C 50 01, EVEX_Vpermilps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 0C D3, EVEX_Vpermilps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 0C 50 01, EVEX_Vpermilps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 0C 50 01, EVEX_Vpermilps_ymm_k1z_ymm_ymmm256b32
62 F24DCB 0C D3, EVEX_Vpermilps_zmm_k1z_zmm_zmmm512b32
62 F24D4B 0C 50 01, EVEX_Vpermilps_zmm_k1z_zmm_zmmm512b32
62 F24DDD 0C 50 01, EVEX_Vpermilps_zmm_k1z_zmm_zmmm512b32
C4E249 0D D3, VEX_Vpermilpd_xmm_xmm_xmmm128
C4E249 0D 10, VEX_Vpermilpd_xmm_xmm_xmmm128
C4E24D 0D D3, VEX_Vpermilpd_ymm_ymm_ymmm256
C4E24D 0D 10, VEX_Vpermilpd_ymm_ymm_ymmm256
62 F2CD8B 0D D3, EVEX_Vpermilpd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 0D 50 01, EVEX_Vpermilpd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 0D 50 01, EVEX_Vpermilpd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 0D D3, EVEX_Vpermilpd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 0D 50 01, EVEX_Vpermilpd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 0D 50 01, EVEX_Vpermilpd_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 0D D3, EVEX_Vpermilpd_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 0D 50 01, EVEX_Vpermilpd_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 0D 50 01, EVEX_Vpermilpd_zmm_k1z_zmm_zmmm512b64
C4E279 0E CD, VEX_Vtestps_xmm_xmmm128
C4E279 0E 10, VEX_Vtestps_xmm_xmmm128
C4E27D 0E CD, VEX_Vtestps_ymm_ymmm256
C4E27D 0E 10, VEX_Vtestps_ymm_ymmm256
C4E279 0F CD, VEX_Vtestpd_xmm_xmmm128
C4E279 0F 10, VEX_Vtestpd_xmm_xmmm128
C4E27D 0F CD, VEX_Vtestpd_ymm_ymmm256
C4E27D 0F 10, VEX_Vtestpd_ymm_ymmm256
66 0F3810 CD, Pblendvb_xmm_xmmm128
66 0F3810 08, Pblendvb_xmm_xmmm128
62 F2CD0B 10 D3, EVEX_Vpsrlvw_xmm_k1z_xmm_xmmm128
62 F2CD0B 10 50 01, EVEX_Vpsrlvw_xmm_k1z_xmm_xmmm128
62 F2CD2B 10 D3, EVEX_Vpsrlvw_ymm_k1z_ymm_ymmm256
62 F2CD2B 10 50 01, EVEX_Vpsrlvw_ymm_k1z_ymm_ymmm256
62 F2CD4B 10 D3, EVEX_Vpsrlvw_zmm_k1z_zmm_zmmm512
62 F2CD4B 10 50 01, EVEX_Vpsrlvw_zmm_k1z_zmm_zmmm512
62 F27E0B 10 D3, EVEX_Vpmovuswb_xmmm64_k1z_xmm
62 F27E0B 10 50 01, EVEX_Vpmovuswb_xmmm64_k1z_xmm
62 F27E2B 10 D3, EVEX_Vpmovuswb_xmmm128_k1z_ymm
62 F27E2B 10 50 01, EVEX_Vpmovuswb_xmmm128_k1z_ymm
62 F27E4B 10 D3, EVEX_Vpmovuswb_ymmm256_k1z_zmm
62 F27E4B 10 50 01, EVEX_Vpmovuswb_ymmm256_k1z_zmm
62 F2CD0B 11 D3, EVEX_Vpsravw_xmm_k1z_xmm_xmmm128
62 F2CD0B 11 50 01, EVEX_Vpsravw_xmm_k1z_xmm_xmmm128
62 F2CD2B 11 D3, EVEX_Vpsravw_ymm_k1z_ymm_ymmm256
62 F2CD2B 11 50 01, EVEX_Vpsravw_ymm_k1z_ymm_ymmm256
62 F2CD4B 11 D3, EVEX_Vpsravw_zmm_k1z_zmm_zmmm512
62 F2CD4B 11 50 01, EVEX_Vpsravw_zmm_k1z_zmm_zmmm512
62 F27E0B 11 D3, EVEX_Vpmovusdb_xmmm32_k1z_xmm
62 F27E0B 11 50 01, EVEX_Vpmovusdb_xmmm32_k1z_xmm
62 F27E2B 11 D3, EVEX_Vpmovusdb_xmmm64_k1z_ymm
62 F27E2B 11 50 01, EVEX_Vpmovusdb_xmmm64_k1z_ymm
62 F27E4B 11 D3, EVEX_Vpmovusdb_xmmm128_k1z_zmm
62 F27E4B 11 50 01, EVEX_Vpmovusdb_xmmm128_k1z_zmm
62 F2CD0B 12 D3, EVEX_Vpsllvw_xmm_k1z_xmm_xmmm128
62 F2CD0B 12 50 01, EVEX_Vpsllvw_xmm_k1z_xmm_xmmm128
62 F2CD2B 12 D3, EVEX_Vpsllvw_ymm_k1z_ymm_ymmm256
62 F2CD2B 12 50 01, EVEX_Vpsllvw_ymm_k1z_ymm_ymmm256
62 F2CD4B 12 D3, EVEX_Vpsllvw_zmm_k1z_zmm_zmmm512
62 F2CD4B 12 50 01, EVEX_Vpsllvw_zmm_k1z_zmm_zmmm512
62 F27E0B 12 D3, EVEX_Vpmovusqb_xmmm16_k1z_xmm
62 F27E0B 12 50 01, EVEX_Vpmovusqb_xmmm16_k1z_xmm
62 F27E2B 12 D3, EVEX_Vpmovusqb_xmmm32_k1z_ymm
62 F27E2B 12 50 01, EVEX_Vpmovusqb_xmmm32_k1z_ymm
62 F27E4B 12 D3, EVEX_Vpmovusqb_xmmm64_k1z_zmm
62 F27E4B 12 50 01, EVEX_Vpmovusqb_xmmm64_k1z_zmm
C4E279 13 CD, VEX_Vcvtph2ps_xmm_xmmm64
C4E279 13 10, VEX_Vcvtph2ps_xmm_xmmm64
C4E27D 13 CD, VEX_Vcvtph2ps_ymm_xmmm128
C4E27D 13 10, VEX_Vcvtph2ps_ymm_xmmm128
62 F27D8B 13 D3, EVEX_Vcvtph2ps_xmm_k1z_xmmm64
62 F27D0B 13 50 01, EVEX_Vcvtph2ps_xmm_k1z_xmmm64
62 F27DAB 13 D3, EVEX_Vcvtph2ps_ymm_k1z_xmmm128
62 F27D2B 13 50 01, EVEX_Vcvtph2ps_ymm_k1z_xmmm128
62 F27DDB 13 D3, EVEX_Vcvtph2ps_zmm_k1z_ymmm256_sae
62 F27D4B 13 50 01, EVEX_Vcvtph2ps_zmm_k1z_ymmm256_sae
62 F27E0B 13 D3, EVEX_Vpmovusdw_xmmm64_k1z_xmm
62 F27E0B 13 50 01, EVEX_Vpmovusdw_xmmm64_k1z_xmm
62 F27E2B 13 D3, EVEX_Vpmovusdw_xmmm128_k1z_ymm
62 F27E2B 13 50 01, EVEX_Vpmovusdw_xmmm128_k1z_ymm
62 F27E4B 13 D3, EVEX_Vpmovusdw_ymmm256_k1z_zmm
62 F27E4B 13 50 01, EVEX_Vpmovusdw_ymmm256_k1z_zmm
66 0F3814 CD, Blendvps_xmm_xmmm128
66 0F3814 08, Blendvps_xmm_xmmm128
62 F24D8B 14 D3, EVEX_Vprorvd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 14 50 01, EVEX_Vprorvd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 14 50 01, EVEX_Vprorvd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 14 D3, EVEX_Vprorvd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 14 50 01, EVEX_Vprorvd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 14 50 01, EVEX_Vprorvd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 14 D3, EVEX_Vprorvd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 14 50 01, EVEX_Vprorvd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 14 50 01, EVEX_Vprorvd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 14 D3, EVEX_Vprorvq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 14 50 01, EVEX_Vprorvq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 14 50 01, EVEX_Vprorvq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 14 D3, EVEX_Vprorvq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 14 50 01, EVEX_Vprorvq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 14 50 01, EVEX_Vprorvq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 14 D3, EVEX_Vprorvq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 14 50 01, EVEX_Vprorvq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 14 50 01, EVEX_Vprorvq_zmm_k1z_zmm_zmmm512b64
62 F27E0B 14 D3, EVEX_Vpmovusqw_xmmm32_k1z_xmm
62 F27E0B 14 50 01, EVEX_Vpmovusqw_xmmm32_k1z_xmm
62 F27E2B 14 D3, EVEX_Vpmovusqw_xmmm64_k1z_ymm
62 F27E2B 14 50 01, EVEX_Vpmovusqw_xmmm64_k1z_ymm
62 F27E4B 14 D3, EVEX_Vpmovusqw_xmmm128_k1z_zmm
62 F27E4B 14 50 01, EVEX_Vpmovusqw_xmmm128_k1z_zmm
66 0F3815 CD, Blendvpd_xmm_xmmm128
66 0F3815 08, Blendvpd_xmm_xmmm128
62 F24D8B 15 D3, EVEX_Vprolvd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 15 50 01, EVEX_Vprolvd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 15 50 01, EVEX_Vprolvd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 15 D3, EVEX_Vprolvd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 15 50 01, EVEX_Vprolvd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 15 50 01, EVEX_Vprolvd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 15 D3, EVEX_Vprolvd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 15 50 01, EVEX_Vprolvd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 15 50 01, EVEX_Vprolvd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 15 D3, EVEX_Vprolvq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 15 50 01, EVEX_Vprolvq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 15 50 01, EVEX_Vprolvq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 15 D3, EVEX_Vprolvq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 15 50 01, EVEX_Vprolvq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 15 50 01, EVEX_Vprolvq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 15 D3, EVEX_Vprolvq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 15 50 01, EVEX_Vprolvq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 15 50 01, EVEX_Vprolvq_zmm_k1z_zmm_zmmm512b64
62 F27E0B 15 D3, EVEX_Vpmovusqd_xmmm64_k1z_xmm
62 F27E0B 15 50 01, EVEX_Vpmovusqd_xmmm64_k1z_xmm
62 F27E2B 15 D3, EVEX_Vpmovusqd_xmmm128_k1z_ymm
62 F27E2B 15 50 01, EVEX_Vpmovusqd_xmmm128_k1z_ymm
62 F27E4B 15 D3, EVEX_Vpmovusqd_ymmm256_k1z_zmm
62 F27E4B 15 50 01, EVEX_Vpmovusqd_ymmm256_k1z_zmm
C4E24D 16 D3, VEX_Vpermps_ymm_ymm_ymmm256
C4E24D 16 10, VEX_Vpermps_ymm_ymm_ymmm256
62 F24DAB 16 D3, EVEX_Vpermps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 16 50 01, EVEX_Vpermps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 16 50 01, EVEX_Vpermps_ymm_k1z_ymm_ymmm256b32
62 F24DCB 16 D3, EVEX_Vpermps_zmm_k1z_zmm_zmmm512b32
62 F24D4B 16 50 01, EVEX_Vpermps_zmm_k1z_zmm_zmmm512b32
62 F24DDD 16 50 01, EVEX_Vpermps_zmm_k1z_zmm_zmmm512b32
62 F2CDAB 16 D3, EVEX_Vpermpd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 16 50 01, EVEX_Vpermpd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 16 50 01, EVEX_Vpermpd_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 16 D3, EVEX_Vpermpd_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 16 50 01, EVEX_Vpermpd_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 16 50 01, EVEX_Vpermpd_zmm_k1z_zmm_zmmm512b64
66 0F3817 CD, Ptest_xmm_xmmm128
66 0F3817 08, Ptest_xmm_xmmm128
C4E279 17 CD, VEX_Vptest_xmm_xmmm128
C4E279 17 10, VEX_Vptest_xmm_xmmm128
C4E27D 17 CD, VEX_Vptest_ymm_ymmm256
C4E27D 17 10, VEX_Vptest_ymm_ymmm256
C4E279 18 CD, VEX_Vbroadcastss_xmm_xmmm32
C4E279 18 10, VEX_Vbroadcastss_xmm_xmmm32
C4E27D 18 CD, VEX_Vbroadcastss_ymm_xmmm32
C4E27D 18 10, VEX_Vbroadcastss_ymm_xmmm32
62 F27D08 18 D3, EVEX_Vbroadcastss_xmm_k1z_xmmm32
62 F27D08 18 50 01, EVEX_Vbroadcastss_xmm_k1z_xmmm32
62 F27D28 18 D3, EVEX_Vbroadcastss_ymm_k1z_xmmm32
62 F27D28 18 50 01, EVEX_Vbroadcastss_ymm_k1z_xmmm32
62 F27D48 18 D3, EVEX_Vbroadcastss_zmm_k1z_xmmm32
62 F27D48 18 50 01, EVEX_Vbroadcastss_zmm_k1z_xmmm32
C4E27D 19 CD, VEX_Vbroadcastsd_ymm_xmmm64
C4E27D 19 10, VEX_Vbroadcastsd_ymm_xmmm64
62 F27D28 19 D3, EVEX_Vbroadcastf32x2_ymm_k1z_xmmm64
62 F27D28 19 50 01, EVEX_Vbroadcastf32x2_ymm_k1z_xmmm64
62 F27D48 19 D3, EVEX_Vbroadcastf32x2_zmm_k1z_xmmm64
62 F27D48 19 50 01, EVEX_Vbroadcastf32x2_zmm_k1z_xmmm64
62 F2FD28 19 D3, EVEX_Vbroadcastsd_ymm_k1z_xmmm64
62 F2FD28 19 50 01, EVEX_Vbroadcastsd_ymm_k1z_xmmm64
62 F2FD48 19 D3, EVEX_Vbroadcastsd_zmm_k1z_xmmm64
62 F2FD48 19 50 01, EVEX_Vbroadcastsd_zmm_k1z_xmmm64
C4E27D 1A 10, VEX_Vbroadcastf128_ymm_m128
62 F27D28 1A 50 01, EVEX_Vbroadcastf32x4_ymm_k1z_m128
62 F27D48 1A 50 01, EVEX_Vbroadcastf32x4_zmm_k1z_m128
62 F2FD28 1A 50 01, EVEX_Vbroadcastf64x2_ymm_k1z_m128
62 F2FD48 1A 50 01, EVEX_Vbroadcastf64x2_zmm_k1z_m128
62 F27D48 1B 50 01, EVEX_Vbroadcastf32x8_zmm_k1z_m256
62 F2FD48 1B 50 01, EVEX_Vbroadcastf64x4_zmm_k1z_m256
0F381C CD, Pabsb_mm_mmm64
0F381C 08, Pabsb_mm_mmm64
66 0F381C CD, Pabsb_xmm_xmmm128
66 0F381C 08, Pabsb_xmm_xmmm128
C4E279 1C CD, VEX_Vpabsb_xmm_xmmm128
C4E279 1C 10, VEX_Vpabsb_xmm_xmmm128
C4E27D 1C CD, VEX_Vpabsb_ymm_ymmm256
C4E27D 1C 10, VEX_Vpabsb_ymm_ymmm256
62 F27D08 1C D3, EVEX_Vpabsb_xmm_k1z_xmmm128
62 F27D08 1C 50 01, EVEX_Vpabsb_xmm_k1z_xmmm128
62 F27D28 1C D3, EVEX_Vpabsb_ymm_k1z_ymmm256
62 F27D28 1C 50 01, EVEX_Vpabsb_ymm_k1z_ymmm256
62 F27D48 1C D3, EVEX_Vpabsb_zmm_k1z_zmmm512
62 F27D48 1C 50 01, EVEX_Vpabsb_zmm_k1z_zmmm512
0F381D CD, Pabsw_mm_mmm64
0F381D 08, Pabsw_mm_mmm64
66 0F381D CD, Pabsw_xmm_xmmm128
66 0F381D 08, Pabsw_xmm_xmmm128
C4E279 1D CD, VEX_Vpabsw_xmm_xmmm128
C4E279 1D 10, VEX_Vpabsw_xmm_xmmm128
C4E27D 1D CD, VEX_Vpabsw_ymm_ymmm256
C4E27D 1D 10, VEX_Vpabsw_ymm_ymmm256
62 F27D08 1D D3, EVEX_Vpabsw_xmm_k1z_xmmm128
62 F27D08 1D 50 01, EVEX_Vpabsw_xmm_k1z_xmmm128
62 F27D28 1D D3, EVEX_Vpabsw_ymm_k1z_ymmm256
62 F27D28 1D 50 01, EVEX_Vpabsw_ymm_k1z_ymmm256
62 F27D48 1D D3, EVEX_Vpabsw_zmm_k1z_zmmm512
62 F27D48 1D 50 01, EVEX_Vpabsw_zmm_k1z_zmmm512
0F381E CD, Pabsd_mm_mmm64
0F381E 08, Pabsd_mm_mmm64
66 0F381E CD, Pabsd_xmm_xmmm128
66 0F381E 08, Pabsd_xmm_xmmm128
C4E279 1E D3, VEX_Vpabsd_xmm_xmmm128
C4E279 1E 10, VEX_Vpabsd_xmm_xmmm128
C4E27D 1E D3, VEX_Vpabsd_ymm_ymmm256
C4E27D 1E 10, VEX_Vpabsd_ymm_ymmm256
62 F27D8B 1E D3, EVEX_Vpabsd_xmm_k1z_xmmm128b32
62 F27D0B 1E 50 01, EVEX_Vpabsd_xmm_k1z_xmmm128b32
62 F27D9D 1E 50 01, EVEX_Vpabsd_xmm_k1z_xmmm128b32
62 F27DAB 1E D3, EVEX_Vpabsd_ymm_k1z_ymmm256b32
62 F27D2B 1E 50 01, EVEX_Vpabsd_ymm_k1z_ymmm256b32
62 F27DBD 1E 50 01, EVEX_Vpabsd_ymm_k1z_ymmm256b32
62 F27DCB 1E D3, EVEX_Vpabsd_zmm_k1z_zmmm512b32
62 F27D4B 1E 50 01, EVEX_Vpabsd_zmm_k1z_zmmm512b32
62 F27DDD 1E 50 01, EVEX_Vpabsd_zmm_k1z_zmmm512b32
62 F2FD8B 1F D3, EVEX_Vpabsq_xmm_k1z_xmmm128b64
62 F2FD0B 1F 50 01, EVEX_Vpabsq_xmm_k1z_xmmm128b64
62 F2FD9D 1F 50 01, EVEX_Vpabsq_xmm_k1z_xmmm128b64
62 F2FDAB 1F D3, EVEX_Vpabsq_ymm_k1z_ymmm256b64
62 F2FD2B 1F 50 01, EVEX_Vpabsq_ymm_k1z_ymmm256b64
62 F2FDBD 1F 50 01, EVEX_Vpabsq_ymm_k1z_ymmm256b64
62 F2FDCB 1F D3, EVEX_Vpabsq_zmm_k1z_zmmm512b64
62 F2FD4B 1F 50 01, EVEX_Vpabsq_zmm_k1z_zmmm512b64
62 F2FDDD 1F 50 01, EVEX_Vpabsq_zmm_k1z_zmmm512b64
66 0F3820 CD, Pmovsxbw_xmm_xmmm64
66 0F3820 08, Pmovsxbw_xmm_xmmm64
C4E279 20 CD, VEX_Vpmovsxbw_xmm_xmmm64
C4E279 20 10, VEX_Vpmovsxbw_xmm_xmmm64
C4E27D 20 CD, VEX_Vpmovsxbw_ymm_xmmm128
C4E27D 20 10, VEX_Vpmovsxbw_ymm_xmmm128
62 F27D08 20 D3, EVEX_Vpmovsxbw_xmm_k1z_xmmm64
62 F27D08 20 50 01, EVEX_Vpmovsxbw_xmm_k1z_xmmm64
62 F27D28 20 D3, EVEX_Vpmovsxbw_ymm_k1z_xmmm128
62 F27D28 20 50 01, EVEX_Vpmovsxbw_ymm_k1z_xmmm128
62 F27D48 20 D3, EVEX_Vpmovsxbw_zmm_k1z_ymmm256
62 F27D48 20 50 01, EVEX_Vpmovsxbw_zmm_k1z_ymmm256
62 F27E0B 20 D3, EVEX_Vpmovswb_xmmm64_k1z_xmm
62 F27E0B 20 50 01, EVEX_Vpmovswb_xmmm64_k1z_xmm
62 F27E2B 20 D3, EVEX_Vpmovswb_xmmm128_k1z_ymm
62 F27E2B 20 50 01, EVEX_Vpmovswb_xmmm128_k1z_ymm
62 F27E4B 20 D3, EVEX_Vpmovswb_ymmm256_k1z_zmm
62 F27E4B 20 50 01, EVEX_Vpmovswb_ymmm256_k1z_zmm
66 0F3821 CD, Pmovsxbd_xmm_xmmm32
66 0F3821 08, Pmovsxbd_xmm_xmmm32
C4E279 21 CD, VEX_Vpmovsxbd_xmm_xmmm32
C4E279 21 10, VEX_Vpmovsxbd_xmm_xmmm32
C4E27D 21 CD, VEX_Vpmovsxbd_ymm_xmmm64
C4E27D 21 10, VEX_Vpmovsxbd_ymm_xmmm64
62 F27D08 21 D3, EVEX_Vpmovsxbd_xmm_k1z_xmmm32
62 F27D08 21 50 01, EVEX_Vpmovsxbd_xmm_k1z_xmmm32
62 F27D28 21 D3, EVEX_Vpmovsxbd_ymm_k1z_xmmm64
62 F27D28 21 50 01, EVEX_Vpmovsxbd_ymm_k1z_xmmm64
62 F27D48 21 D3, EVEX_Vpmovsxbd_zmm_k1z_xmmm128
62 F27D48 21 50 01, EVEX_Vpmovsxbd_zmm_k1z_xmmm128
62 F27E0B 21 D3, EVEX_Vpmovsdb_xmmm32_k1z_xmm
62 F27E0B 21 50 01, EVEX_Vpmovsdb_xmmm32_k1z_xmm
62 F27E2B 21 D3, EVEX_Vpmovsdb_xmmm64_k1z_ymm
62 F27E2B 21 50 01, EVEX_Vpmovsdb_xmmm64_k1z_ymm
62 F27E4B 21 D3, EVEX_Vpmovsdb_xmmm128_k1z_zmm
62 F27E4B 21 50 01, EVEX_Vpmovsdb_xmmm128_k1z_zmm
66 0F3822 CD, Pmovsxbq_xmm_xmmm16
66 0F3822 08, Pmovsxbq_xmm_xmmm16
C4E279 22 CD, VEX_Vpmovsxbq_xmm_xmmm16
C4E279 22 10, VEX_Vpmovsxbq_xmm_xmmm16
C4E27D 22 CD, VEX_Vpmovsxbq_ymm_xmmm32
C4E27D 22 10, VEX_Vpmovsxbq_ymm_xmmm32
62 F27D08 22 D3, EVEX_Vpmovsxbq_xmm_k1z_xmmm16
62 F27D08 22 50 01, EVEX_Vpmovsxbq_xmm_k1z_xmmm16
62 F27D28 22 D3, EVEX_Vpmovsxbq_ymm_k1z_xmmm32
62 F27D28 22 50 01, EVEX_Vpmovsxbq_ymm_k1z_xmmm32
62 F27D48 22 D3, EVEX_Vpmovsxbq_zmm_k1z_xmmm64
62 F27D48 22 50 01, EVEX_Vpmovsxbq_zmm_k1z_xmmm64
62 F27E0B 22 D3, EVEX_Vpmovsqb_xmmm16_k1z_xmm
62 F27E0B 22 50 01, EVEX_Vpmovsqb_xmmm16_k1z_xmm
62 F27E2B 22 D3, EVEX_Vpmovsqb_xmmm32_k1z_ymm
62 F27E2B 22 50 01, EVEX_Vpmovsqb_xmmm32_k1z_ymm
62 F27E4B 22 D3, EVEX_Vpmovsqb_xmmm64_k1z_zmm
62 F27E4B 22 50 01, EVEX_Vpmovsqb_xmmm64_k1z_zmm
66 0F3823 CD, Pmovsxwd_xmm_xmmm64
66 0F3823 08, Pmovsxwd_xmm_xmmm64
C4E279 23 CD, VEX_Vpmovsxwd_xmm_xmmm64
C4E279 23 10, VEX_Vpmovsxwd_xmm_xmmm64
C4E27D 23 CD, VEX_Vpmovsxwd_ymm_xmmm128
C4E27D 23 10, VEX_Vpmovsxwd_ymm_xmmm128
62 F27D08 23 D3, EVEX_Vpmovsxwd_xmm_k1z_xmmm64
62 F27D08 23 50 01, EVEX_Vpmovsxwd_xmm_k1z_xmmm64
62 F27D28 23 D3, EVEX_Vpmovsxwd_ymm_k1z_xmmm128
62 F27D28 23 50 01, EVEX_Vpmovsxwd_ymm_k1z_xmmm128
62 F27D48 23 D3, EVEX_Vpmovsxwd_zmm_k1z_ymmm256
62 F27D48 23 50 01, EVEX_Vpmovsxwd_zmm_k1z_ymmm256
62 F27E0B 23 D3, EVEX_Vpmovsdw_xmmm64_k1z_xmm
62 F27E0B 23 50 01, EVEX_Vpmovsdw_xmmm64_k1z_xmm
62 F27E2B 23 D3, EVEX_Vpmovsdw_xmmm128_k1z_ymm
62 F27E2B 23 50 01, EVEX_Vpmovsdw_xmmm128_k1z_ymm
62 F27E4B 23 D3, EVEX_Vpmovsdw_ymmm256_k1z_zmm
62 F27E4B 23 50 01, EVEX_Vpmovsdw_ymmm256_k1z_zmm
66 0F3824 CD, Pmovsxwq_xmm_xmmm32
66 0F3824 08, Pmovsxwq_xmm_xmmm32
C4E279 24 CD, VEX_Vpmovsxwq_xmm_xmmm32
C4E279 24 10, VEX_Vpmovsxwq_xmm_xmmm32
C4E27D 24 CD, VEX_Vpmovsxwq_ymm_xmmm64
C4E27D 24 10, VEX_Vpmovsxwq_ymm_xmmm64
62 F27D08 24 D3, EVEX_Vpmovsxwq_xmm_k1z_xmmm32
62 F27D08 24 50 01, EVEX_Vpmovsxwq_xmm_k1z_xmmm32
62 F27D28 24 D3, EVEX_Vpmovsxwq_ymm_k1z_xmmm64
62 F27D28 24 50 01, EVEX_Vpmovsxwq_ymm_k1z_xmmm64
62 F27D48 24 D3, EVEX_Vpmovsxwq_zmm_k1z_xmmm128
62 F27D48 24 50 01, EVEX_Vpmovsxwq_zmm_k1z_xmmm128
62 F27E0B 24 D3, EVEX_Vpmovsqw_xmmm32_k1z_xmm
62 F27E0B 24 50 01, EVEX_Vpmovsqw_xmmm32_k1z_xmm
62 F27E2B 24 D3, EVEX_Vpmovsqw_xmmm64_k1z_ymm
62 F27E2B 24 50 01, EVEX_Vpmovsqw_xmmm64_k1z_ymm
62 F27E4B 24 D3, EVEX_Vpmovsqw_xmmm128_k1z_zmm
62 F27E4B 24 50 01, EVEX_Vpmovsqw_xmmm128_k1z_zmm
66 0F3825 CD, Pmovsxdq_xmm_xmmm64
66 0F3825 08, Pmovsxdq_xmm_xmmm64
C4E279 25 CD, VEX_Vpmovsxdq_xmm_xmmm64
C4E279 25 10, VEX_Vpmovsxdq_xmm_xmmm64
C4E27D 25 CD, VEX_Vpmovsxdq_ymm_xmmm128
C4E27D 25 10, VEX_Vpmovsxdq_ymm_xmmm128
62 F27D08 25 D3, EVEX_Vpmovsxdq_xmm_k1z_xmmm64
62 F27D08 25 50 01, EVEX_Vpmovsxdq_xmm_k1z_xmmm64
62 F27D28 25 D3, EVEX_Vpmovsxdq_ymm_k1z_xmmm128
62 F27D28 25 50 01, EVEX_Vpmovsxdq_ymm_k1z_xmmm128
62 F27D48 25 D3, EVEX_Vpmovsxdq_zmm_k1z_ymmm256
62 F27D48 25 50 01, EVEX_Vpmovsxdq_zmm_k1z_ymmm256
62 F27E0B 25 D3, EVEX_Vpmovsqd_xmmm64_k1z_xmm
62 F27E0B 25 50 01, EVEX_Vpmovsqd_xmmm64_k1z_xmm
62 F27E2B 25 D3, EVEX_Vpmovsqd_xmmm128_k1z_ymm
62 F27E2B 25 50 01, EVEX_Vpmovsqd_xmmm128_k1z_ymm
62 F27E4B 25 D3, EVEX_Vpmovsqd_ymmm256_k1z_zmm
62 F27E4B 25 50 01, EVEX_Vpmovsqd_ymmm256_k1z_zmm
62 F24D0B 26 D3, EVEX_Vptestmb_kr_k1_xmm_xmmm128
62 F24D0B 26 50 01, EVEX_Vptestmb_kr_k1_xmm_xmmm128
62 F24D2B 26 D3, EVEX_Vptestmb_kr_k1_ymm_ymmm256
62 F24D2B 26 50 01, EVEX_Vptestmb_kr_k1_ymm_ymmm256
62 F24D4B 26 D3, EVEX_Vptestmb_kr_k1_zmm_zmmm512
62 F24D4B 26 50 01, EVEX_Vptestmb_kr_k1_zmm_zmmm512
62 F2CD0B 26 D3, EVEX_Vptestmw_kr_k1_xmm_xmmm128
62 F2CD0B 26 50 01, EVEX_Vptestmw_kr_k1_xmm_xmmm128
62 F2CD2B 26 D3, EVEX_Vptestmw_kr_k1_ymm_ymmm256
62 F2CD2B 26 50 01, EVEX_Vptestmw_kr_k1_ymm_ymmm256
62 F2CD4B 26 D3, EVEX_Vptestmw_kr_k1_zmm_zmmm512
62 F2CD4B 26 50 01, EVEX_Vptestmw_kr_k1_zmm_zmmm512
62 F24E0B 26 D3, EVEX_Vptestnmb_kr_k1_xmm_xmmm128
62 F24E0B 26 50 01, EVEX_Vptestnmb_kr_k1_xmm_xmmm128
62 F24E2B 26 D3, EVEX_Vptestnmb_kr_k1_ymm_ymmm256
62 F24E2B 26 50 01, EVEX_Vptestnmb_kr_k1_ymm_ymmm256
62 F24E4B 26 D3, EVEX_Vptestnmb_kr_k1_zmm_zmmm512
62 F24E4B 26 50 01, EVEX_Vptestnmb_kr_k1_zmm_zmmm512
62 F2CE0B 26 D3, EVEX_Vptestnmw_kr_k1_xmm_xmmm128
62 F2CE0B 26 50 01, EVEX_Vptestnmw_kr_k1_xmm_xmmm128
62 F2CE2B 26 D3, EVEX_Vptestnmw_kr_k1_ymm_ymmm256
62 F2CE2B 26 50 01, EVEX_Vptestnmw_kr_k1_ymm_ymmm256
62 F2CE4B 26 D3, EVEX_Vptestnmw_kr_k1_zmm_zmmm512
62 F2CE4B 26 50 01, EVEX_Vptestnmw_kr_k1_zmm_zmmm512
62 F24D0B 27 D3, EVEX_Vptestmd_kr_k1_xmm_xmmm128b32
62 F24D0B 27 50 01, EVEX_Vptestmd_kr_k1_xmm_xmmm128b32
62 F24D1D 27 50 01, EVEX_Vptestmd_kr_k1_xmm_xmmm128b32
62 F24D2B 27 D3, EVEX_Vptestmd_kr_k1_ymm_ymmm256b32
62 F24D2B 27 50 01, EVEX_Vptestmd_kr_k1_ymm_ymmm256b32
62 F24D3D 27 50 01, EVEX_Vptestmd_kr_k1_ymm_ymmm256b32
62 F24D4B 27 D3, EVEX_Vptestmd_kr_k1_zmm_zmmm512b32
62 F24D4B 27 50 01, EVEX_Vptestmd_kr_k1_zmm_zmmm512b32
62 F24D5D 27 50 01, EVEX_Vptestmd_kr_k1_zmm_zmmm512b32
62 F2CD0B 27 D3, EVEX_Vptestmq_kr_k1_xmm_xmmm128b64
62 F2CD0B 27 50 01, EVEX_Vptestmq_kr_k1_xmm_xmmm128b64
62 F2CD1D 27 50 01, EVEX_Vptestmq_kr_k1_xmm_xmmm128b64
62 F2CD2B 27 D3, EVEX_Vptestmq_kr_k1_ymm_ymmm256b64
62 F2CD2B 27 50 01, EVEX_Vptestmq_kr_k1_ymm_ymmm256b64
62 F2CD3D 27 50 01, EVEX_Vptestmq_kr_k1_ymm_ymmm256b64
62 F2CD4B 27 D3, EVEX_Vptestmq_kr_k1_zmm_zmmm512b64
62 F2CD4B 27 50 01, EVEX_Vptestmq_kr_k1_zmm_zmmm512b64
62 F2CD5D 27 50 01, EVEX_Vptestmq_kr_k1_zmm_zmmm512b64
62 F24E0B 27 D3, EVEX_Vptestnmd_kr_k1_xmm_xmmm128b32
62 F24E0B 27 50 01, EVEX_Vptestnmd_kr_k1_xmm_xmmm128b32
62 F24E1D 27 50 01, EVEX_Vptestnmd_kr_k1_xmm_xmmm128b32
62 F24E2B 27 D3, EVEX_Vptestnmd_kr_k1_ymm_ymmm256b32
62 F24E2B 27 50 01, EVEX_Vptestnmd_kr_k1_ymm_ymmm256b32
62 F24E3D 27 50 01, EVEX_Vptestnmd_kr_k1_ymm_ymmm256b32
62 F24E4B 27 D3, EVEX_Vptestnmd_kr_k1_zmm_zmmm512b32
62 F24E4B 27 50 01, EVEX_Vptestnmd_kr_k1_zmm_zmmm512b32
62 F24E5D 27 50 01, EVEX_Vptestnmd_kr_k1_zmm_zmmm512b32
62 F2CE0B 27 D3, EVEX_Vptestnmq_kr_k1_xmm_xmmm128b64
62 F2CE0B 27 50 01, EVEX_Vptestnmq_kr_k1_xmm_xmmm128b64
62 F2CE1D 27 50 01, EVEX_Vptestnmq_kr_k1_xmm_xmmm128b64
62 F2CE2B 27 D3, EVEX_Vptestnmq_kr_k1_ymm_ymmm256b64
62 F2CE2B 27 50 01, EVEX_Vptestnmq_kr_k1_ymm_ymmm256b64
62 F2CE3D 27 50 01, EVEX_Vptestnmq_kr_k1_ymm_ymmm256b64
62 F2CE4B 27 D3, EVEX_Vptestnmq_kr_k1_zmm_zmmm512b64
62 F2CE4B 27 50 01, EVEX_Vptestnmq_kr_k1_zmm_zmmm512b64
62 F2CE5D 27 50 01, EVEX_Vptestnmq_kr_k1_zmm_zmmm512b64
66 0F3828 CD, Pmuldq_xmm_xmmm128
66 0F3828 08, Pmuldq_xmm_xmmm128
C4E249 28 D3, VEX_Vpmuldq_xmm_xmm_xmmm128
C4E249 28 10, VEX_Vpmuldq_xmm_xmm_xmmm128
C4E24D 28 D3, VEX_Vpmuldq_ymm_ymm_ymmm256
C4E24D 28 10, VEX_Vpmuldq_ymm_ymm_ymmm256
62 F2CD8B 28 D3, EVEX_Vpmuldq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 28 50 01, EVEX_Vpmuldq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 28 50 01, EVEX_Vpmuldq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 28 D3, EVEX_Vpmuldq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 28 50 01, EVEX_Vpmuldq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 28 50 01, EVEX_Vpmuldq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 28 D3, EVEX_Vpmuldq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 28 50 01, EVEX_Vpmuldq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 28 50 01, EVEX_Vpmuldq_zmm_k1z_zmm_zmmm512b64
62 F27E08 28 D3, EVEX_Vpmovm2b_xmm_kr
62 F27E28 28 D3, EVEX_Vpmovm2b_ymm_kr
62 F27E48 28 D3, EVEX_Vpmovm2b_zmm_kr
62 F2FE08 28 D3, EVEX_Vpmovm2w_xmm_kr
62 F2FE28 28 D3, EVEX_Vpmovm2w_ymm_kr
62 F2FE48 28 D3, EVEX_Vpmovm2w_zmm_kr
66 0F3829 CD, Pcmpeqq_xmm_xmmm128
66 0F3829 08, Pcmpeqq_xmm_xmmm128
C4E249 29 D3, VEX_Vpcmpeqq_xmm_xmm_xmmm128
C4E249 29 10, VEX_Vpcmpeqq_xmm_xmm_xmmm128
C4E24D 29 D3, VEX_Vpcmpeqq_ymm_ymm_ymmm256
C4E24D 29 10, VEX_Vpcmpeqq_ymm_ymm_ymmm256
62 F2CD0B 29 D3, EVEX_Vpcmpeqq_kr_k1_xmm_xmmm128b64
62 F2CD08 29 50 01, EVEX_Vpcmpeqq_kr_k1_xmm_xmmm128b64
62 F2CD1D 29 50 01, EVEX_Vpcmpeqq_kr_k1_xmm_xmmm128b64
62 F2CD2B 29 D3, EVEX_Vpcmpeqq_kr_k1_ymm_ymmm256b64
62 F2CD28 29 50 01, EVEX_Vpcmpeqq_kr_k1_ymm_ymmm256b64
62 F2CD3D 29 50 01, EVEX_Vpcmpeqq_kr_k1_ymm_ymmm256b64
62 F2CD4B 29 D3, EVEX_Vpcmpeqq_kr_k1_zmm_zmmm512b64
62 F2CD48 29 50 01, EVEX_Vpcmpeqq_kr_k1_zmm_zmmm512b64
62 F2CD5D 29 50 01, EVEX_Vpcmpeqq_kr_k1_zmm_zmmm512b64
62 F27E08 29 D3, EVEX_Vpmovb2m_kr_xmm
62 F27E28 29 D3, EVEX_Vpmovb2m_kr_ymm
62 F27E48 29 D3, EVEX_Vpmovb2m_kr_zmm
62 F2FE08 29 D3, EVEX_Vpmovw2m_kr_xmm
62 F2FE28 29 D3, EVEX_Vpmovw2m_kr_ymm
62 F2FE48 29 D3, EVEX_Vpmovw2m_kr_zmm
66 0F382A 08, Movntdqa_xmm_m128
C4E279 2A 10, VEX_Vmovntdqa_xmm_m128
C4E27D 2A 10, VEX_Vmovntdqa_ymm_m256
62 F27D08 2A 50 01, EVEX_Vmovntdqa_xmm_m128
62 F27D28 2A 50 01, EVEX_Vmovntdqa_ymm_m256
62 F27D48 2A 50 01, EVEX_Vmovntdqa_zmm_m512
62 F2FE08 2A D3, EVEX_Vpbroadcastmb2q_xmm_kr
62 F2FE28 2A D3, EVEX_Vpbroadcastmb2q_ymm_kr
62 F2FE48 2A D3, EVEX_Vpbroadcastmb2q_zmm_kr
66 0F382B CD, Packusdw_xmm_xmmm128
66 0F382B 08, Packusdw_xmm_xmmm128
C4E249 2B D3, VEX_Vpackusdw_xmm_xmm_xmmm128
C4E249 2B 10, VEX_Vpackusdw_xmm_xmm_xmmm128
C4E24D 2B D3, VEX_Vpackusdw_ymm_ymm_ymmm256
C4E24D 2B 10, VEX_Vpackusdw_ymm_ymm_ymmm256
62 F24D8B 2B D3, EVEX_Vpackusdw_xmm_k1z_xmm_xmmm128b32
62 F24D0B 2B 50 01, EVEX_Vpackusdw_xmm_k1z_xmm_xmmm128b32
62 F24D9D 2B 50 01, EVEX_Vpackusdw_xmm_k1z_xmm_xmmm128b32
62 F24DAB 2B D3, EVEX_Vpackusdw_ymm_k1z_ymm_ymmm256b32
62 F24D2B 2B 50 01, EVEX_Vpackusdw_ymm_k1z_ymm_ymmm256b32
62 F24DBD 2B 50 01, EVEX_Vpackusdw_ymm_k1z_ymm_ymmm256b32
62 F24DCB 2B D3, EVEX_Vpackusdw_zmm_k1z_zmm_zmmm512b32
62 F24D4B 2B 50 01, EVEX_Vpackusdw_zmm_k1z_zmm_zmmm512b32
62 F24DDD 2B 50 01, EVEX_Vpackusdw_zmm_k1z_zmm_zmmm512b32
C4E249 2C 10, VEX_Vmaskmovps_xmm_xmm_m128
C4E24D 2C 10, VEX_Vmaskmovps_ymm_ymm_m256
62 F24D8B 2C D3, EVEX_Vscalefps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 2C 50 01, EVEX_Vscalefps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 2C 50 01, EVEX_Vscalefps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 2C D3, EVEX_Vscalefps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 2C 50 01, EVEX_Vscalefps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 2C 50 01, EVEX_Vscalefps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 2C D3, EVEX_Vscalefps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 2C 50 01, EVEX_Vscalefps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 2C 50 01, EVEX_Vscalefps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 2C D3, EVEX_Vscalefpd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 2C 50 01, EVEX_Vscalefpd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 2C 50 01, EVEX_Vscalefpd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 2C D3, EVEX_Vscalefpd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 2C 50 01, EVEX_Vscalefpd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 2C 50 01, EVEX_Vscalefpd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 2C D3, EVEX_Vscalefpd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 2C 50 01, EVEX_Vscalefpd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 2C 50 01, EVEX_Vscalefpd_zmm_k1z_zmm_zmmm512b64_er
C4E249 2D 10, VEX_Vmaskmovpd_xmm_xmm_m128
C4E24D 2D 10, VEX_Vmaskmovpd_ymm_ymm_m256
62 F24D0B 2D D3, EVEX_Vscalefss_xmm_k1z_xmm_xmmm32_er
62 F24D0B 2D 50 01, EVEX_Vscalefss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B 2D D3, EVEX_Vscalefsd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B 2D 50 01, EVEX_Vscalefsd_xmm_k1z_xmm_xmmm64_er
C4E249 2E 10, VEX_Vmaskmovps_m128_xmm_xmm
C4E24D 2E 10, VEX_Vmaskmovps_m256_ymm_ymm
C4E249 2F 10, VEX_Vmaskmovpd_m128_xmm_xmm
C4E24D 2F 10, VEX_Vmaskmovpd_m256_ymm_ymm
66 0F3830 CD, Pmovzxbw_xmm_xmmm64
66 0F3830 08, Pmovzxbw_xmm_xmmm64
C4E279 30 CD, VEX_Vpmovzxbw_xmm_xmmm64
C4E279 30 10, VEX_Vpmovzxbw_xmm_xmmm64
C4E27D 30 CD, VEX_Vpmovzxbw_ymm_xmmm128
C4E27D 30 10, VEX_Vpmovzxbw_ymm_xmmm128
62 F27D08 30 D3, EVEX_Vpmovzxbw_xmm_k1z_xmmm64
62 F27D08 30 50 01, EVEX_Vpmovzxbw_xmm_k1z_xmmm64
62 F27D28 30 D3, EVEX_Vpmovzxbw_ymm_k1z_xmmm128
62 F27D28 30 50 01, EVEX_Vpmovzxbw_ymm_k1z_xmmm128
62 F27D48 30 D3, EVEX_Vpmovzxbw_zmm_k1z_ymmm256
62 F27D48 30 50 01, EVEX_Vpmovzxbw_zmm_k1z_ymmm256
62 F27E0B 30 D3, EVEX_Vpmovwb_xmmm64_k1z_xmm
62 F27E0B 30 50 01, EVEX_Vpmovwb_xmmm64_k1z_xmm
62 F27E2B 30 D3, EVEX_Vpmovwb_xmmm128_k1z_ymm
62 F27E2B 30 50 01, EVEX_Vpmovwb_xmmm128_k1z_ymm
62 F27E4B 30 D3, EVEX_Vpmovwb_ymmm256_k1z_zmm
62 F27E4B 30 50 01, EVEX_Vpmovwb_ymmm256_k1z_zmm
66 0F3831 CD, Pmovzxbd_xmm_xmmm32
66 0F3831 08, Pmovzxbd_xmm_xmmm32
C4E279 31 CD, VEX_Vpmovzxbd_xmm_xmmm32
C4E279 31 10, VEX_Vpmovzxbd_xmm_xmmm32
C4E27D 31 CD, VEX_Vpmovzxbd_ymm_xmmm64
C4E27D 31 10, VEX_Vpmovzxbd_ymm_xmmm64
62 F27D08 31 D3, EVEX_Vpmovzxbd_xmm_k1z_xmmm32
62 F27D08 31 50 01, EVEX_Vpmovzxbd_xmm_k1z_xmmm32
62 F27D28 31 D3, EVEX_Vpmovzxbd_ymm_k1z_xmmm64
62 F27D28 31 50 01, EVEX_Vpmovzxbd_ymm_k1z_xmmm64
62 F27D48 31 D3, EVEX_Vpmovzxbd_zmm_k1z_xmmm128
62 F27D48 31 50 01, EVEX_Vpmovzxbd_zmm_k1z_xmmm128
62 F27E0B 31 D3, EVEX_Vpmovdb_xmmm32_k1z_xmm
62 F27E0B 31 50 01, EVEX_Vpmovdb_xmmm32_k1z_xmm
62 F27E2B 31 D3, EVEX_Vpmovdb_xmmm64_k1z_ymm
62 F27E2B 31 50 01, EVEX_Vpmovdb_xmmm64_k1z_ymm
62 F27E4B 31 D3, EVEX_Vpmovdb_xmmm128_k1z_zmm
62 F27E4B 31 50 01, EVEX_Vpmovdb_xmmm128_k1z_zmm
66 0F3832 CD, Pmovzxbq_xmm_xmmm16
66 0F3832 08, Pmovzxbq_xmm_xmmm16
C4E279 32 CD, VEX_Vpmovzxbq_xmm_xmmm16
C4E279 32 10, VEX_Vpmovzxbq_xmm_xmmm16
C4E27D 32 CD, VEX_Vpmovzxbq_ymm_xmmm32
C4E27D 32 10, VEX_Vpmovzxbq_ymm_xmmm32
62 F27D08 32 D3, EVEX_Vpmovzxbq_xmm_k1z_xmmm16
62 F27D08 32 50 01, EVEX_Vpmovzxbq_xmm_k1z_xmmm16
62 F27D28 32 D3, EVEX_Vpmovzxbq_ymm_k1z_xmmm32
62 F27D28 32 50 01, EVEX_Vpmovzxbq_ymm_k1z_xmmm32
62 F27D48 32 D3, EVEX_Vpmovzxbq_zmm_k1z_xmmm64
62 F27D48 32 50 01, EVEX_Vpmovzxbq_zmm_k1z_xmmm64
62 F27E0B 32 D3, EVEX_Vpmovqb_xmmm16_k1z_xmm
62 F27E0B 32 50 01, EVEX_Vpmovqb_xmmm16_k1z_xmm
62 F27E2B 32 D3, EVEX_Vpmovqb_xmmm32_k1z_ymm
62 F27E2B 32 50 01, EVEX_Vpmovqb_xmmm32_k1z_ymm
62 F27E4B 32 D3, EVEX_Vpmovqb_xmmm64_k1z_zmm
62 F27E4B 32 50 01, EVEX_Vpmovqb_xmmm64_k1z_zmm
66 0F3833 CD, Pmovzxwd_xmm_xmmm64
66 0F3833 08, Pmovzxwd_xmm_xmmm64
C4E279 33 CD, VEX_Vpmovzxwd_xmm_xmmm64
C4E279 33 10, VEX_Vpmovzxwd_xmm_xmmm64
C4E27D 33 CD, VEX_Vpmovzxwd_ymm_xmmm128
C4E27D 33 10, VEX_Vpmovzxwd_ymm_xmmm128
62 F27D08 33 D3, EVEX_Vpmovzxwd_xmm_k1z_xmmm64
62 F27D08 33 50 01, EVEX_Vpmovzxwd_xmm_k1z_xmmm64
62 F27D28 33 D3, EVEX_Vpmovzxwd_ymm_k1z_xmmm128
62 F27D28 33 50 01, EVEX_Vpmovzxwd_ymm_k1z_xmmm128
62 F27D48 33 D3, EVEX_Vpmovzxwd_zmm_k1z_ymmm256
62 F27D48 33 50 01, EVEX_Vpmovzxwd_zmm_k1z_ymmm256
62 F27E0B 33 D3, EVEX_Vpmovdw_xmmm64_k1z_xmm
62 F27E0B 33 50 01, EVEX_Vpmovdw_xmmm64_k1z_xmm
62 F27E2B 33 D3, EVEX_Vpmovdw_xmmm128_k1z_ymm
62 F27E2B 33 50 01, EVEX_Vpmovdw_xmmm128_k1z_ymm
62 F27E4B 33 D3, EVEX_Vpmovdw_ymmm256_k1z_zmm
62 F27E4B 33 50 01, EVEX_Vpmovdw_ymmm256_k1z_zmm
66 0F3834 CD, Pmovzxwq_xmm_xmmm32
66 0F3834 08, Pmovzxwq_xmm_xmmm32
C4E279 34 CD, VEX_Vpmovzxwq_xmm_xmmm32
C4E279 34 10, VEX_Vpmovzxwq_xmm_xmmm32
C4E27D 34 CD, VEX_Vpmovzxwq_ymm_xmmm64
C4E27D 34 10, VEX_Vpmovzxwq_ymm_xmmm64
62 F27D08 34 D3, EVEX_Vpmovzxwq_xmm_k1z_xmmm32
62 F27D08 34 50 01, EVEX_Vpmovzxwq_xmm_k1z_xmmm32
62 F27D28 34 D3, EVEX_Vpmovzxwq_ymm_k1z_xmmm64
62 F27D28 34 50 01, EVEX_Vpmovzxwq_ymm_k1z_xmmm64
62 F27D48 34 D3, EVEX_Vpmovzxwq_zmm_k1z_xmmm128
62 F27D48 34 50 01, EVEX_Vpmovzxwq_zmm_k1z_xmmm128
62 F27E0B 34 D3, EVEX_Vpmovqw_xmmm32_k1z_xmm
62 F27E0B 34 50 01, EVEX_Vpmovqw_xmmm32_k1z_xmm
62 F27E2B 34 D3, EVEX_Vpmovqw_xmmm64_k1z_ymm
62 F27E2B 34 50 01, EVEX_Vpmovqw_xmmm64_k1z_ymm
62 F27E4B 34 D3, EVEX_Vpmovqw_xmmm128_k1z_zmm
62 F27E4B 34 50 01, EVEX_Vpmovqw_xmmm128_k1z_zmm
66 0F3835 CD, Pmovzxdq_xmm_xmmm64
66 0F3835 08, Pmovzxdq_xmm_xmmm64
C4E279 35 CD, VEX_Vpmovzxdq_xmm_xmmm64
C4E279 35 10, VEX_Vpmovzxdq_xmm_xmmm64
C4E27D 35 CD, VEX_Vpmovzxdq_ymm_xmmm128
C4E27D 35 10, VEX_Vpmovzxdq_ymm_xmmm128
62 F27D08 35 D3, EVEX_Vpmovzxdq_xmm_k1z_xmmm64
62 F27D08 35 50 01, EVEX_Vpmovzxdq_xmm_k1z_xmmm64
62 F27D28 35 D3, EVEX_Vpmovzxdq_ymm_k1z_xmmm128
62 F27D28 35 50 01, EVEX_Vpmovzxdq_ymm_k1z_xmmm128
62 F27D48 35 D3, EVEX_Vpmovzxdq_zmm_k1z_ymmm256
62 F27D48 35 50 01, EVEX_Vpmovzxdq_zmm_k1z_ymmm256
62 F27E0B 35 D3, EVEX_Vpmovqd_xmmm64_k1z_xmm
62 F27E0B 35 50 01, EVEX_Vpmovqd_xmmm64_k1z_xmm
62 F27E2B 35 D3, EVEX_Vpmovqd_xmmm128_k1z_ymm
62 F27E2B 35 50 01, EVEX_Vpmovqd_xmmm128_k1z_ymm
62 F27E4B 35 D3, EVEX_Vpmovqd_ymmm256_k1z_zmm
62 F27E4B 35 50 01, EVEX_Vpmovqd_ymmm256_k1z_zmm
C4E24D 36 D3, VEX_Vpermd_ymm_ymm_ymmm256
C4E24D 36 10, VEX_Vpermd_ymm_ymm_ymmm256
62 F24DAB 36 D3, EVEX_Vpermd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 36 50 01, EVEX_Vpermd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 36 50 01, EVEX_Vpermd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 36 D3, EVEX_Vpermd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 36 50 01, EVEX_Vpermd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 36 50 01, EVEX_Vpermd_zmm_k1z_zmm_zmmm512b32
62 F2CDAB 36 D3, EVEX_Vpermq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 36 50 01, EVEX_Vpermq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 36 50 01, EVEX_Vpermq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 36 D3, EVEX_Vpermq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 36 50 01, EVEX_Vpermq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 36 50 01, EVEX_Vpermq_zmm_k1z_zmm_zmmm512b64
66 0F3837 CD, Pcmpgtq_xmm_xmmm128
66 0F3837 08, Pcmpgtq_xmm_xmmm128
C4E249 37 D3, VEX_Vpcmpgtq_xmm_xmm_xmmm128
C4E249 37 10, VEX_Vpcmpgtq_xmm_xmm_xmmm128
C4E24D 37 D3, VEX_Vpcmpgtq_ymm_ymm_ymmm256
C4E24D 37 10, VEX_Vpcmpgtq_ymm_ymm_ymmm256
62 F2CD0B 37 D3, EVEX_Vpcmpgtq_kr_k1_xmm_xmmm128b64
62 F2CD08 37 50 01, EVEX_Vpcmpgtq_kr_k1_xmm_xmmm128b64
62 F2CD1D 37 50 01, EVEX_Vpcmpgtq_kr_k1_xmm_xmmm128b64
62 F2CD2B 37 D3, EVEX_Vpcmpgtq_kr_k1_ymm_ymmm256b64
62 F2CD28 37 50 01, EVEX_Vpcmpgtq_kr_k1_ymm_ymmm256b64
62 F2CD3D 37 50 01, EVEX_Vpcmpgtq_kr_k1_ymm_ymmm256b64
62 F2CD4B 37 D3, EVEX_Vpcmpgtq_kr_k1_zmm_zmmm512b64
62 F2CD48 37 50 01, EVEX_Vpcmpgtq_kr_k1_zmm_zmmm512b64
62 F2CD5D 37 50 01, EVEX_Vpcmpgtq_kr_k1_zmm_zmmm512b64
66 0F3838 CD, Pminsb_xmm_xmmm128
66 0F3838 08, Pminsb_xmm_xmmm128
C4E249 38 D3, VEX_Vpminsb_xmm_xmm_xmmm128
C4E249 38 10, VEX_Vpminsb_xmm_xmm_xmmm128
C4E24D 38 D3, VEX_Vpminsb_ymm_ymm_ymmm256
C4E24D 38 10, VEX_Vpminsb_ymm_ymm_ymmm256
62 F24D0B 38 D3, EVEX_Vpminsb_xmm_k1z_xmm_xmmm128
62 F24D0B 38 50 01, EVEX_Vpminsb_xmm_k1z_xmm_xmmm128
62 F24D2B 38 D3, EVEX_Vpminsb_ymm_k1z_ymm_ymmm256
62 F24D2B 38 50 01, EVEX_Vpminsb_ymm_k1z_ymm_ymmm256
62 F24D4B 38 D3, EVEX_Vpminsb_zmm_k1z_zmm_zmmm512
62 F24D4B 38 50 01, EVEX_Vpminsb_zmm_k1z_zmm_zmmm512
62 F27E08 38 D3, EVEX_Vpmovm2d_xmm_kr
62 F27E28 38 D3, EVEX_Vpmovm2d_ymm_kr
62 F27E48 38 D3, EVEX_Vpmovm2d_zmm_kr
62 F2FE08 38 D3, EVEX_Vpmovm2q_xmm_kr
62 F2FE28 38 D3, EVEX_Vpmovm2q_ymm_kr
62 F2FE48 38 D3, EVEX_Vpmovm2q_zmm_kr
66 0F3839 CD, Pminsd_xmm_xmmm128
66 0F3839 08, Pminsd_xmm_xmmm128
C4E249 39 D3, VEX_Vpminsd_xmm_xmm_xmmm128
C4E249 39 10, VEX_Vpminsd_xmm_xmm_xmmm128
C4E24D 39 D3, VEX_Vpminsd_ymm_ymm_ymmm256
C4E24D 39 10, VEX_Vpminsd_ymm_ymm_ymmm256
62 F24D8B 39 D3, EVEX_Vpminsd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 39 50 01, EVEX_Vpminsd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 39 50 01, EVEX_Vpminsd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 39 D3, EVEX_Vpminsd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 39 50 01, EVEX_Vpminsd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 39 50 01, EVEX_Vpminsd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 39 D3, EVEX_Vpminsd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 39 50 01, EVEX_Vpminsd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 39 50 01, EVEX_Vpminsd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 39 D3, EVEX_Vpminsq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 39 50 01, EVEX_Vpminsq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 39 50 01, EVEX_Vpminsq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 39 D3, EVEX_Vpminsq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 39 50 01, EVEX_Vpminsq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 39 50 01, EVEX_Vpminsq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 39 D3, EVEX_Vpminsq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 39 50 01, EVEX_Vpminsq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 39 50 01, EVEX_Vpminsq_zmm_k1z_zmm_zmmm512b64
62 F27E08 39 D3, EVEX_Vpmovd2m_kr_xmm
62 F27E28 39 D3, EVEX_Vpmovd2m_kr_ymm
62 F27E48 39 D3, EVEX_Vpmovd2m_kr_zmm
62 F2FE08 39 D3, EVEX_Vpmovq2m_kr_xmm
62 F2FE28 39 D3, EVEX_Vpmovq2m_kr_ymm
62 F2FE48 39 D3, EVEX_Vpmovq2m_kr_zmm
66 0F383A CD, Pminuw_xmm_xmmm128
66 0F383A 08, Pminuw_xmm_xmmm128
C4E249 3A D3, VEX_Vpminuw_xmm_xmm_xmmm128
C4E249 3A 10, VEX_Vpminuw_xmm_xmm_xmmm128
C4E24D 3A D3, VEX_Vpminuw_ymm_ymm_ymmm256
C4E24D 3A 10, VEX_Vpminuw_ymm_ymm_ymmm256
62 F24D0B 3A D3, EVEX_Vpminuw_xmm_k1z_xmm_xmmm128
62 F24D0B 3A 50 01, EVEX_Vpminuw_xmm_k1z_xmm_xmmm128
62 F24D2B 3A D3, EVEX_Vpminuw_ymm_k1z_ymm_ymmm256
62 F24D2B 3A 50 01, EVEX_Vpminuw_ymm_k1z_ymm_ymmm256
62 F24D4B 3A D3, EVEX_Vpminuw_zmm_k1z_zmm_zmmm512
62 F24D4B 3A 50 01, EVEX_Vpminuw_zmm_k1z_zmm_zmmm512
62 F27E08 3A D3, EVEX_Vpbroadcastmw2d_xmm_kr
62 F27E28 3A D3, EVEX_Vpbroadcastmw2d_ymm_kr
62 F27E48 3A D3, EVEX_Vpbroadcastmw2d_zmm_kr
66 0F383B CD, Pminud_xmm_xmmm128
66 0F383B 08, Pminud_xmm_xmmm128
C4E249 3B D3, VEX_Vpminud_xmm_xmm_xmmm128
C4E249 3B 10, VEX_Vpminud_xmm_xmm_xmmm128
C4E24D 3B D3, VEX_Vpminud_ymm_ymm_ymmm256
C4E24D 3B 10, VEX_Vpminud_ymm_ymm_ymmm256
62 F24D8B 3B D3, EVEX_Vpminud_xmm_k1z_xmm_xmmm128b32
62 F24D0B 3B 50 01, EVEX_Vpminud_xmm_k1z_xmm_xmmm128b32
62 F24D9D 3B 50 01, EVEX_Vpminud_xmm_k1z_xmm_xmmm128b32
62 F24DAB 3B D3, EVEX_Vpminud_ymm_k1z_ymm_ymmm256b32
62 F24D2B 3B 50 01, EVEX_Vpminud_ymm_k1z_ymm_ymmm256b32
62 F24DBD 3B 50 01, EVEX_Vpminud_ymm_k1z_ymm_ymmm256b32
62 F24DCB 3B D3, EVEX_Vpminud_zmm_k1z_zmm_zmmm512b32
62 F24D4B 3B 50 01, EVEX_Vpminud_zmm_k1z_zmm_zmmm512b32
62 F24DDD 3B 50 01, EVEX_Vpminud_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 3B D3, EVEX_Vpminuq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 3B 50 01, EVEX_Vpminuq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 3B 50 01, EVEX_Vpminuq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 3B D3, EVEX_Vpminuq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 3B 50 01, EVEX_Vpminuq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 3B 50 01, EVEX_Vpminuq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 3B D3, EVEX_Vpminuq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 3B 50 01, EVEX_Vpminuq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 3B 50 01, EVEX_Vpminuq_zmm_k1z_zmm_zmmm512b64
66 0F383C CD, Pmaxsb_xmm_xmmm128
66 0F383C 08, Pmaxsb_xmm_xmmm128
C4E249 3C D3, VEX_Vpmaxsb_xmm_xmm_xmmm128
C4E249 3C 10, VEX_Vpmaxsb_xmm_xmm_xmmm128
C4E24D 3C D3, VEX_Vpmaxsb_ymm_ymm_ymmm256
C4E24D 3C 10, VEX_Vpmaxsb_ymm_ymm_ymmm256
62 F24D0B 3C D3, EVEX_Vpmaxsb_xmm_k1z_xmm_xmmm128
62 F24D0B 3C 50 01, EVEX_Vpmaxsb_xmm_k1z_xmm_xmmm128
62 F24D2B 3C D3, EVEX_Vpmaxsb_ymm_k1z_ymm_ymmm256
62 F24D2B 3C 50 01, EVEX_Vpmaxsb_ymm_k1z_ymm_ymmm256
62 F24D4B 3C D3, EVEX_Vpmaxsb_zmm_k1z_zmm_zmmm512
62 F24D4B 3C 50 01, EVEX_Vpmaxsb_zmm_k1z_zmm_zmmm512
66 0F383D CD, Pmaxsd_xmm_xmmm128
66 0F383D 08, Pmaxsd_xmm_xmmm128
C4E249 3D D3, VEX_Vpmaxsd_xmm_xmm_xmmm128
C4E249 3D 10, VEX_Vpmaxsd_xmm_xmm_xmmm128
C4E24D 3D D3, VEX_Vpmaxsd_ymm_ymm_ymmm256
C4E24D 3D 10, VEX_Vpmaxsd_ymm_ymm_ymmm256
62 F24D8B 3D D3, EVEX_Vpmaxsd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 3D 50 01, EVEX_Vpmaxsd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 3D 50 01, EVEX_Vpmaxsd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 3D D3, EVEX_Vpmaxsd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 3D 50 01, EVEX_Vpmaxsd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 3D 50 01, EVEX_Vpmaxsd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 3D D3, EVEX_Vpmaxsd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 3D 50 01, EVEX_Vpmaxsd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 3D 50 01, EVEX_Vpmaxsd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 3D D3, EVEX_Vpmaxsq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 3D 50 01, EVEX_Vpmaxsq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 3D 50 01, EVEX_Vpmaxsq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 3D D3, EVEX_Vpmaxsq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 3D 50 01, EVEX_Vpmaxsq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 3D 50 01, EVEX_Vpmaxsq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 3D D3, EVEX_Vpmaxsq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 3D 50 01, EVEX_Vpmaxsq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 3D 50 01, EVEX_Vpmaxsq_zmm_k1z_zmm_zmmm512b64
66 0F383E CD, Pmaxuw_xmm_xmmm128
66 0F383E 08, Pmaxuw_xmm_xmmm128
C4E249 3E D3, VEX_Vpmaxuw_xmm_xmm_xmmm128
C4E249 3E 10, VEX_Vpmaxuw_xmm_xmm_xmmm128
C4E24D 3E D3, VEX_Vpmaxuw_ymm_ymm_ymmm256
C4E24D 3E 10, VEX_Vpmaxuw_ymm_ymm_ymmm256
62 F24D0B 3E D3, EVEX_Vpmaxuw_xmm_k1z_xmm_xmmm128
62 F24D0B 3E 50 01, EVEX_Vpmaxuw_xmm_k1z_xmm_xmmm128
62 F24D2B 3E D3, EVEX_Vpmaxuw_ymm_k1z_ymm_ymmm256
62 F24D2B 3E 50 01, EVEX_Vpmaxuw_ymm_k1z_ymm_ymmm256
62 F24D4B 3E D3, EVEX_Vpmaxuw_zmm_k1z_zmm_zmmm512
62 F24D4B 3E 50 01, EVEX_Vpmaxuw_zmm_k1z_zmm_zmmm512
66 0F383F CD, Pmaxud_xmm_xmmm128
66 0F383F 08, Pmaxud_xmm_xmmm128
C4E249 3F D3, VEX_Vpmaxud_xmm_xmm_xmmm128
C4E249 3F 10, VEX_Vpmaxud_xmm_xmm_xmmm128
C4E24D 3F D3, VEX_Vpmaxud_ymm_ymm_ymmm256
C4E24D 3F 10, VEX_Vpmaxud_ymm_ymm_ymmm256
62 F24D8B 3F D3, EVEX_Vpmaxud_xmm_k1z_xmm_xmmm128b32
62 F24D0B 3F 50 01, EVEX_Vpmaxud_xmm_k1z_xmm_xmmm128b32
62 F24D9D 3F 50 01, EVEX_Vpmaxud_xmm_k1z_xmm_xmmm128b32
62 F24DAB 3F D3, EVEX_Vpmaxud_ymm_k1z_ymm_ymmm256b32
62 F24D2B 3F 50 01, EVEX_Vpmaxud_ymm_k1z_ymm_ymmm256b32
62 F24DBD 3F 50 01, EVEX_Vpmaxud_ymm_k1z_ymm_ymmm256b32
62 F24DCB 3F D3, EVEX_Vpmaxud_zmm_k1z_zmm_zmmm512b32
62 F24D4B 3F 50 01, EVEX_Vpmaxud_zmm_k1z_zmm_zmmm512b32
62 F24DDD 3F 50 01, EVEX_Vpmaxud_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 3F D3, EVEX_Vpmaxuq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 3F 50 01, EVEX_Vpmaxuq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 3F 50 01, EVEX_Vpmaxuq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 3F D3, EVEX_Vpmaxuq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 3F 50 01, EVEX_Vpmaxuq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 3F 50 01, EVEX_Vpmaxuq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 3F D3, EVEX_Vpmaxuq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 3F 50 01, EVEX_Vpmaxuq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 3F 50 01, EVEX_Vpmaxuq_zmm_k1z_zmm_zmmm512b64
66 0F3840 CD, Pmulld_xmm_xmmm128
66 0F3840 08, Pmulld_xmm_xmmm128
C4E249 40 D3, VEX_Vpmulld_xmm_xmm_xmmm128
C4E249 40 10, VEX_Vpmulld_xmm_xmm_xmmm128
C4E24D 40 D3, VEX_Vpmulld_ymm_ymm_ymmm256
C4E24D 40 10, VEX_Vpmulld_ymm_ymm_ymmm256
62 F24D8B 40 D3, EVEX_Vpmulld_xmm_k1z_xmm_xmmm128b32
62 F24D0B 40 50 01, EVEX_Vpmulld_xmm_k1z_xmm_xmmm128b32
62 F24D9D 40 50 01, EVEX_Vpmulld_xmm_k1z_xmm_xmmm128b32
62 F24DAB 40 D3, EVEX_Vpmulld_ymm_k1z_ymm_ymmm256b32
62 F24D2B 40 50 01, EVEX_Vpmulld_ymm_k1z_ymm_ymmm256b32
62 F24DBD 40 50 01, EVEX_Vpmulld_ymm_k1z_ymm_ymmm256b32
62 F24DCB 40 D3, EVEX_Vpmulld_zmm_k1z_zmm_zmmm512b32
62 F24D4B 40 50 01, EVEX_Vpmulld_zmm_k1z_zmm_zmmm512b32
62 F24DDD 40 50 01, EVEX_Vpmulld_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 40 D3, EVEX_Vpmullq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 40 50 01, EVEX_Vpmullq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 40 50 01, EVEX_Vpmullq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 40 D3, EVEX_Vpmullq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 40 50 01, EVEX_Vpmullq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 40 50 01, EVEX_Vpmullq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 40 D3, EVEX_Vpmullq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 40 50 01, EVEX_Vpmullq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 40 50 01, EVEX_Vpmullq_zmm_k1z_zmm_zmmm512b64
66 0F3841 CD, Phminposuw_xmm_xmmm128
66 0F3841 08, Phminposuw_xmm_xmmm128
C4E279 41 CD, VEX_Vphminposuw_xmm_xmmm128
C4E279 41 10, VEX_Vphminposuw_xmm_xmmm128
62 F27D0B 42 D3, EVEX_Vgetexpps_xmm_k1z_xmmm128b32
62 F27D08 42 50 01, EVEX_Vgetexpps_xmm_k1z_xmmm128b32
62 F27D9B 42 50 01, EVEX_Vgetexpps_xmm_k1z_xmmm128b32
62 F27D2B 42 D3, EVEX_Vgetexpps_ymm_k1z_ymmm256b32
62 F27D28 42 50 01, EVEX_Vgetexpps_ymm_k1z_ymmm256b32
62 F27DBB 42 50 01, EVEX_Vgetexpps_ymm_k1z_ymmm256b32
62 F27D4B 42 D3, EVEX_Vgetexpps_zmm_k1z_zmmm512b32_sae
62 F27D48 42 50 01, EVEX_Vgetexpps_zmm_k1z_zmmm512b32_sae
62 F27DDB 42 50 01, EVEX_Vgetexpps_zmm_k1z_zmmm512b32_sae
62 F2FD0B 42 D3, EVEX_Vgetexppd_xmm_k1z_xmmm128b64
62 F2FD08 42 50 01, EVEX_Vgetexppd_xmm_k1z_xmmm128b64
62 F2FD9B 42 50 01, EVEX_Vgetexppd_xmm_k1z_xmmm128b64
62 F2FD2B 42 D3, EVEX_Vgetexppd_ymm_k1z_ymmm256b64
62 F2FD28 42 50 01, EVEX_Vgetexppd_ymm_k1z_ymmm256b64
62 F2FDBB 42 50 01, EVEX_Vgetexppd_ymm_k1z_ymmm256b64
62 F2FD4B 42 D3, EVEX_Vgetexppd_zmm_k1z_zmmm512b64_sae
62 F2FD48 42 50 01, EVEX_Vgetexppd_zmm_k1z_zmmm512b64_sae
62 F2FDDB 42 50 01, EVEX_Vgetexppd_zmm_k1z_zmmm512b64_sae
62 F24D0B 43 D3, EVEX_Vgetexpss_xmm_k1z_xmm_xmmm32_sae
62 F24D0B 43 50 01, EVEX_Vgetexpss_xmm_k1z_xmm_xmmm32_sae
62 F2CD8B 43 D3, EVEX_Vgetexpsd_xmm_k1z_xmm_xmmm64_sae
62 F2CD0B 43 50 01, EVEX_Vgetexpsd_xmm_k1z_xmm_xmmm64_sae
62 F27D8B 44 D3, EVEX_Vplzcntd_xmm_k1z_xmmm128b32
62 F27D0B 44 50 01, EVEX_Vplzcntd_xmm_k1z_xmmm128b32
62 F27D9D 44 50 01, EVEX_Vplzcntd_xmm_k1z_xmmm128b32
62 F27DAB 44 D3, EVEX_Vplzcntd_ymm_k1z_ymmm256b32
62 F27D2B 44 50 01, EVEX_Vplzcntd_ymm_k1z_ymmm256b32
62 F27DBD 44 50 01, EVEX_Vplzcntd_ymm_k1z_ymmm256b32
62 F27DCB 44 D3, EVEX_Vplzcntd_zmm_k1z_zmmm512b32
62 F27D4B 44 50 01, EVEX_Vplzcntd_zmm_k1z_zmmm512b32
62 F27DDD 44 50 01, EVEX_Vplzcntd_zmm_k1z_zmmm512b32
62 F2FD8B 44 D3, EVEX_Vplzcntq_xmm_k1z_xmmm128b64
62 F2FD0B 44 50 01, EVEX_Vplzcntq_xmm_k1z_xmmm128b64
62 F2FD9D 44 50 01, EVEX_Vplzcntq_xmm_k1z_xmmm128b64
62 F2FDAB 44 D3, EVEX_Vplzcntq_ymm_k1z_ymmm256b64
62 F2FD2B 44 50 01, EVEX_Vplzcntq_ymm_k1z_ymmm256b64
62 F2FDBD 44 50 01, EVEX_Vplzcntq_ymm_k1z_ymmm256b64
62 F2FDCB 44 D3, EVEX_Vplzcntq_zmm_k1z_zmmm512b64
62 F2FD4B 44 50 01, EVEX_Vplzcntq_zmm_k1z_zmmm512b64
62 F2FDDD 44 50 01, EVEX_Vplzcntq_zmm_k1z_zmmm512b64
C4E249 45 D3, VEX_Vpsrlvd_xmm_xmm_xmmm128
C4E249 45 10, VEX_Vpsrlvd_xmm_xmm_xmmm128
C4E24D 45 D3, VEX_Vpsrlvd_ymm_ymm_ymmm256
C4E24D 45 10, VEX_Vpsrlvd_ymm_ymm_ymmm256
C4E2C9 45 D3, VEX_Vpsrlvq_xmm_xmm_xmmm128
C4E2C9 45 10, VEX_Vpsrlvq_xmm_xmm_xmmm128
C4E2CD 45 D3, VEX_Vpsrlvq_ymm_ymm_ymmm256
C4E2CD 45 10, VEX_Vpsrlvq_ymm_ymm_ymmm256
62 F24D8B 45 D3, EVEX_Vpsrlvd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 45 50 01, EVEX_Vpsrlvd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 45 50 01, EVEX_Vpsrlvd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 45 D3, EVEX_Vpsrlvd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 45 50 01, EVEX_Vpsrlvd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 45 50 01, EVEX_Vpsrlvd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 45 D3, EVEX_Vpsrlvd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 45 50 01, EVEX_Vpsrlvd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 45 50 01, EVEX_Vpsrlvd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 45 D3, EVEX_Vpsrlvq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 45 50 01, EVEX_Vpsrlvq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 45 50 01, EVEX_Vpsrlvq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 45 D3, EVEX_Vpsrlvq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 45 50 01, EVEX_Vpsrlvq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 45 50 01, EVEX_Vpsrlvq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 45 D3, EVEX_Vpsrlvq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 45 50 01, EVEX_Vpsrlvq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 45 50 01, EVEX_Vpsrlvq_zmm_k1z_zmm_zmmm512b64
C4E249 46 D3, VEX_Vpsravd_xmm_xmm_xmmm128
C4E249 46 10, VEX_Vpsravd_xmm_xmm_xmmm128
C4E24D 46 D3, VEX_Vpsravd_ymm_ymm_ymmm256
C4E24D 46 10, VEX_Vpsravd_ymm_ymm_ymmm256
62 F24D8B 46 D3, EVEX_Vpsravd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 46 50 01, EVEX_Vpsravd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 46 50 01, EVEX_Vpsravd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 46 D3, EVEX_Vpsravd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 46 50 01, EVEX_Vpsravd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 46 50 01, EVEX_Vpsravd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 46 D3, EVEX_Vpsravd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 46 50 01, EVEX_Vpsravd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 46 50 01, EVEX_Vpsravd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 46 D3, EVEX_Vpsravq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 46 50 01, EVEX_Vpsravq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 46 50 01, EVEX_Vpsravq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 46 D3, EVEX_Vpsravq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 46 50 01, EVEX_Vpsravq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 46 50 01, EVEX_Vpsravq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 46 D3, EVEX_Vpsravq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 46 50 01, EVEX_Vpsravq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 46 50 01, EVEX_Vpsravq_zmm_k1z_zmm_zmmm512b64
C4E249 47 D3, VEX_Vpsllvd_xmm_xmm_xmmm128
C4E249 47 10, VEX_Vpsllvd_xmm_xmm_xmmm128
C4E24D 47 D3, VEX_Vpsllvd_ymm_ymm_ymmm256
C4E24D 47 10, VEX_Vpsllvd_ymm_ymm_ymmm256
C4E2C9 47 D3, VEX_Vpsllvq_xmm_xmm_xmmm128
C4E2C9 47 10, VEX_Vpsllvq_xmm_xmm_xmmm128
C4E2CD 47 D3, VEX_Vpsllvq_ymm_ymm_ymmm256
C4E2CD 47 10, VEX_Vpsllvq_ymm_ymm_ymmm256
62 F24D8B 47 D3, EVEX_Vpsllvd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 47 50 01, EVEX_Vpsllvd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 47 50 01, EVEX_Vpsllvd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 47 D3, EVEX_Vpsllvd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 47 50 01, EVEX_Vpsllvd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 47 50 01, EVEX_Vpsllvd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 47 D3, EVEX_Vpsllvd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 47 50 01, EVEX_Vpsllvd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 47 50 01, EVEX_Vpsllvd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 47 D3, EVEX_Vpsllvq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 47 50 01, EVEX_Vpsllvq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 47 50 01, EVEX_Vpsllvq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 47 D3, EVEX_Vpsllvq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 47 50 01, EVEX_Vpsllvq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 47 50 01, EVEX_Vpsllvq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 47 D3, EVEX_Vpsllvq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 47 50 01, EVEX_Vpsllvq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 47 50 01, EVEX_Vpsllvq_zmm_k1z_zmm_zmmm512b64
62 F27D8B 4C D3, EVEX_Vrcp14ps_xmm_k1z_xmmm128b32
62 F27D0B 4C 50 01, EVEX_Vrcp14ps_xmm_k1z_xmmm128b32
62 F27D9D 4C 50 01, EVEX_Vrcp14ps_xmm_k1z_xmmm128b32
62 F27DAB 4C D3, EVEX_Vrcp14ps_ymm_k1z_ymmm256b32
62 F27D2B 4C 50 01, EVEX_Vrcp14ps_ymm_k1z_ymmm256b32
62 F27DBD 4C 50 01, EVEX_Vrcp14ps_ymm_k1z_ymmm256b32
62 F27DCB 4C D3, EVEX_Vrcp14ps_zmm_k1z_zmmm512b32
62 F27D4B 4C 50 01, EVEX_Vrcp14ps_zmm_k1z_zmmm512b32
62 F27DDD 4C 50 01, EVEX_Vrcp14ps_zmm_k1z_zmmm512b32
62 F2FD8B 4C D3, EVEX_Vrcp14pd_xmm_k1z_xmmm128b64
62 F2FD0B 4C 50 01, EVEX_Vrcp14pd_xmm_k1z_xmmm128b64
62 F2FD9D 4C 50 01, EVEX_Vrcp14pd_xmm_k1z_xmmm128b64
62 F2FDAB 4C D3, EVEX_Vrcp14pd_ymm_k1z_ymmm256b64
62 F2FD2B 4C 50 01, EVEX_Vrcp14pd_ymm_k1z_ymmm256b64
62 F2FDBD 4C 50 01, EVEX_Vrcp14pd_ymm_k1z_ymmm256b64
62 F2FDCB 4C D3, EVEX_Vrcp14pd_zmm_k1z_zmmm512b64
62 F2FD4B 4C 50 01, EVEX_Vrcp14pd_zmm_k1z_zmmm512b64
62 F2FDDD 4C 50 01, EVEX_Vrcp14pd_zmm_k1z_zmmm512b64
62 F24D0B 4D D3, EVEX_Vrcp14ss_xmm_k1z_xmm_xmmm32
62 F24D0B 4D 50 01, EVEX_Vrcp14ss_xmm_k1z_xmm_xmmm32
62 F2CD0B 4D D3, EVEX_Vrcp14sd_xmm_k1z_xmm_xmmm64
62 F2CD0B 4D 50 01, EVEX_Vrcp14sd_xmm_k1z_xmm_xmmm64
62 F27D8B 4E D3, EVEX_Vrsqrt14ps_xmm_k1z_xmmm128b32
62 F27D0B 4E 50 01, EVEX_Vrsqrt14ps_xmm_k1z_xmmm128b32
62 F27D9D 4E 50 01, EVEX_Vrsqrt14ps_xmm_k1z_xmmm128b32
62 F27DAB 4E D3, EVEX_Vrsqrt14ps_ymm_k1z_ymmm256b32
62 F27D2B 4E 50 01, EVEX_Vrsqrt14ps_ymm_k1z_ymmm256b32
62 F27DBD 4E 50 01, EVEX_Vrsqrt14ps_ymm_k1z_ymmm256b32
62 F27DCB 4E D3, EVEX_Vrsqrt14ps_zmm_k1z_zmmm512b32
62 F27D4B 4E 50 01, EVEX_Vrsqrt14ps_zmm_k1z_zmmm512b32
62 F27DDD 4E 50 01, EVEX_Vrsqrt14ps_zmm_k1z_zmmm512b32
62 F2FD8B 4E D3, EVEX_Vrsqrt14pd_xmm_k1z_xmmm128b64
62 F2FD0B 4E 50 01, EVEX_Vrsqrt14pd_xmm_k1z_xmmm128b64
62 F2FD9D 4E 50 01, EVEX_Vrsqrt14pd_xmm_k1z_xmmm128b64
62 F2FDAB 4E D3, EVEX_Vrsqrt14pd_ymm_k1z_ymmm256b64
62 F2FD2B 4E 50 01, EVEX_Vrsqrt14pd_ymm_k1z_ymmm256b64
62 F2FDBD 4E 50 01, EVEX_Vrsqrt14pd_ymm_k1z_ymmm256b64
62 F2FDCB 4E D3, EVEX_Vrsqrt14pd_zmm_k1z_zmmm512b64
62 F2FD4B 4E 50 01, EVEX_Vrsqrt14pd_zmm_k1z_zmmm512b64
62 F2FDDD 4E 50 01, EVEX_Vrsqrt14pd_zmm_k1z_zmmm512b64
62 F24D0B 4F D3, EVEX_Vrsqrt14ss_xmm_k1z_xmm_xmmm32
62 F24D0B 4F 50 01, EVEX_Vrsqrt14ss_xmm_k1z_xmm_xmmm32
62 F2CD0B 4F D3, EVEX_Vrsqrt14sd_xmm_k1z_xmm_xmmm64
62 F2CD0B 4F 50 01, EVEX_Vrsqrt14sd_xmm_k1z_xmm_xmmm64
62 F24F4B 52 50 01, EVEX_Vp4dpwssd_zmm_k1z_zmmp3_m128
62 F24F4B 53 50 01, EVEX_Vp4dpwssds_zmm_k1z_zmmp3_m128
C4E279 58 CD, VEX_Vpbroadcastd_xmm_xmmm32
C4E279 58 10, VEX_Vpbroadcastd_xmm_xmmm32
C4E27D 58 CD, VEX_Vpbroadcastd_ymm_xmmm32
C4E27D 58 10, VEX_Vpbroadcastd_ymm_xmmm32
62 F27D08 58 D3, EVEX_Vpbroadcastd_xmm_k1z_xmmm32
62 F27D08 58 50 01, EVEX_Vpbroadcastd_xmm_k1z_xmmm32
62 F27D28 58 D3, EVEX_Vpbroadcastd_ymm_k1z_xmmm32
62 F27D28 58 50 01, EVEX_Vpbroadcastd_ymm_k1z_xmmm32
62 F27D48 58 D3, EVEX_Vpbroadcastd_zmm_k1z_xmmm32
62 F27D48 58 50 01, EVEX_Vpbroadcastd_zmm_k1z_xmmm32
C4E279 59 CD, VEX_Vpbroadcastq_xmm_xmmm64
C4E279 59 10, VEX_Vpbroadcastq_xmm_xmmm64
C4E27D 59 CD, VEX_Vpbroadcastq_ymm_xmmm64
C4E27D 59 10, VEX_Vpbroadcastq_ymm_xmmm64
62 F27D08 59 D3, EVEX_Vbroadcasti32x2_xmm_k1z_xmmm64
62 F27D08 59 50 01, EVEX_Vbroadcasti32x2_xmm_k1z_xmmm64
62 F27D28 59 D3, EVEX_Vbroadcasti32x2_ymm_k1z_xmmm64
62 F27D28 59 50 01, EVEX_Vbroadcasti32x2_ymm_k1z_xmmm64
62 F27D48 59 D3, EVEX_Vbroadcasti32x2_zmm_k1z_xmmm64
62 F27D48 59 50 01, EVEX_Vbroadcasti32x2_zmm_k1z_xmmm64
62 F2FD08 59 D3, EVEX_Vpbroadcastq_xmm_k1z_xmmm64
62 F2FD08 59 50 01, EVEX_Vpbroadcastq_xmm_k1z_xmmm64
62 F2FD28 59 D3, EVEX_Vpbroadcastq_ymm_k1z_xmmm64
62 F2FD28 59 50 01, EVEX_Vpbroadcastq_ymm_k1z_xmmm64
62 F2FD48 59 D3, EVEX_Vpbroadcastq_zmm_k1z_xmmm64
62 F2FD48 59 50 01, EVEX_Vpbroadcastq_zmm_k1z_xmmm64
C4E27D 5A 10, VEX_Vbroadcasti128_ymm_m128
62 F27D28 5A 50 01, EVEX_Vbroadcasti32x4_ymm_k1z_m128
62 F27D48 5A 50 01, EVEX_Vbroadcasti32x4_zmm_k1z_m128
62 F2FD28 5A 50 01, EVEX_Vbroadcasti64x2_ymm_k1z_m128
62 F2FD48 5A 50 01, EVEX_Vbroadcasti64x2_zmm_k1z_m128
62 F27D48 5B 50 01, EVEX_Vbroadcasti32x8_zmm_k1z_m256
62 F2FD48 5B 50 01, EVEX_Vbroadcasti64x4_zmm_k1z_m256
62 F24D8B 64 D3, EVEX_Vpblendmd_xmm_k1z_xmm_xmmm128b32
62 F24D0B 64 50 01, EVEX_Vpblendmd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 64 50 01, EVEX_Vpblendmd_xmm_k1z_xmm_xmmm128b32
62 F24DAB 64 D3, EVEX_Vpblendmd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 64 50 01, EVEX_Vpblendmd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 64 50 01, EVEX_Vpblendmd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 64 D3, EVEX_Vpblendmd_zmm_k1z_zmm_zmmm512b32
62 F24D4B 64 50 01, EVEX_Vpblendmd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 64 50 01, EVEX_Vpblendmd_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 64 D3, EVEX_Vpblendmq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 64 50 01, EVEX_Vpblendmq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 64 50 01, EVEX_Vpblendmq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 64 D3, EVEX_Vpblendmq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 64 50 01, EVEX_Vpblendmq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 64 50 01, EVEX_Vpblendmq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 64 D3, EVEX_Vpblendmq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 64 50 01, EVEX_Vpblendmq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 64 50 01, EVEX_Vpblendmq_zmm_k1z_zmm_zmmm512b64
62 F24D8B 65 D3, EVEX_Vblendmps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 65 50 01, EVEX_Vblendmps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 65 50 01, EVEX_Vblendmps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 65 D3, EVEX_Vblendmps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 65 50 01, EVEX_Vblendmps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 65 50 01, EVEX_Vblendmps_ymm_k1z_ymm_ymmm256b32
62 F24DCB 65 D3, EVEX_Vblendmps_zmm_k1z_zmm_zmmm512b32
62 F24D4B 65 50 01, EVEX_Vblendmps_zmm_k1z_zmm_zmmm512b32
62 F24DDD 65 50 01, EVEX_Vblendmps_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 65 D3, EVEX_Vblendmpd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 65 50 01, EVEX_Vblendmpd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 65 50 01, EVEX_Vblendmpd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 65 D3, EVEX_Vblendmpd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 65 50 01, EVEX_Vblendmpd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 65 50 01, EVEX_Vblendmpd_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 65 D3, EVEX_Vblendmpd_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 65 50 01, EVEX_Vblendmpd_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 65 50 01, EVEX_Vblendmpd_zmm_k1z_zmm_zmmm512b64
62 F24D0B 66 D3, EVEX_Vpblendmb_xmm_k1z_xmm_xmmm128
62 F24D0B 66 50 01, EVEX_Vpblendmb_xmm_k1z_xmm_xmmm128
62 F24D2B 66 D3, EVEX_Vpblendmb_ymm_k1z_ymm_ymmm256
62 F24D2B 66 50 01, EVEX_Vpblendmb_ymm_k1z_ymm_ymmm256
62 F24D4B 66 D3, EVEX_Vpblendmb_zmm_k1z_zmm_zmmm512
62 F24D4B 66 50 01, EVEX_Vpblendmb_zmm_k1z_zmm_zmmm512
62 F2CD0B 66 D3, EVEX_Vpblendmw_xmm_k1z_xmm_xmmm128
62 F2CD0B 66 50 01, EVEX_Vpblendmw_xmm_k1z_xmm_xmmm128
62 F2CD2B 66 D3, EVEX_Vpblendmw_ymm_k1z_ymm_ymmm256
62 F2CD2B 66 50 01, EVEX_Vpblendmw_ymm_k1z_ymm_ymmm256
62 F2CD4B 66 D3, EVEX_Vpblendmw_zmm_k1z_zmm_zmmm512
62 F2CD4B 66 50 01, EVEX_Vpblendmw_zmm_k1z_zmm_zmmm512
62 F24F08 68 D3, EVEX_Vp2intersectd_kp1_xmm_xmmm128b32
62 F24F08 68 50 01, EVEX_Vp2intersectd_kp1_xmm_xmmm128b32
62 F24F18 68 50 01, EVEX_Vp2intersectd_kp1_xmm_xmmm128b32
62 F24F28 68 D3, EVEX_Vp2intersectd_kp1_ymm_ymmm256b32
62 F24F28 68 50 01, EVEX_Vp2intersectd_kp1_ymm_ymmm256b32
62 F24F38 68 50 01, EVEX_Vp2intersectd_kp1_ymm_ymmm256b32
62 F24F48 68 D3, EVEX_Vp2intersectd_kp1_zmm_zmmm512b32
62 F24F48 68 50 01, EVEX_Vp2intersectd_kp1_zmm_zmmm512b32
62 F24F58 68 50 01, EVEX_Vp2intersectd_kp1_zmm_zmmm512b32
62 F2CF08 68 D3, EVEX_Vp2intersectq_kp1_xmm_xmmm128b64
62 F2CF08 68 50 01, EVEX_Vp2intersectq_kp1_xmm_xmmm128b64
62 F2CF18 68 50 01, EVEX_Vp2intersectq_kp1_xmm_xmmm128b64
62 F2CF28 68 D3, EVEX_Vp2intersectq_kp1_ymm_ymmm256b64
62 F2CF28 68 50 01, EVEX_Vp2intersectq_kp1_ymm_ymmm256b64
62 F2CF38 68 50 01, EVEX_Vp2intersectq_kp1_ymm_ymmm256b64
62 F2CF48 68 D3, EVEX_Vp2intersectq_kp1_zmm_zmmm512b64
62 F2CF48 68 50 01, EVEX_Vp2intersectq_kp1_zmm_zmmm512b64
62 F2CF58 68 50 01, EVEX_Vp2intersectq_kp1_zmm_zmmm512b64
62 F24D0B 75 D3, EVEX_Vpermi2b_xmm_k1z_xmm_xmmm128
62 F24D0B 75 50 01, EVEX_Vpermi2b_xmm_k1z_xmm_xmmm128
62 F24D2B 75 D3, EVEX_Vpermi2b_ymm_k1z_ymm_ymmm256
62 F24D2B 75 50 01, EVEX_Vpermi2b_ymm_k1z_ymm_ymmm256
62 F24D4B 75 D3, EVEX_Vpermi2b_zmm_k1z_zmm_zmmm512
62 F24D4B 75 50 01, EVEX_Vpermi2b_zmm_k1z_zmm_zmmm512
62 F2CD0B 75 D3, EVEX_Vpermi2w_xmm_k1z_xmm_xmmm128
62 F2CD0B 75 50 01, EVEX_Vpermi2w_xmm_k1z_xmm_xmmm128
62 F2CD2B 75 D3, EVEX_Vpermi2w_ymm_k1z_ymm_ymmm256
62 F2CD2B 75 50 01, EVEX_Vpermi2w_ymm_k1z_ymm_ymmm256
62 F2CD4B 75 D3, EVEX_Vpermi2w_zmm_k1z_zmm_zmmm512
62 F2CD4B 75 50 01, EVEX_Vpermi2w_zmm_k1z_zmm_zmmm512
62 F24D8B 76 D3, EVEX_Vpermi2d_xmm_k1z_xmm_xmmm128b32
62 F24D0B 76 50 01, EVEX_Vpermi2d_xmm_k1z_xmm_xmmm128b32
62 F24D9D 76 50 01, EVEX_Vpermi2d_xmm_k1z_xmm_xmmm128b32
62 F24DAB 76 D3, EVEX_Vpermi2d_ymm_k1z_ymm_ymmm256b32
62 F24D2B 76 50 01, EVEX_Vpermi2d_ymm_k1z_ymm_ymmm256b32
62 F24DBD 76 50 01, EVEX_Vpermi2d_ymm_k1z_ymm_ymmm256b32
62 F24DCB 76 D3, EVEX_Vpermi2d_zmm_k1z_zmm_zmmm512b32
62 F24D4B 76 50 01, EVEX_Vpermi2d_zmm_k1z_zmm_zmmm512b32
62 F24DDD 76 50 01, EVEX_Vpermi2d_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 76 D3, EVEX_Vpermi2q_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 76 50 01, EVEX_Vpermi2q_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 76 50 01, EVEX_Vpermi2q_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 76 D3, EVEX_Vpermi2q_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 76 50 01, EVEX_Vpermi2q_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 76 50 01, EVEX_Vpermi2q_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 76 D3, EVEX_Vpermi2q_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 76 50 01, EVEX_Vpermi2q_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 76 50 01, EVEX_Vpermi2q_zmm_k1z_zmm_zmmm512b64
62 F24D8B 77 D3, EVEX_Vpermi2ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 77 50 01, EVEX_Vpermi2ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 77 50 01, EVEX_Vpermi2ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 77 D3, EVEX_Vpermi2ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 77 50 01, EVEX_Vpermi2ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 77 50 01, EVEX_Vpermi2ps_ymm_k1z_ymm_ymmm256b32
62 F24DCB 77 D3, EVEX_Vpermi2ps_zmm_k1z_zmm_zmmm512b32
62 F24D4B 77 50 01, EVEX_Vpermi2ps_zmm_k1z_zmm_zmmm512b32
62 F24DDD 77 50 01, EVEX_Vpermi2ps_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 77 D3, EVEX_Vpermi2pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 77 50 01, EVEX_Vpermi2pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 77 50 01, EVEX_Vpermi2pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 77 D3, EVEX_Vpermi2pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 77 50 01, EVEX_Vpermi2pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 77 50 01, EVEX_Vpermi2pd_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 77 D3, EVEX_Vpermi2pd_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 77 50 01, EVEX_Vpermi2pd_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 77 50 01, EVEX_Vpermi2pd_zmm_k1z_zmm_zmmm512b64
C4E279 78 CD, VEX_Vpbroadcastb_xmm_xmmm8
C4E279 78 10, VEX_Vpbroadcastb_xmm_xmmm8
C4E27D 78 CD, VEX_Vpbroadcastb_ymm_xmmm8
C4E27D 78 10, VEX_Vpbroadcastb_ymm_xmmm8
62 F27D08 78 D3, EVEX_Vpbroadcastb_xmm_k1z_xmmm8
62 F27D08 78 50 01, EVEX_Vpbroadcastb_xmm_k1z_xmmm8
62 F27D28 78 D3, EVEX_Vpbroadcastb_ymm_k1z_xmmm8
62 F27D28 78 50 01, EVEX_Vpbroadcastb_ymm_k1z_xmmm8
62 F27D48 78 D3, EVEX_Vpbroadcastb_zmm_k1z_xmmm8
62 F27D48 78 50 01, EVEX_Vpbroadcastb_zmm_k1z_xmmm8
C4E279 79 CD, VEX_Vpbroadcastw_xmm_xmmm16
C4E279 79 10, VEX_Vpbroadcastw_xmm_xmmm16
C4E27D 79 CD, VEX_Vpbroadcastw_ymm_xmmm16
C4E27D 79 10, VEX_Vpbroadcastw_ymm_xmmm16
62 F27D08 79 D3, EVEX_Vpbroadcastw_xmm_k1z_xmmm16
62 F27D08 79 50 01, EVEX_Vpbroadcastw_xmm_k1z_xmmm16
62 F27D28 79 D3, EVEX_Vpbroadcastw_ymm_k1z_xmmm16
62 F27D28 79 50 01, EVEX_Vpbroadcastw_ymm_k1z_xmmm16
62 F27D48 79 D3, EVEX_Vpbroadcastw_zmm_k1z_xmmm16
62 F27D48 79 50 01, EVEX_Vpbroadcastw_zmm_k1z_xmmm16
62 F27D08 7A D3, EVEX_Vpbroadcastb_xmm_k1z_r32
62 F27D28 7A D3, EVEX_Vpbroadcastb_ymm_k1z_r32
62 F27D48 7A D3, EVEX_Vpbroadcastb_zmm_k1z_r32
62 F27D08 7B D3, EVEX_Vpbroadcastw_xmm_k1z_r32
62 F27D28 7B D3, EVEX_Vpbroadcastw_ymm_k1z_r32
62 F27D48 7B D3, EVEX_Vpbroadcastw_zmm_k1z_r32
62 F27D08 7C D3, EVEX_Vpbroadcastd_xmm_k1z_r32
62 F27D28 7C D3, EVEX_Vpbroadcastd_ymm_k1z_r32
62 F27D48 7C D3, EVEX_Vpbroadcastd_zmm_k1z_r32
62 F2FD08 7C D3, EVEX_Vpbroadcastq_xmm_k1z_r64
62 F2FD28 7C D3, EVEX_Vpbroadcastq_ymm_k1z_r64
62 F2FD48 7C D3, EVEX_Vpbroadcastq_zmm_k1z_r64
62 F24D0B 7D D3, EVEX_Vpermt2b_xmm_k1z_xmm_xmmm128
62 F24D0B 7D 50 01, EVEX_Vpermt2b_xmm_k1z_xmm_xmmm128
62 F24D2B 7D D3, EVEX_Vpermt2b_ymm_k1z_ymm_ymmm256
62 F24D2B 7D 50 01, EVEX_Vpermt2b_ymm_k1z_ymm_ymmm256
62 F24D4B 7D D3, EVEX_Vpermt2b_zmm_k1z_zmm_zmmm512
62 F24D4B 7D 50 01, EVEX_Vpermt2b_zmm_k1z_zmm_zmmm512
62 F2CD0B 7D D3, EVEX_Vpermt2w_xmm_k1z_xmm_xmmm128
62 F2CD0B 7D 50 01, EVEX_Vpermt2w_xmm_k1z_xmm_xmmm128
62 F2CD2B 7D D3, EVEX_Vpermt2w_ymm_k1z_ymm_ymmm256
62 F2CD2B 7D 50 01, EVEX_Vpermt2w_ymm_k1z_ymm_ymmm256
62 F2CD4B 7D D3, EVEX_Vpermt2w_zmm_k1z_zmm_zmmm512
62 F2CD4B 7D 50 01, EVEX_Vpermt2w_zmm_k1z_zmm_zmmm512
62 F24D8B 7E D3, EVEX_Vpermt2d_xmm_k1z_xmm_xmmm128b32
62 F24D0B 7E 50 01, EVEX_Vpermt2d_xmm_k1z_xmm_xmmm128b32
62 F24D9D 7E 50 01, EVEX_Vpermt2d_xmm_k1z_xmm_xmmm128b32
62 F24DAB 7E D3, EVEX_Vpermt2d_ymm_k1z_ymm_ymmm256b32
62 F24D2B 7E 50 01, EVEX_Vpermt2d_ymm_k1z_ymm_ymmm256b32
62 F24DBD 7E 50 01, EVEX_Vpermt2d_ymm_k1z_ymm_ymmm256b32
62 F24DCB 7E D3, EVEX_Vpermt2d_zmm_k1z_zmm_zmmm512b32
62 F24D4B 7E 50 01, EVEX_Vpermt2d_zmm_k1z_zmm_zmmm512b32
62 F24DDD 7E 50 01, EVEX_Vpermt2d_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 7E D3, EVEX_Vpermt2q_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 7E 50 01, EVEX_Vpermt2q_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 7E 50 01, EVEX_Vpermt2q_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 7E D3, EVEX_Vpermt2q_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 7E 50 01, EVEX_Vpermt2q_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 7E 50 01, EVEX_Vpermt2q_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 7E D3, EVEX_Vpermt2q_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 7E 50 01, EVEX_Vpermt2q_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 7E 50 01, EVEX_Vpermt2q_zmm_k1z_zmm_zmmm512b64
62 F24D8B 7F D3, EVEX_Vpermt2ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 7F 50 01, EVEX_Vpermt2ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 7F 50 01, EVEX_Vpermt2ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 7F D3, EVEX_Vpermt2ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 7F 50 01, EVEX_Vpermt2ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 7F 50 01, EVEX_Vpermt2ps_ymm_k1z_ymm_ymmm256b32
62 F24DCB 7F D3, EVEX_Vpermt2ps_zmm_k1z_zmm_zmmm512b32
62 F24D4B 7F 50 01, EVEX_Vpermt2ps_zmm_k1z_zmm_zmmm512b32
62 F24DDD 7F 50 01, EVEX_Vpermt2ps_zmm_k1z_zmm_zmmm512b32
62 F2CD8B 7F D3, EVEX_Vpermt2pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 7F 50 01, EVEX_Vpermt2pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 7F 50 01, EVEX_Vpermt2pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 7F D3, EVEX_Vpermt2pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 7F 50 01, EVEX_Vpermt2pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 7F 50 01, EVEX_Vpermt2pd_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 7F D3, EVEX_Vpermt2pd_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 7F 50 01, EVEX_Vpermt2pd_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 7F 50 01, EVEX_Vpermt2pd_zmm_k1z_zmm_zmmm512b64
66 0F3880 10, Invept_r64_m128
66 0F3881 10, Invvpid_r64_m128
66 0F3882 10, Invpcid_r64_m128
62 F2CD8B 83 D3, EVEX_Vpmultishiftqb_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 83 50 01, EVEX_Vpmultishiftqb_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 83 50 01, EVEX_Vpmultishiftqb_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 83 D3, EVEX_Vpmultishiftqb_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 83 50 01, EVEX_Vpmultishiftqb_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 83 50 01, EVEX_Vpmultishiftqb_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 83 D3, EVEX_Vpmultishiftqb_zmm_k1z_zmm_zmmm512b64
62 F2CD4B 83 50 01, EVEX_Vpmultishiftqb_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 83 50 01, EVEX_Vpmultishiftqb_zmm_k1z_zmm_zmmm512b64
62 F27D08 88 D3, EVEX_Vexpandps_xmm_k1z_xmmm128
62 F27D08 88 50 01, EVEX_Vexpandps_xmm_k1z_xmmm128
62 F27D28 88 D3, EVEX_Vexpandps_ymm_k1z_ymmm256
62 F27D28 88 50 01, EVEX_Vexpandps_ymm_k1z_ymmm256
62 F27D48 88 D3, EVEX_Vexpandps_zmm_k1z_zmmm512
62 F27D48 88 50 01, EVEX_Vexpandps_zmm_k1z_zmmm512
62 F2FD08 88 D3, EVEX_Vexpandpd_xmm_k1z_xmmm128
62 F2FD08 88 50 01, EVEX_Vexpandpd_xmm_k1z_xmmm128
62 F2FD28 88 D3, EVEX_Vexpandpd_ymm_k1z_ymmm256
62 F2FD28 88 50 01, EVEX_Vexpandpd_ymm_k1z_ymmm256
62 F2FD48 88 D3, EVEX_Vexpandpd_zmm_k1z_zmmm512
62 F2FD48 88 50 01, EVEX_Vexpandpd_zmm_k1z_zmmm512
62 F27D08 89 D3, EVEX_Vpexpandd_xmm_k1z_xmmm128
62 F27D08 89 50 01, EVEX_Vpexpandd_xmm_k1z_xmmm128
62 F27D28 89 D3, EVEX_Vpexpandd_ymm_k1z_ymmm256
62 F27D28 89 50 01, EVEX_Vpexpandd_ymm_k1z_ymmm256
62 F27D48 89 D3, EVEX_Vpexpandd_zmm_k1z_zmmm512
62 F27D48 89 50 01, EVEX_Vpexpandd_zmm_k1z_zmmm512
62 F2FD08 89 D3, EVEX_Vpexpandq_xmm_k1z_xmmm128
62 F2FD08 89 50 01, EVEX_Vpexpandq_xmm_k1z_xmmm128
62 F2FD28 89 D3, EVEX_Vpexpandq_ymm_k1z_ymmm256
62 F2FD28 89 50 01, EVEX_Vpexpandq_ymm_k1z_ymmm256
62 F2FD48 89 D3, EVEX_Vpexpandq_zmm_k1z_zmmm512
62 F2FD48 89 50 01, EVEX_Vpexpandq_zmm_k1z_zmmm512
62 F27D08 8A D3, EVEX_Vcompressps_xmmm128_k1z_xmm
62 F27D08 8A 50 01, EVEX_Vcompressps_xmmm128_k1z_xmm
62 F27D28 8A D3, EVEX_Vcompressps_ymmm256_k1z_ymm
62 F27D28 8A 50 01, EVEX_Vcompressps_ymmm256_k1z_ymm
62 F27D48 8A D3, EVEX_Vcompressps_zmmm512_k1z_zmm
62 F27D48 8A 50 01, EVEX_Vcompressps_zmmm512_k1z_zmm
62 F2FD08 8A D3, EVEX_Vcompresspd_xmmm128_k1z_xmm
62 F2FD08 8A 50 01, EVEX_Vcompresspd_xmmm128_k1z_xmm
62 F2FD28 8A D3, EVEX_Vcompresspd_ymmm256_k1z_ymm
62 F2FD28 8A 50 01, EVEX_Vcompresspd_ymmm256_k1z_ymm
62 F2FD48 8A D3, EVEX_Vcompresspd_zmmm512_k1z_zmm
62 F2FD48 8A 50 01, EVEX_Vcompresspd_zmmm512_k1z_zmm
62 F27D08 8B D3, EVEX_Vpcompressd_xmmm128_k1z_xmm
62 F27D08 8B 50 01, EVEX_Vpcompressd_xmmm128_k1z_xmm
62 F27D28 8B D3, EVEX_Vpcompressd_ymmm256_k1z_ymm
62 F27D28 8B 50 01, EVEX_Vpcompressd_ymmm256_k1z_ymm
62 F27D48 8B D3, EVEX_Vpcompressd_zmmm512_k1z_zmm
62 F27D48 8B 50 01, EVEX_Vpcompressd_zmmm512_k1z_zmm
62 F2FD08 8B D3, EVEX_Vpcompressq_xmmm128_k1z_xmm
62 F2FD08 8B 50 01, EVEX_Vpcompressq_xmmm128_k1z_xmm
62 F2FD28 8B D3, EVEX_Vpcompressq_ymmm256_k1z_ymm
62 F2FD28 8B 50 01, EVEX_Vpcompressq_ymmm256_k1z_ymm
62 F2FD48 8B D3, EVEX_Vpcompressq_zmmm512_k1z_zmm
62 F2FD48 8B 50 01, EVEX_Vpcompressq_zmmm512_k1z_zmm
C4E249 8C 10, VEX_Vpmaskmovd_xmm_xmm_m128
C4E24D 8C 10, VEX_Vpmaskmovd_ymm_ymm_m256
C4E2C9 8C 10, VEX_Vpmaskmovq_xmm_xmm_m128
C4E2CD 8C 10, VEX_Vpmaskmovq_ymm_ymm_m256
62 F24D0B 8D D3, EVEX_Vpermb_xmm_k1z_xmm_xmmm128
62 F24D0B 8D 50 01, EVEX_Vpermb_xmm_k1z_xmm_xmmm128
62 F24D2B 8D D3, EVEX_Vpermb_ymm_k1z_ymm_ymmm256
62 F24D2B 8D 50 01, EVEX_Vpermb_ymm_k1z_ymm_ymmm256
62 F24D4B 8D D3, EVEX_Vpermb_zmm_k1z_zmm_zmmm512
62 F24D4B 8D 50 01, EVEX_Vpermb_zmm_k1z_zmm_zmmm512
62 F2CD0B 8D D3, EVEX_Vpermw_xmm_k1z_xmm_xmmm128
62 F2CD0B 8D 50 01, EVEX_Vpermw_xmm_k1z_xmm_xmmm128
62 F2CD2B 8D D3, EVEX_Vpermw_ymm_k1z_ymm_ymmm256
62 F2CD2B 8D 50 01, EVEX_Vpermw_ymm_k1z_ymm_ymmm256
62 F2CD4B 8D D3, EVEX_Vpermw_zmm_k1z_zmm_zmmm512
62 F2CD4B 8D 50 01, EVEX_Vpermw_zmm_k1z_zmm_zmmm512
C4E249 8E 10, VEX_Vpmaskmovd_m128_xmm_xmm
C4E24D 8E 10, VEX_Vpmaskmovd_m256_ymm_ymm
C4E2C9 8E 10, VEX_Vpmaskmovq_m128_xmm_xmm
C4E2CD 8E 10, VEX_Vpmaskmovq_m256_ymm_ymm
C4E249 90 54 A1 01, VEX_Vpgatherdd_xmm_vm32x_xmm
C4E24D 90 54 A1 01, VEX_Vpgatherdd_ymm_vm32y_ymm
C4E2C9 90 54 A1 01, VEX_Vpgatherdq_xmm_vm32x_xmm
C4E2CD 90 54 A1 01, VEX_Vpgatherdq_ymm_vm32x_ymm
62 F27D0B 90 54 A1 01, EVEX_Vpgatherdd_xmm_k1_vm32x
62 F27D2B 90 54 A1 01, EVEX_Vpgatherdd_ymm_k1_vm32y
62 F27D4B 90 54 A1 01, EVEX_Vpgatherdd_zmm_k1_vm32z
62 F2FD0B 90 54 A1 01, EVEX_Vpgatherdq_xmm_k1_vm32x
62 F2FD2B 90 54 A1 01, EVEX_Vpgatherdq_ymm_k1_vm32x
62 F2FD4B 90 54 A1 01, EVEX_Vpgatherdq_zmm_k1_vm32y
C4E249 91 54 A1 01, VEX_Vpgatherqd_xmm_vm64x_xmm
C4E24D 91 54 A1 01, VEX_Vpgatherqd_xmm_vm64y_xmm
C4E2C9 91 54 A1 01, VEX_Vpgatherqq_xmm_vm64x_xmm
C4E2CD 91 54 A1 01, VEX_Vpgatherqq_ymm_vm64y_ymm
62 F27D0B 91 54 A1 01, EVEX_Vpgatherqd_xmm_k1_vm64x
62 F27D2B 91 54 A1 01, EVEX_Vpgatherqd_xmm_k1_vm64y
62 F27D4B 91 54 A1 01, EVEX_Vpgatherqd_ymm_k1_vm64z
62 F2FD0B 91 54 A1 01, EVEX_Vpgatherqq_xmm_k1_vm64x
62 F2FD2B 91 54 A1 01, EVEX_Vpgatherqq_ymm_k1_vm64y
62 F2FD4B 91 54 A1 01, EVEX_Vpgatherqq_zmm_k1_vm64z
C4E249 92 54 A1 01, VEX_Vgatherdps_xmm_vm32x_xmm
C4E24D 92 54 A1 01, VEX_Vgatherdps_ymm_vm32y_ymm
C4E2C9 92 54 A1 01, VEX_Vgatherdpd_xmm_vm32x_xmm
C4E2CD 92 54 A1 01, VEX_Vgatherdpd_ymm_vm32x_ymm
62 F27D0B 92 54 A1 01, EVEX_Vgatherdps_xmm_k1_vm32x
62 F27D2B 92 54 A1 01, EVEX_Vgatherdps_ymm_k1_vm32y
62 F27D4B 92 54 A1 01, EVEX_Vgatherdps_zmm_k1_vm32z
62 F2FD0B 92 54 A1 01, EVEX_Vgatherdpd_xmm_k1_vm32x
62 F2FD2B 92 54 A1 01, EVEX_Vgatherdpd_ymm_k1_vm32x
62 F2FD4B 92 54 A1 01, EVEX_Vgatherdpd_zmm_k1_vm32y
C4E249 93 54 A1 01, VEX_Vgatherqps_xmm_vm64x_xmm
C4E24D 93 54 A1 01, VEX_Vgatherqps_xmm_vm64y_xmm
C4E2C9 93 54 A1 01, VEX_Vgatherqpd_xmm_vm64x_xmm
C4E2CD 93 54 A1 01, VEX_Vgatherqpd_ymm_vm64y_ymm
62 F27D0B 93 54 A1 01, EVEX_Vgatherqps_xmm_k1_vm64x
62 F27D2B 93 54 A1 01, EVEX_Vgatherqps_xmm_k1_vm64y
62 F27D4B 93 54 A1 01, EVEX_Vgatherqps_ymm_k1_vm64z
62 F2FD0B 93 54 A1 01, EVEX_Vgatherqpd_xmm_k1_vm64x
62 F2FD2B 93 54 A1 01, EVEX_Vgatherqpd_ymm_k1_vm64y
62 F2FD4B 93 54 A1 01, EVEX_Vgatherqpd_zmm_k1_vm64z
C4E249 96 D3, VEX_Vfmaddsub132ps_xmm_xmm_xmmm128
C4E249 96 10, VEX_Vfmaddsub132ps_xmm_xmm_xmmm128
C4E24D 96 D3, VEX_Vfmaddsub132ps_ymm_ymm_ymmm256
C4E24D 96 10, VEX_Vfmaddsub132ps_ymm_ymm_ymmm256
C4E2C9 96 D3, VEX_Vfmaddsub132pd_xmm_xmm_xmmm128
C4E2C9 96 10, VEX_Vfmaddsub132pd_xmm_xmm_xmmm128
C4E2CD 96 D3, VEX_Vfmaddsub132pd_ymm_ymm_ymmm256
C4E2CD 96 10, VEX_Vfmaddsub132pd_ymm_ymm_ymmm256
62 F24D8B 96 D3, EVEX_Vfmaddsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 96 50 01, EVEX_Vfmaddsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 96 50 01, EVEX_Vfmaddsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 96 D3, EVEX_Vfmaddsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 96 50 01, EVEX_Vfmaddsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 96 50 01, EVEX_Vfmaddsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 96 D3, EVEX_Vfmaddsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 96 50 01, EVEX_Vfmaddsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 96 50 01, EVEX_Vfmaddsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 96 D3, EVEX_Vfmaddsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 96 50 01, EVEX_Vfmaddsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 96 50 01, EVEX_Vfmaddsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 96 D3, EVEX_Vfmaddsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 96 50 01, EVEX_Vfmaddsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 96 50 01, EVEX_Vfmaddsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 96 D3, EVEX_Vfmaddsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 96 50 01, EVEX_Vfmaddsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 96 50 01, EVEX_Vfmaddsub132pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 97 D3, VEX_Vfmsubadd132ps_xmm_xmm_xmmm128
C4E249 97 10, VEX_Vfmsubadd132ps_xmm_xmm_xmmm128
C4E24D 97 D3, VEX_Vfmsubadd132ps_ymm_ymm_ymmm256
C4E24D 97 10, VEX_Vfmsubadd132ps_ymm_ymm_ymmm256
C4E2C9 97 D3, VEX_Vfmsubadd132pd_xmm_xmm_xmmm128
C4E2C9 97 10, VEX_Vfmsubadd132pd_xmm_xmm_xmmm128
C4E2CD 97 D3, VEX_Vfmsubadd132pd_ymm_ymm_ymmm256
C4E2CD 97 10, VEX_Vfmsubadd132pd_ymm_ymm_ymmm256
62 F24D8B 97 D3, EVEX_Vfmsubadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 97 50 01, EVEX_Vfmsubadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 97 50 01, EVEX_Vfmsubadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 97 D3, EVEX_Vfmsubadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 97 50 01, EVEX_Vfmsubadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 97 50 01, EVEX_Vfmsubadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 97 D3, EVEX_Vfmsubadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 97 50 01, EVEX_Vfmsubadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 97 50 01, EVEX_Vfmsubadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 97 D3, EVEX_Vfmsubadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 97 50 01, EVEX_Vfmsubadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 97 50 01, EVEX_Vfmsubadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 97 D3, EVEX_Vfmsubadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 97 50 01, EVEX_Vfmsubadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 97 50 01, EVEX_Vfmsubadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 97 D3, EVEX_Vfmsubadd132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 97 50 01, EVEX_Vfmsubadd132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 97 50 01, EVEX_Vfmsubadd132pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 98 D3, VEX_Vfmadd132ps_xmm_xmm_xmmm128
C4E249 98 10, VEX_Vfmadd132ps_xmm_xmm_xmmm128
C4E24D 98 D3, VEX_Vfmadd132ps_ymm_ymm_ymmm256
C4E24D 98 10, VEX_Vfmadd132ps_ymm_ymm_ymmm256
C4E2C9 98 D3, VEX_Vfmadd132pd_xmm_xmm_xmmm128
C4E2C9 98 10, VEX_Vfmadd132pd_xmm_xmm_xmmm128
C4E2CD 98 D3, VEX_Vfmadd132pd_ymm_ymm_ymmm256
C4E2CD 98 10, VEX_Vfmadd132pd_ymm_ymm_ymmm256
62 F24D8B 98 D3, EVEX_Vfmadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 98 50 01, EVEX_Vfmadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 98 50 01, EVEX_Vfmadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 98 D3, EVEX_Vfmadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 98 50 01, EVEX_Vfmadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 98 50 01, EVEX_Vfmadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 98 D3, EVEX_Vfmadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 98 50 01, EVEX_Vfmadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 98 50 01, EVEX_Vfmadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 98 D3, EVEX_Vfmadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 98 50 01, EVEX_Vfmadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 98 50 01, EVEX_Vfmadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 98 D3, EVEX_Vfmadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 98 50 01, EVEX_Vfmadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 98 50 01, EVEX_Vfmadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 98 D3, EVEX_Vfmadd132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 98 50 01, EVEX_Vfmadd132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 98 50 01, EVEX_Vfmadd132pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 99 D3, VEX_Vfmadd132ss_xmm_xmm_xmmm32
C4E249 99 10, VEX_Vfmadd132ss_xmm_xmm_xmmm32
C4E2C9 99 D3, VEX_Vfmadd132sd_xmm_xmm_xmmm64
C4E2C9 99 10, VEX_Vfmadd132sd_xmm_xmm_xmmm64
62 F24D8B 99 D3, EVEX_Vfmadd132ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B 99 50 01, EVEX_Vfmadd132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B 99 D3, EVEX_Vfmadd132sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B 99 50 01, EVEX_Vfmadd132sd_xmm_k1z_xmm_xmmm64_er
C4E249 9A D3, VEX_Vfmsub132ps_xmm_xmm_xmmm128
C4E249 9A 10, VEX_Vfmsub132ps_xmm_xmm_xmmm128
C4E24D 9A D3, VEX_Vfmsub132ps_ymm_ymm_ymmm256
C4E24D 9A 10, VEX_Vfmsub132ps_ymm_ymm_ymmm256
C4E2C9 9A D3, VEX_Vfmsub132pd_xmm_xmm_xmmm128
C4E2C9 9A 10, VEX_Vfmsub132pd_xmm_xmm_xmmm128
C4E2CD 9A D3, VEX_Vfmsub132pd_ymm_ymm_ymmm256
C4E2CD 9A 10, VEX_Vfmsub132pd_ymm_ymm_ymmm256
62 F24D8B 9A D3, EVEX_Vfmsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 9A 50 01, EVEX_Vfmsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 9A 50 01, EVEX_Vfmsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 9A D3, EVEX_Vfmsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 9A 50 01, EVEX_Vfmsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 9A 50 01, EVEX_Vfmsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 9A D3, EVEX_Vfmsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 9A 50 01, EVEX_Vfmsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 9A 50 01, EVEX_Vfmsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 9A D3, EVEX_Vfmsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 9A 50 01, EVEX_Vfmsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 9A 50 01, EVEX_Vfmsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 9A D3, EVEX_Vfmsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 9A 50 01, EVEX_Vfmsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 9A 50 01, EVEX_Vfmsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 9A D3, EVEX_Vfmsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 9A 50 01, EVEX_Vfmsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 9A 50 01, EVEX_Vfmsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F24F4B 9A 50 01, EVEX_V4fmaddps_zmm_k1z_zmmp3_m128
C4E249 9B D3, VEX_Vfmsub132ss_xmm_xmm_xmmm32
C4E249 9B 10, VEX_Vfmsub132ss_xmm_xmm_xmmm32
C4E2C9 9B D3, VEX_Vfmsub132sd_xmm_xmm_xmmm64
C4E2C9 9B 10, VEX_Vfmsub132sd_xmm_xmm_xmmm64
62 F24D8B 9B D3, EVEX_Vfmsub132ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B 9B 50 01, EVEX_Vfmsub132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B 9B D3, EVEX_Vfmsub132sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B 9B 50 01, EVEX_Vfmsub132sd_xmm_k1z_xmm_xmmm64_er
62 F24F0B 9B 50 01, EVEX_V4fmaddss_xmm_k1z_xmmp3_m128
C4E249 9C D3, VEX_Vfnmadd132ps_xmm_xmm_xmmm128
C4E249 9C 10, VEX_Vfnmadd132ps_xmm_xmm_xmmm128
C4E24D 9C D3, VEX_Vfnmadd132ps_ymm_ymm_ymmm256
C4E24D 9C 10, VEX_Vfnmadd132ps_ymm_ymm_ymmm256
C4E2C9 9C D3, VEX_Vfnmadd132pd_xmm_xmm_xmmm128
C4E2C9 9C 10, VEX_Vfnmadd132pd_xmm_xmm_xmmm128
C4E2CD 9C D3, VEX_Vfnmadd132pd_ymm_ymm_ymmm256
C4E2CD 9C 10, VEX_Vfnmadd132pd_ymm_ymm_ymmm256
62 F24D8B 9C D3, EVEX_Vfnmadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 9C 50 01, EVEX_Vfnmadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 9C 50 01, EVEX_Vfnmadd132ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 9C D3, EVEX_Vfnmadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 9C 50 01, EVEX_Vfnmadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 9C 50 01, EVEX_Vfnmadd132ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 9C D3, EVEX_Vfnmadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 9C 50 01, EVEX_Vfnmadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 9C 50 01, EVEX_Vfnmadd132ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 9C D3, EVEX_Vfnmadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 9C 50 01, EVEX_Vfnmadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 9C 50 01, EVEX_Vfnmadd132pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 9C D3, EVEX_Vfnmadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 9C 50 01, EVEX_Vfnmadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 9C 50 01, EVEX_Vfnmadd132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 9C D3, EVEX_Vfnmadd132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 9C 50 01, EVEX_Vfnmadd132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 9C 50 01, EVEX_Vfnmadd132pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 9D D3, VEX_Vfnmadd132ss_xmm_xmm_xmmm32
C4E249 9D 10, VEX_Vfnmadd132ss_xmm_xmm_xmmm32
C4E2C9 9D D3, VEX_Vfnmadd132sd_xmm_xmm_xmmm64
C4E2C9 9D 10, VEX_Vfnmadd132sd_xmm_xmm_xmmm64
62 F24D8B 9D D3, EVEX_Vfnmadd132ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B 9D 50 01, EVEX_Vfnmadd132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B 9D D3, EVEX_Vfnmadd132sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B 9D 50 01, EVEX_Vfnmadd132sd_xmm_k1z_xmm_xmmm64_er
C4E249 9E D3, VEX_Vfnmsub132ps_xmm_xmm_xmmm128
C4E249 9E 10, VEX_Vfnmsub132ps_xmm_xmm_xmmm128
C4E24D 9E D3, VEX_Vfnmsub132ps_ymm_ymm_ymmm256
C4E24D 9E 10, VEX_Vfnmsub132ps_ymm_ymm_ymmm256
C4E2C9 9E D3, VEX_Vfnmsub132pd_xmm_xmm_xmmm128
C4E2C9 9E 10, VEX_Vfnmsub132pd_xmm_xmm_xmmm128
C4E2CD 9E D3, VEX_Vfnmsub132pd_ymm_ymm_ymmm256
C4E2CD 9E 10, VEX_Vfnmsub132pd_ymm_ymm_ymmm256
62 F24D8B 9E D3, EVEX_Vfnmsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B 9E 50 01, EVEX_Vfnmsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D 9E 50 01, EVEX_Vfnmsub132ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB 9E D3, EVEX_Vfnmsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B 9E 50 01, EVEX_Vfnmsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD 9E 50 01, EVEX_Vfnmsub132ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB 9E D3, EVEX_Vfnmsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B 9E 50 01, EVEX_Vfnmsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD 9E 50 01, EVEX_Vfnmsub132ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B 9E D3, EVEX_Vfnmsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B 9E 50 01, EVEX_Vfnmsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 9E 50 01, EVEX_Vfnmsub132pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB 9E D3, EVEX_Vfnmsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 9E 50 01, EVEX_Vfnmsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 9E 50 01, EVEX_Vfnmsub132pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB 9E D3, EVEX_Vfnmsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B 9E 50 01, EVEX_Vfnmsub132pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD 9E 50 01, EVEX_Vfnmsub132pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 9F D3, VEX_Vfnmsub132ss_xmm_xmm_xmmm32
C4E249 9F 10, VEX_Vfnmsub132ss_xmm_xmm_xmmm32
C4E2C9 9F D3, VEX_Vfnmsub132sd_xmm_xmm_xmmm64
C4E2C9 9F 10, VEX_Vfnmsub132sd_xmm_xmm_xmmm64
62 F24D8B 9F D3, EVEX_Vfnmsub132ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B 9F 50 01, EVEX_Vfnmsub132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B 9F D3, EVEX_Vfnmsub132sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B 9F 50 01, EVEX_Vfnmsub132sd_xmm_k1z_xmm_xmmm64_er
62 F27D0B A0 54 A1 01, EVEX_Vpscatterdd_vm32x_k1_xmm
62 F27D2B A0 54 A1 01, EVEX_Vpscatterdd_vm32y_k1_ymm
62 F27D4B A0 54 A1 01, EVEX_Vpscatterdd_vm32z_k1_zmm
62 F2FD0B A0 54 A1 01, EVEX_Vpscatterdq_vm32x_k1_xmm
62 F2FD2B A0 54 A1 01, EVEX_Vpscatterdq_vm32x_k1_ymm
62 F2FD4B A0 54 A1 01, EVEX_Vpscatterdq_vm32y_k1_zmm
62 F27D0B A1 54 A1 01, EVEX_Vpscatterqd_vm64x_k1_xmm
62 F27D2B A1 54 A1 01, EVEX_Vpscatterqd_vm64y_k1_xmm
62 F27D4B A1 54 A1 01, EVEX_Vpscatterqd_vm64z_k1_ymm
62 F2FD0B A1 54 A1 01, EVEX_Vpscatterqq_vm64x_k1_xmm
62 F2FD2B A1 54 A1 01, EVEX_Vpscatterqq_vm64y_k1_ymm
62 F2FD4B A1 54 A1 01, EVEX_Vpscatterqq_vm64z_k1_zmm
62 F27D0B A2 54 A1 01, EVEX_Vscatterdps_vm32x_k1_xmm
62 F27D2B A2 54 A1 01, EVEX_Vscatterdps_vm32y_k1_ymm
62 F27D4B A2 54 A1 01, EVEX_Vscatterdps_vm32z_k1_zmm
62 F2FD0B A2 54 A1 01, EVEX_Vscatterdpd_vm32x_k1_xmm
62 F2FD2B A2 54 A1 01, EVEX_Vscatterdpd_vm32x_k1_ymm
62 F2FD4B A2 54 A1 01, EVEX_Vscatterdpd_vm32y_k1_zmm
62 F27D0B A3 54 A1 01, EVEX_Vscatterqps_vm64x_k1_xmm
62 F27D2B A3 54 A1 01, EVEX_Vscatterqps_vm64y_k1_xmm
62 F27D4B A3 54 A1 01, EVEX_Vscatterqps_vm64z_k1_ymm
62 F2FD0B A3 54 A1 01, EVEX_Vscatterqpd_vm64x_k1_xmm
62 F2FD2B A3 54 A1 01, EVEX_Vscatterqpd_vm64y_k1_ymm
62 F2FD4B A3 54 A1 01, EVEX_Vscatterqpd_vm64z_k1_zmm
C4E249 A6 D3, VEX_Vfmaddsub213ps_xmm_xmm_xmmm128
C4E249 A6 10, VEX_Vfmaddsub213ps_xmm_xmm_xmmm128
C4E24D A6 D3, VEX_Vfmaddsub213ps_ymm_ymm_ymmm256
C4E24D A6 10, VEX_Vfmaddsub213ps_ymm_ymm_ymmm256
C4E2C9 A6 D3, VEX_Vfmaddsub213pd_xmm_xmm_xmmm128
C4E2C9 A6 10, VEX_Vfmaddsub213pd_xmm_xmm_xmmm128
C4E2CD A6 D3, VEX_Vfmaddsub213pd_ymm_ymm_ymmm256
C4E2CD A6 10, VEX_Vfmaddsub213pd_ymm_ymm_ymmm256
62 F24D8B A6 D3, EVEX_Vfmaddsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B A6 50 01, EVEX_Vfmaddsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D A6 50 01, EVEX_Vfmaddsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB A6 D3, EVEX_Vfmaddsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B A6 50 01, EVEX_Vfmaddsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD A6 50 01, EVEX_Vfmaddsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB A6 D3, EVEX_Vfmaddsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B A6 50 01, EVEX_Vfmaddsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD A6 50 01, EVEX_Vfmaddsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B A6 D3, EVEX_Vfmaddsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B A6 50 01, EVEX_Vfmaddsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D A6 50 01, EVEX_Vfmaddsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB A6 D3, EVEX_Vfmaddsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B A6 50 01, EVEX_Vfmaddsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD A6 50 01, EVEX_Vfmaddsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB A6 D3, EVEX_Vfmaddsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B A6 50 01, EVEX_Vfmaddsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD A6 50 01, EVEX_Vfmaddsub213pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 A7 D3, VEX_Vfmsubadd213ps_xmm_xmm_xmmm128
C4E249 A7 10, VEX_Vfmsubadd213ps_xmm_xmm_xmmm128
C4E24D A7 D3, VEX_Vfmsubadd213ps_ymm_ymm_ymmm256
C4E24D A7 10, VEX_Vfmsubadd213ps_ymm_ymm_ymmm256
C4E2C9 A7 D3, VEX_Vfmsubadd213pd_xmm_xmm_xmmm128
C4E2C9 A7 10, VEX_Vfmsubadd213pd_xmm_xmm_xmmm128
C4E2CD A7 D3, VEX_Vfmsubadd213pd_ymm_ymm_ymmm256
C4E2CD A7 10, VEX_Vfmsubadd213pd_ymm_ymm_ymmm256
62 F24D8B A7 D3, EVEX_Vfmsubadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B A7 50 01, EVEX_Vfmsubadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D A7 50 01, EVEX_Vfmsubadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB A7 D3, EVEX_Vfmsubadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B A7 50 01, EVEX_Vfmsubadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD A7 50 01, EVEX_Vfmsubadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB A7 D3, EVEX_Vfmsubadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B A7 50 01, EVEX_Vfmsubadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD A7 50 01, EVEX_Vfmsubadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B A7 D3, EVEX_Vfmsubadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B A7 50 01, EVEX_Vfmsubadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D A7 50 01, EVEX_Vfmsubadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB A7 D3, EVEX_Vfmsubadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B A7 50 01, EVEX_Vfmsubadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD A7 50 01, EVEX_Vfmsubadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB A7 D3, EVEX_Vfmsubadd213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B A7 50 01, EVEX_Vfmsubadd213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD A7 50 01, EVEX_Vfmsubadd213pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 A8 D3, VEX_Vfmadd213ps_xmm_xmm_xmmm128
C4E249 A8 10, VEX_Vfmadd213ps_xmm_xmm_xmmm128
C4E24D A8 D3, VEX_Vfmadd213ps_ymm_ymm_ymmm256
C4E24D A8 10, VEX_Vfmadd213ps_ymm_ymm_ymmm256
C4E2C9 A8 D3, VEX_Vfmadd213pd_xmm_xmm_xmmm128
C4E2C9 A8 10, VEX_Vfmadd213pd_xmm_xmm_xmmm128
C4E2CD A8 D3, VEX_Vfmadd213pd_ymm_ymm_ymmm256
C4E2CD A8 10, VEX_Vfmadd213pd_ymm_ymm_ymmm256
62 F24D8B A8 D3, EVEX_Vfmadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B A8 50 01, EVEX_Vfmadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D A8 50 01, EVEX_Vfmadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB A8 D3, EVEX_Vfmadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B A8 50 01, EVEX_Vfmadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD A8 50 01, EVEX_Vfmadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB A8 D3, EVEX_Vfmadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B A8 50 01, EVEX_Vfmadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD A8 50 01, EVEX_Vfmadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B A8 D3, EVEX_Vfmadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B A8 50 01, EVEX_Vfmadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D A8 50 01, EVEX_Vfmadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB A8 D3, EVEX_Vfmadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B A8 50 01, EVEX_Vfmadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD A8 50 01, EVEX_Vfmadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB A8 D3, EVEX_Vfmadd213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B A8 50 01, EVEX_Vfmadd213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD A8 50 01, EVEX_Vfmadd213pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 A9 D3, VEX_Vfmadd213ss_xmm_xmm_xmmm32
C4E249 A9 10, VEX_Vfmadd213ss_xmm_xmm_xmmm32
C4E2C9 A9 D3, VEX_Vfmadd213sd_xmm_xmm_xmmm64
C4E2C9 A9 10, VEX_Vfmadd213sd_xmm_xmm_xmmm64
62 F24D8B A9 D3, EVEX_Vfmadd213ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B A9 50 01, EVEX_Vfmadd213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B A9 D3, EVEX_Vfmadd213sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B A9 50 01, EVEX_Vfmadd213sd_xmm_k1z_xmm_xmmm64_er
C4E249 AA D3, VEX_Vfmsub213ps_xmm_xmm_xmmm128
C4E249 AA 10, VEX_Vfmsub213ps_xmm_xmm_xmmm128
C4E24D AA D3, VEX_Vfmsub213ps_ymm_ymm_ymmm256
C4E24D AA 10, VEX_Vfmsub213ps_ymm_ymm_ymmm256
C4E2C9 AA D3, VEX_Vfmsub213pd_xmm_xmm_xmmm128
C4E2C9 AA 10, VEX_Vfmsub213pd_xmm_xmm_xmmm128
C4E2CD AA D3, VEX_Vfmsub213pd_ymm_ymm_ymmm256
C4E2CD AA 10, VEX_Vfmsub213pd_ymm_ymm_ymmm256
62 F24D8B AA D3, EVEX_Vfmsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B AA 50 01, EVEX_Vfmsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D AA 50 01, EVEX_Vfmsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB AA D3, EVEX_Vfmsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B AA 50 01, EVEX_Vfmsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD AA 50 01, EVEX_Vfmsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB AA D3, EVEX_Vfmsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B AA 50 01, EVEX_Vfmsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD AA 50 01, EVEX_Vfmsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B AA D3, EVEX_Vfmsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B AA 50 01, EVEX_Vfmsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D AA 50 01, EVEX_Vfmsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB AA D3, EVEX_Vfmsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B AA 50 01, EVEX_Vfmsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD AA 50 01, EVEX_Vfmsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB AA D3, EVEX_Vfmsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B AA 50 01, EVEX_Vfmsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD AA 50 01, EVEX_Vfmsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F24F4B AA 50 01, EVEX_V4fnmaddps_zmm_k1z_zmmp3_m128
C4E249 AB D3, VEX_Vfmsub213ss_xmm_xmm_xmmm32
C4E249 AB 10, VEX_Vfmsub213ss_xmm_xmm_xmmm32
C4E2C9 AB D3, VEX_Vfmsub213sd_xmm_xmm_xmmm64
C4E2C9 AB 10, VEX_Vfmsub213sd_xmm_xmm_xmmm64
62 F24D8B AB D3, EVEX_Vfmsub213ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B AB 50 01, EVEX_Vfmsub213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B AB D3, EVEX_Vfmsub213sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B AB 50 01, EVEX_Vfmsub213sd_xmm_k1z_xmm_xmmm64_er
62 F24F0B AB 50 01, EVEX_V4fnmaddss_xmm_k1z_xmmp3_m128
C4E249 AC D3, VEX_Vfnmadd213ps_xmm_xmm_xmmm128
C4E249 AC 10, VEX_Vfnmadd213ps_xmm_xmm_xmmm128
C4E24D AC D3, VEX_Vfnmadd213ps_ymm_ymm_ymmm256
C4E24D AC 10, VEX_Vfnmadd213ps_ymm_ymm_ymmm256
C4E2C9 AC D3, VEX_Vfnmadd213pd_xmm_xmm_xmmm128
C4E2C9 AC 10, VEX_Vfnmadd213pd_xmm_xmm_xmmm128
C4E2CD AC D3, VEX_Vfnmadd213pd_ymm_ymm_ymmm256
C4E2CD AC 10, VEX_Vfnmadd213pd_ymm_ymm_ymmm256
62 F24D8B AC D3, EVEX_Vfnmadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B AC 50 01, EVEX_Vfnmadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D AC 50 01, EVEX_Vfnmadd213ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB AC D3, EVEX_Vfnmadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B AC 50 01, EVEX_Vfnmadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD AC 50 01, EVEX_Vfnmadd213ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB AC D3, EVEX_Vfnmadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B AC 50 01, EVEX_Vfnmadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD AC 50 01, EVEX_Vfnmadd213ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B AC D3, EVEX_Vfnmadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B AC 50 01, EVEX_Vfnmadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D AC 50 01, EVEX_Vfnmadd213pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB AC D3, EVEX_Vfnmadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B AC 50 01, EVEX_Vfnmadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD AC 50 01, EVEX_Vfnmadd213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB AC D3, EVEX_Vfnmadd213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B AC 50 01, EVEX_Vfnmadd213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD AC 50 01, EVEX_Vfnmadd213pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 AD D3, VEX_Vfnmadd213ss_xmm_xmm_xmmm32
C4E249 AD 10, VEX_Vfnmadd213ss_xmm_xmm_xmmm32
C4E2C9 AD D3, VEX_Vfnmadd213sd_xmm_xmm_xmmm64
C4E2C9 AD 10, VEX_Vfnmadd213sd_xmm_xmm_xmmm64
62 F24D8B AD D3, EVEX_Vfnmadd213ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B AD 50 01, EVEX_Vfnmadd213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B AD D3, EVEX_Vfnmadd213sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B AD 50 01, EVEX_Vfnmadd213sd_xmm_k1z_xmm_xmmm64_er
C4E249 AE D3, VEX_Vfnmsub213ps_xmm_xmm_xmmm128
C4E249 AE 10, VEX_Vfnmsub213ps_xmm_xmm_xmmm128
C4E24D AE D3, VEX_Vfnmsub213ps_ymm_ymm_ymmm256
C4E24D AE 10, VEX_Vfnmsub213ps_ymm_ymm_ymmm256
C4E2C9 AE D3, VEX_Vfnmsub213pd_xmm_xmm_xmmm128
C4E2C9 AE 10, VEX_Vfnmsub213pd_xmm_xmm_xmmm128
C4E2CD AE D3, VEX_Vfnmsub213pd_ymm_ymm_ymmm256
C4E2CD AE 10, VEX_Vfnmsub213pd_ymm_ymm_ymmm256
62 F24D8B AE D3, EVEX_Vfnmsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B AE 50 01, EVEX_Vfnmsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D AE 50 01, EVEX_Vfnmsub213ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB AE D3, EVEX_Vfnmsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B AE 50 01, EVEX_Vfnmsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD AE 50 01, EVEX_Vfnmsub213ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB AE D3, EVEX_Vfnmsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B AE 50 01, EVEX_Vfnmsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD AE 50 01, EVEX_Vfnmsub213ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B AE D3, EVEX_Vfnmsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B AE 50 01, EVEX_Vfnmsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D AE 50 01, EVEX_Vfnmsub213pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB AE D3, EVEX_Vfnmsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B AE 50 01, EVEX_Vfnmsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD AE 50 01, EVEX_Vfnmsub213pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB AE D3, EVEX_Vfnmsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B AE 50 01, EVEX_Vfnmsub213pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD AE 50 01, EVEX_Vfnmsub213pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 AF D3, VEX_Vfnmsub213ss_xmm_xmm_xmmm32
C4E249 AF 10, VEX_Vfnmsub213ss_xmm_xmm_xmmm32
C4E2C9 AF D3, VEX_Vfnmsub213sd_xmm_xmm_xmmm64
C4E2C9 AF 10, VEX_Vfnmsub213sd_xmm_xmm_xmmm64
62 F24D8B AF D3, EVEX_Vfnmsub213ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B AF 50 01, EVEX_Vfnmsub213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B AF D3, EVEX_Vfnmsub213sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B AF 50 01, EVEX_Vfnmsub213sd_xmm_k1z_xmm_xmmm64_er
62 F2CD8B B4 D3, EVEX_Vpmadd52luq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B B4 50 01, EVEX_Vpmadd52luq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D B4 50 01, EVEX_Vpmadd52luq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB B4 D3, EVEX_Vpmadd52luq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B B4 50 01, EVEX_Vpmadd52luq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD B4 50 01, EVEX_Vpmadd52luq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB B4 D3, EVEX_Vpmadd52luq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B B4 50 01, EVEX_Vpmadd52luq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD B4 50 01, EVEX_Vpmadd52luq_zmm_k1z_zmm_zmmm512b64
62 F2CD8B B5 D3, EVEX_Vpmadd52huq_xmm_k1z_xmm_xmmm128b64
62 F2CD0B B5 50 01, EVEX_Vpmadd52huq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D B5 50 01, EVEX_Vpmadd52huq_xmm_k1z_xmm_xmmm128b64
62 F2CDAB B5 D3, EVEX_Vpmadd52huq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B B5 50 01, EVEX_Vpmadd52huq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD B5 50 01, EVEX_Vpmadd52huq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB B5 D3, EVEX_Vpmadd52huq_zmm_k1z_zmm_zmmm512b64
62 F2CD4B B5 50 01, EVEX_Vpmadd52huq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD B5 50 01, EVEX_Vpmadd52huq_zmm_k1z_zmm_zmmm512b64
C4E249 B6 D3, VEX_Vfmaddsub231ps_xmm_xmm_xmmm128
C4E249 B6 10, VEX_Vfmaddsub231ps_xmm_xmm_xmmm128
C4E24D B6 D3, VEX_Vfmaddsub231ps_ymm_ymm_ymmm256
C4E24D B6 10, VEX_Vfmaddsub231ps_ymm_ymm_ymmm256
C4E2C9 B6 D3, VEX_Vfmaddsub231pd_xmm_xmm_xmmm128
C4E2C9 B6 10, VEX_Vfmaddsub231pd_xmm_xmm_xmmm128
C4E2CD B6 D3, VEX_Vfmaddsub231pd_ymm_ymm_ymmm256
C4E2CD B6 10, VEX_Vfmaddsub231pd_ymm_ymm_ymmm256
62 F24D8B B6 D3, EVEX_Vfmaddsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B B6 50 01, EVEX_Vfmaddsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D B6 50 01, EVEX_Vfmaddsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB B6 D3, EVEX_Vfmaddsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B B6 50 01, EVEX_Vfmaddsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD B6 50 01, EVEX_Vfmaddsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB B6 D3, EVEX_Vfmaddsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B B6 50 01, EVEX_Vfmaddsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD B6 50 01, EVEX_Vfmaddsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B B6 D3, EVEX_Vfmaddsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B B6 50 01, EVEX_Vfmaddsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D B6 50 01, EVEX_Vfmaddsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB B6 D3, EVEX_Vfmaddsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B B6 50 01, EVEX_Vfmaddsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD B6 50 01, EVEX_Vfmaddsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB B6 D3, EVEX_Vfmaddsub231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B B6 50 01, EVEX_Vfmaddsub231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD B6 50 01, EVEX_Vfmaddsub231pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 B7 D3, VEX_Vfmsubadd231ps_xmm_xmm_xmmm128
C4E249 B7 10, VEX_Vfmsubadd231ps_xmm_xmm_xmmm128
C4E24D B7 D3, VEX_Vfmsubadd231ps_ymm_ymm_ymmm256
C4E24D B7 10, VEX_Vfmsubadd231ps_ymm_ymm_ymmm256
C4E2C9 B7 D3, VEX_Vfmsubadd231pd_xmm_xmm_xmmm128
C4E2C9 B7 10, VEX_Vfmsubadd231pd_xmm_xmm_xmmm128
C4E2CD B7 D3, VEX_Vfmsubadd231pd_ymm_ymm_ymmm256
C4E2CD B7 10, VEX_Vfmsubadd231pd_ymm_ymm_ymmm256
62 F24D8B B7 D3, EVEX_Vfmsubadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B B7 50 01, EVEX_Vfmsubadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D B7 50 01, EVEX_Vfmsubadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB B7 D3, EVEX_Vfmsubadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B B7 50 01, EVEX_Vfmsubadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD B7 50 01, EVEX_Vfmsubadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB B7 D3, EVEX_Vfmsubadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B B7 50 01, EVEX_Vfmsubadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD B7 50 01, EVEX_Vfmsubadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B B7 D3, EVEX_Vfmsubadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B B7 50 01, EVEX_Vfmsubadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D B7 50 01, EVEX_Vfmsubadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB B7 D3, EVEX_Vfmsubadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B B7 50 01, EVEX_Vfmsubadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD B7 50 01, EVEX_Vfmsubadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB B7 D3, EVEX_Vfmsubadd231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B B7 50 01, EVEX_Vfmsubadd231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD B7 50 01, EVEX_Vfmsubadd231pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 B8 D3, VEX_Vfmadd231ps_xmm_xmm_xmmm128
C4E249 B8 10, VEX_Vfmadd231ps_xmm_xmm_xmmm128
C4E24D B8 D3, VEX_Vfmadd231ps_ymm_ymm_ymmm256
C4E24D B8 10, VEX_Vfmadd231ps_ymm_ymm_ymmm256
C4E2C9 B8 D3, VEX_Vfmadd231pd_xmm_xmm_xmmm128
C4E2C9 B8 10, VEX_Vfmadd231pd_xmm_xmm_xmmm128
C4E2CD B8 D3, VEX_Vfmadd231pd_ymm_ymm_ymmm256
C4E2CD B8 10, VEX_Vfmadd231pd_ymm_ymm_ymmm256
62 F24D8B B8 D3, EVEX_Vfmadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B B8 50 01, EVEX_Vfmadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D B8 50 01, EVEX_Vfmadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB B8 D3, EVEX_Vfmadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B B8 50 01, EVEX_Vfmadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD B8 50 01, EVEX_Vfmadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB B8 D3, EVEX_Vfmadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B B8 50 01, EVEX_Vfmadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD B8 50 01, EVEX_Vfmadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B B8 D3, EVEX_Vfmadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B B8 50 01, EVEX_Vfmadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D B8 50 01, EVEX_Vfmadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB B8 D3, EVEX_Vfmadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B B8 50 01, EVEX_Vfmadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD B8 50 01, EVEX_Vfmadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB B8 D3, EVEX_Vfmadd231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B B8 50 01, EVEX_Vfmadd231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD B8 50 01, EVEX_Vfmadd231pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 B9 D3, VEX_Vfmadd231ss_xmm_xmm_xmmm32
C4E249 B9 10, VEX_Vfmadd231ss_xmm_xmm_xmmm32
C4E2C9 B9 D3, VEX_Vfmadd231sd_xmm_xmm_xmmm64
C4E2C9 B9 10, VEX_Vfmadd231sd_xmm_xmm_xmmm64
62 F24D8B B9 D3, EVEX_Vfmadd231ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B B9 50 01, EVEX_Vfmadd231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B B9 D3, EVEX_Vfmadd231sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B B9 50 01, EVEX_Vfmadd231sd_xmm_k1z_xmm_xmmm64_er
C4E249 BA D3, VEX_Vfmsub231ps_xmm_xmm_xmmm128
C4E249 BA 10, VEX_Vfmsub231ps_xmm_xmm_xmmm128
C4E24D BA D3, VEX_Vfmsub231ps_ymm_ymm_ymmm256
C4E24D BA 10, VEX_Vfmsub231ps_ymm_ymm_ymmm256
C4E2C9 BA D3, VEX_Vfmsub231pd_xmm_xmm_xmmm128
C4E2C9 BA 10, VEX_Vfmsub231pd_xmm_xmm_xmmm128
C4E2CD BA D3, VEX_Vfmsub231pd_ymm_ymm_ymmm256
C4E2CD BA 10, VEX_Vfmsub231pd_ymm_ymm_ymmm256
62 F24D8B BA D3, EVEX_Vfmsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B BA 50 01, EVEX_Vfmsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D BA 50 01, EVEX_Vfmsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB BA D3, EVEX_Vfmsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B BA 50 01, EVEX_Vfmsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD BA 50 01, EVEX_Vfmsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB BA D3, EVEX_Vfmsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B BA 50 01, EVEX_Vfmsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD BA 50 01, EVEX_Vfmsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B BA D3, EVEX_Vfmsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B BA 50 01, EVEX_Vfmsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D BA 50 01, EVEX_Vfmsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB BA D3, EVEX_Vfmsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B BA 50 01, EVEX_Vfmsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD BA 50 01, EVEX_Vfmsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB BA D3, EVEX_Vfmsub231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B BA 50 01, EVEX_Vfmsub231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD BA 50 01, EVEX_Vfmsub231pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 BB D3, VEX_Vfmsub231ss_xmm_xmm_xmmm32
C4E249 BB 10, VEX_Vfmsub231ss_xmm_xmm_xmmm32
C4E2C9 BB D3, VEX_Vfmsub231sd_xmm_xmm_xmmm64
C4E2C9 BB 10, VEX_Vfmsub231sd_xmm_xmm_xmmm64
62 F24D8B BB D3, EVEX_Vfmsub231ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B BB 50 01, EVEX_Vfmsub231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B BB D3, EVEX_Vfmsub231sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B BB 50 01, EVEX_Vfmsub231sd_xmm_k1z_xmm_xmmm64_er
C4E249 BC D3, VEX_Vfnmadd231ps_xmm_xmm_xmmm128
C4E249 BC 10, VEX_Vfnmadd231ps_xmm_xmm_xmmm128
C4E24D BC D3, VEX_Vfnmadd231ps_ymm_ymm_ymmm256
C4E24D BC 10, VEX_Vfnmadd231ps_ymm_ymm_ymmm256
C4E2C9 BC D3, VEX_Vfnmadd231pd_xmm_xmm_xmmm128
C4E2C9 BC 10, VEX_Vfnmadd231pd_xmm_xmm_xmmm128
C4E2CD BC D3, VEX_Vfnmadd231pd_ymm_ymm_ymmm256
C4E2CD BC 10, VEX_Vfnmadd231pd_ymm_ymm_ymmm256
62 F24D8B BC D3, EVEX_Vfnmadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B BC 50 01, EVEX_Vfnmadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D BC 50 01, EVEX_Vfnmadd231ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB BC D3, EVEX_Vfnmadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B BC 50 01, EVEX_Vfnmadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD BC 50 01, EVEX_Vfnmadd231ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB BC D3, EVEX_Vfnmadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B BC 50 01, EVEX_Vfnmadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD BC 50 01, EVEX_Vfnmadd231ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B BC D3, EVEX_Vfnmadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B BC 50 01, EVEX_Vfnmadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D BC 50 01, EVEX_Vfnmadd231pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB BC D3, EVEX_Vfnmadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B BC 50 01, EVEX_Vfnmadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD BC 50 01, EVEX_Vfnmadd231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB BC D3, EVEX_Vfnmadd231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B BC 50 01, EVEX_Vfnmadd231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD BC 50 01, EVEX_Vfnmadd231pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 BD D3, VEX_Vfnmadd231ss_xmm_xmm_xmmm32
C4E249 BD 10, VEX_Vfnmadd231ss_xmm_xmm_xmmm32
C4E2C9 BD D3, VEX_Vfnmadd231sd_xmm_xmm_xmmm64
C4E2C9 BD 10, VEX_Vfnmadd231sd_xmm_xmm_xmmm64
62 F24D8B BD D3, EVEX_Vfnmadd231ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B BD 50 01, EVEX_Vfnmadd231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B BD D3, EVEX_Vfnmadd231sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B BD 50 01, EVEX_Vfnmadd231sd_xmm_k1z_xmm_xmmm64_er
C4E249 BE D3, VEX_Vfnmsub231ps_xmm_xmm_xmmm128
C4E249 BE 10, VEX_Vfnmsub231ps_xmm_xmm_xmmm128
C4E24D BE D3, VEX_Vfnmsub231ps_ymm_ymm_ymmm256
C4E24D BE 10, VEX_Vfnmsub231ps_ymm_ymm_ymmm256
C4E2C9 BE D3, VEX_Vfnmsub231pd_xmm_xmm_xmmm128
C4E2C9 BE 10, VEX_Vfnmsub231pd_xmm_xmm_xmmm128
C4E2CD BE D3, VEX_Vfnmsub231pd_ymm_ymm_ymmm256
C4E2CD BE 10, VEX_Vfnmsub231pd_ymm_ymm_ymmm256
62 F24D8B BE D3, EVEX_Vfnmsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24D0B BE 50 01, EVEX_Vfnmsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24D9D BE 50 01, EVEX_Vfnmsub231ps_xmm_k1z_xmm_xmmm128b32
62 F24DAB BE D3, EVEX_Vfnmsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24D2B BE 50 01, EVEX_Vfnmsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24DBD BE 50 01, EVEX_Vfnmsub231ps_ymm_k1z_ymm_ymmm256b32
62 F24DDB BE D3, EVEX_Vfnmsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24D4B BE 50 01, EVEX_Vfnmsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F24DDD BE 50 01, EVEX_Vfnmsub231ps_zmm_k1z_zmm_zmmm512b32_er
62 F2CD8B BE D3, EVEX_Vfnmsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD0B BE 50 01, EVEX_Vfnmsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CD9D BE 50 01, EVEX_Vfnmsub231pd_xmm_k1z_xmm_xmmm128b64
62 F2CDAB BE D3, EVEX_Vfnmsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CD2B BE 50 01, EVEX_Vfnmsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDBD BE 50 01, EVEX_Vfnmsub231pd_ymm_k1z_ymm_ymmm256b64
62 F2CDDB BE D3, EVEX_Vfnmsub231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CD4B BE 50 01, EVEX_Vfnmsub231pd_zmm_k1z_zmm_zmmm512b64_er
62 F2CDDD BE 50 01, EVEX_Vfnmsub231pd_zmm_k1z_zmm_zmmm512b64_er
C4E249 BF D3, VEX_Vfnmsub231ss_xmm_xmm_xmmm32
C4E249 BF 10, VEX_Vfnmsub231ss_xmm_xmm_xmmm32
C4E2C9 BF D3, VEX_Vfnmsub231sd_xmm_xmm_xmmm64
C4E2C9 BF 10, VEX_Vfnmsub231sd_xmm_xmm_xmmm64
62 F24D8B BF D3, EVEX_Vfnmsub231ss_xmm_k1z_xmm_xmmm32_er
62 F24D0B BF 50 01, EVEX_Vfnmsub231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD8B BF D3, EVEX_Vfnmsub231sd_xmm_k1z_xmm_xmmm64_er
62 F2CD0B BF 50 01, EVEX_Vfnmsub231sd_xmm_k1z_xmm_xmmm64_er
62 F27D8B C4 D3, EVEX_Vpconflictd_xmm_k1z_xmmm128b32
62 F27D0B C4 50 01, EVEX_Vpconflictd_xmm_k1z_xmmm128b32
62 F27D9D C4 50 01, EVEX_Vpconflictd_xmm_k1z_xmmm128b32
62 F27DAB C4 D3, EVEX_Vpconflictd_ymm_k1z_ymmm256b32
62 F27D2B C4 50 01, EVEX_Vpconflictd_ymm_k1z_ymmm256b32
62 F27DBD C4 50 01, EVEX_Vpconflictd_ymm_k1z_ymmm256b32
62 F27DCB C4 D3, EVEX_Vpconflictd_zmm_k1z_zmmm512b32
62 F27D4B C4 50 01, EVEX_Vpconflictd_zmm_k1z_zmmm512b32
62 F27DDD C4 50 01, EVEX_Vpconflictd_zmm_k1z_zmmm512b32
62 F2FD8B C4 D3, EVEX_Vpconflictq_xmm_k1z_xmmm128b64
62 F2FD0B C4 50 01, EVEX_Vpconflictq_xmm_k1z_xmmm128b64
62 F2FD9D C4 50 01, EVEX_Vpconflictq_xmm_k1z_xmmm128b64
62 F2FDAB C4 D3, EVEX_Vpconflictq_ymm_k1z_ymmm256b64
62 F2FD2B C4 50 01, EVEX_Vpconflictq_ymm_k1z_ymmm256b64
62 F2FDBD C4 50 01, EVEX_Vpconflictq_ymm_k1z_ymmm256b64
62 F2FDCB C4 D3, EVEX_Vpconflictq_zmm_k1z_zmmm512b64
62 F2FD4B C4 50 01, EVEX_Vpconflictq_zmm_k1z_zmmm512b64
62 F2FDDD C4 50 01, EVEX_Vpconflictq_zmm_k1z_zmmm512b64
0F38C8 CD, Sha1nexte_xmm_xmmm128
0F38C8 08, Sha1nexte_xmm_xmmm128
0F38C9 CD, Sha1msg1_xmm_xmmm128
0F38C9 08, Sha1msg1_xmm_xmmm128
0F38CA CD, Sha1msg2_xmm_xmmm128
0F38CA 08, Sha1msg2_xmm_xmmm128
0F38CB CD, Sha256rnds2_xmm_xmmm128
0F38CB 08, Sha256rnds2_xmm_xmmm128
0F38CC CD, Sha256msg1_xmm_xmmm128
0F38CC 08, Sha256msg1_xmm_xmmm128
0F38CD CD, Sha256msg2_xmm_xmmm128
0F38CD 08, Sha256msg2_xmm_xmmm128
62 F27D4B C6 4C A1 01, EVEX_Vgatherpf0dps_vm32z_k1
62 F2FD4B C6 4C A1 01, EVEX_Vgatherpf0dpd_vm32y_k1
62 F27D4B C6 54 A1 01, EVEX_Vgatherpf1dps_vm32z_k1
62 F2FD4B C6 54 A1 01, EVEX_Vgatherpf1dpd_vm32y_k1
62 F27D4B C6 6C A1 01, EVEX_Vscatterpf0dps_vm32z_k1
62 F2FD4B C6 6C A1 01, EVEX_Vscatterpf0dpd_vm32y_k1
62 F27D4B C6 74 A1 01, EVEX_Vscatterpf1dps_vm32z_k1
62 F2FD4B C6 74 A1 01, EVEX_Vscatterpf1dpd_vm32y_k1
62 F27D4B C7 4C A1 01, EVEX_Vgatherpf0qps_vm64z_k1
62 F2FD4B C7 4C A1 01, EVEX_Vgatherpf0qpd_vm64z_k1
62 F27D4B C7 54 A1 01, EVEX_Vgatherpf1qps_vm64z_k1
62 F2FD4B C7 54 A1 01, EVEX_Vgatherpf1qpd_vm64z_k1
62 F27D4B C7 6C A1 01, EVEX_Vscatterpf0qps_vm64z_k1
62 F2FD4B C7 6C A1 01, EVEX_Vscatterpf0qpd_vm64z_k1
62 F27D4B C7 74 A1 01, EVEX_Vscatterpf1qps_vm64z_k1
62 F2FD4B C7 74 A1 01, EVEX_Vscatterpf1qpd_vm64z_k1
62 F27D4B C8 D3, EVEX_Vexp2ps_zmm_k1z_zmmm512b32_sae
62 F27D48 C8 50 01, EVEX_Vexp2ps_zmm_k1z_zmmm512b32_sae
62 F27DDB C8 50 01, EVEX_Vexp2ps_zmm_k1z_zmmm512b32_sae
62 F2FD4B C8 D3, EVEX_Vexp2pd_zmm_k1z_zmmm512b64_sae
62 F2FD48 C8 50 01, EVEX_Vexp2pd_zmm_k1z_zmmm512b64_sae
62 F2FDDB C8 50 01, EVEX_Vexp2pd_zmm_k1z_zmmm512b64_sae
62 F27D4B CA D3, EVEX_Vrcp28ps_zmm_k1z_zmmm512b32_sae
62 F27D48 CA 50 01, EVEX_Vrcp28ps_zmm_k1z_zmmm512b32_sae
62 F27DDB CA 50 01, EVEX_Vrcp28ps_zmm_k1z_zmmm512b32_sae
62 F2FD4B CA D3, EVEX_Vrcp28pd_zmm_k1z_zmmm512b64_sae
62 F2FD48 CA 50 01, EVEX_Vrcp28pd_zmm_k1z_zmmm512b64_sae
62 F2FDDB CA 50 01, EVEX_Vrcp28pd_zmm_k1z_zmmm512b64_sae
62 F24D0B CB D3, EVEX_Vrcp28ss_xmm_k1z_xmm_xmmm32_sae
62 F24D0B CB 50 01, EVEX_Vrcp28ss_xmm_k1z_xmm_xmmm32_sae
62 F2CD8B CB D3, EVEX_Vrcp28sd_xmm_k1z_xmm_xmmm64_sae
62 F2CD0B CB 50 01, EVEX_Vrcp28sd_xmm_k1z_xmm_xmmm64_sae
62 F27D4B CC D3, EVEX_Vrsqrt28ps_zmm_k1z_zmmm512b32_sae
62 F27D48 CC 50 01, EVEX_Vrsqrt28ps_zmm_k1z_zmmm512b32_sae
62 F27DDB CC 50 01, EVEX_Vrsqrt28ps_zmm_k1z_zmmm512b32_sae
62 F2FD4B CC D3, EVEX_Vrsqrt28pd_zmm_k1z_zmmm512b64_sae
62 F2FD48 CC 50 01, EVEX_Vrsqrt28pd_zmm_k1z_zmmm512b64_sae
62 F2FDDB CC 50 01, EVEX_Vrsqrt28pd_zmm_k1z_zmmm512b64_sae
62 F24D0B CD D3, EVEX_Vrsqrt28ss_xmm_k1z_xmm_xmmm32_sae
62 F24D0B CD 50 01, EVEX_Vrsqrt28ss_xmm_k1z_xmm_xmmm32_sae
62 F2CD8B CD D3, EVEX_Vrsqrt28sd_xmm_k1z_xmm_xmmm64_sae
62 F2CD0B CD 50 01, EVEX_Vrsqrt28sd_xmm_k1z_xmm_xmmm64_sae
66 0F38DB CD, Aesimc_xmm_xmmm128
66 0F38DB 08, Aesimc_xmm_xmmm128
C4E279 DB D3, VEX_Vaesimc_xmm_xmmm128
C4E279 DB 10, VEX_Vaesimc_xmm_xmmm128
66 0F38DC CD, Aesenc_xmm_xmmm128
66 0F38DC 08, Aesenc_xmm_xmmm128
C4E249 DC D3, VEX_Vaesenc_xmm_xmm_xmmm128
C4E249 DC 10, VEX_Vaesenc_xmm_xmm_xmmm128
66 0F38DD CD, Aesenclast_xmm_xmmm128
66 0F38DD 08, Aesenclast_xmm_xmmm128
C4E249 DD D3, VEX_Vaesenclast_xmm_xmm_xmmm128
C4E249 DD 10, VEX_Vaesenclast_xmm_xmm_xmmm128
66 0F38DE CD, Aesdec_xmm_xmmm128
66 0F38DE 08, Aesdec_xmm_xmmm128
C4E249 DE D3, VEX_Vaesdec_xmm_xmm_xmmm128
C4E249 DE 10, VEX_Vaesdec_xmm_xmm_xmmm128
66 0F38DF CD, Aesdeclast_xmm_xmmm128
66 0F38DF 08, Aesdeclast_xmm_xmmm128
C4E249 DF D3, VEX_Vaesdeclast_xmm_xmm_xmmm128
C4E249 DF 10, VEX_Vaesdeclast_xmm_xmm_xmmm128
66 0F38F0 18, Movbe_r16_m16
0F38F0 18, Movbe_r32_m32
48 0F38F0 18, Movbe_r64_m64
66 0F38F1 18, Movbe_m16_r16
0F38F1 18, Movbe_m32_r32
48 0F38F1 18, Movbe_m64_r64
F2 0F38F0 CE, Crc32_r32_rm8
F2 0F38F0 18, Crc32_r32_rm8
F2 48 0F38F0 CE, Crc32_r64_rm8
F2 48 0F38F0 18, Crc32_r64_rm8
66 F2 0F38F1 CE, Crc32_r32_rm16
66 F2 0F38F1 18, Crc32_r32_rm16
F2 0F38F1 CE, Crc32_r32_rm32
F2 0F38F1 18, Crc32_r32_rm32
F2 48 0F38F1 CE, Crc32_r64_rm64
F2 48 0F38F1 18, Crc32_r64_rm64
C4E248 F2 D3, VEX_Andn_r32_r32_rm32
C4E248 F2 10, VEX_Andn_r32_r32_rm32
C4E2C8 F2 D3, VEX_Andn_r64_r64_rm64
C4E2C8 F2 10, VEX_Andn_r64_r64_rm64
C4E248 F3 CB, VEX_Blsr_r32_rm32
C4E248 F3 08, VEX_Blsr_r32_rm32
C4E2C8 F3 CB, VEX_Blsr_r64_rm64
C4E2C8 F3 08, VEX_Blsr_r64_rm64
C4E248 F3 D3, VEX_Blsmsk_r32_rm32
C4E248 F3 10, VEX_Blsmsk_r32_rm32
C4E2C8 F3 D3, VEX_Blsmsk_r64_rm64
C4E2C8 F3 10, VEX_Blsmsk_r64_rm64
C4E248 F3 DB, VEX_Blsi_r32_rm32
C4E248 F3 18, VEX_Blsi_r32_rm32
C4E2C8 F3 DB, VEX_Blsi_r64_rm64
C4E2C8 F3 18, VEX_Blsi_r64_rm64
C4E248 F5 D3, VEX_Bzhi_r32_rm32_r32
C4E248 F5 10, VEX_Bzhi_r32_rm32_r32
C4E2C8 F5 D3, VEX_Bzhi_r64_rm64_r64
C4E2C8 F5 10, VEX_Bzhi_r64_rm64_r64
C4E24A F5 D3, VEX_Pext_r32_r32_rm32
C4E24A F5 10, VEX_Pext_r32_r32_rm32
C4E2CA F5 D3, VEX_Pext_r64_r64_rm64
C4E2CA F5 10, VEX_Pext_r64_r64_rm64
C4E24B F5 D3, VEX_Pdep_r32_r32_rm32
C4E24B F5 10, VEX_Pdep_r32_r32_rm32
C4E2CB F5 D3, VEX_Pdep_r64_r64_rm64
C4E2CB F5 10, VEX_Pdep_r64_r64_rm64
66 0F38F6 CE, Adcx_r32_rm32
66 0F38F6 18, Adcx_r32_rm32
66 48 0F38F6 CE, Adcx_r64_rm64
66 48 0F38F6 18, Adcx_r64_rm64
F3 0F38F6 CE, Adox_r32_rm32
F3 0F38F6 18, Adox_r32_rm32
F3 48 0F38F6 CE, Adox_r64_rm64
F3 48 0F38F6 18, Adox_r64_rm64
C4E24B F6 D3, VEX_Mulx_r32_r32_rm32
C4E24B F6 10, VEX_Mulx_r32_r32_rm32
C4E2CB F6 D3, VEX_Mulx_r64_r64_rm64
C4E2CB F6 10, VEX_Mulx_r64_r64_rm64
C4E248 F7 D3, VEX_Bextr_r32_rm32_r32
C4E248 F7 10, VEX_Bextr_r32_rm32_r32
C4E2C8 F7 D3, VEX_Bextr_r64_rm64_r64
C4E2C8 F7 10, VEX_Bextr_r64_rm64_r64
C4E249 F7 D3, VEX_Shlx_r32_rm32_r32
C4E249 F7 10, VEX_Shlx_r32_rm32_r32
C4E2C9 F7 D3, VEX_Shlx_r64_rm64_r64
C4E2C9 F7 10, VEX_Shlx_r64_rm64_r64
C4E24A F7 D3, VEX_Sarx_r32_rm32_r32
C4E24A F7 10, VEX_Sarx_r32_rm32_r32
C4E2CA F7 D3, VEX_Sarx_r64_rm64_r64
C4E2CA F7 10, VEX_Sarx_r64_rm64_r64
C4E24B F7 D3, VEX_Shrx_r32_rm32_r32
C4E24B F7 10, VEX_Shrx_r32_rm32_r32
C4E2CB F7 D3, VEX_Shrx_r64_rm64_r64
C4E2CB F7 10, VEX_Shrx_r64_rm64_r64
C4E3FD 00 D3 A5, VEX_Vpermq_ymm_ymmm256_imm8
C4E3FD 00 10 A5, VEX_Vpermq_ymm_ymmm256_imm8
62 F3FDAB 00 D3 A5, EVEX_Vpermq_ymm_k1z_ymmm256b64_imm8
62 F3FDAB 00 50 01 A5, EVEX_Vpermq_ymm_k1z_ymmm256b64_imm8
62 F3FD3D 00 50 01 A5, EVEX_Vpermq_ymm_k1z_ymmm256b64_imm8
62 F3FDCB 00 D3 A5, EVEX_Vpermq_zmm_k1z_zmmm512b64_imm8
62 F3FDCB 00 50 01 A5, EVEX_Vpermq_zmm_k1z_zmmm512b64_imm8
62 F3FD5D 00 50 01 A5, EVEX_Vpermq_zmm_k1z_zmmm512b64_imm8
C4E3FD 01 D3 A5, VEX_Vpermpd_ymm_ymmm256_imm8
C4E3FD 01 10 A5, VEX_Vpermpd_ymm_ymmm256_imm8
62 F3FDAB 01 D3 A5, EVEX_Vpermpd_ymm_k1z_ymmm256b64_imm8
62 F3FDAB 01 50 01 A5, EVEX_Vpermpd_ymm_k1z_ymmm256b64_imm8
62 F3FD3D 01 50 01 A5, EVEX_Vpermpd_ymm_k1z_ymmm256b64_imm8
62 F3FDCB 01 D3 A5, EVEX_Vpermpd_zmm_k1z_zmmm512b64_imm8
62 F3FDCB 01 50 01 A5, EVEX_Vpermpd_zmm_k1z_zmmm512b64_imm8
62 F3FD5D 01 50 01 A5, EVEX_Vpermpd_zmm_k1z_zmmm512b64_imm8
C4E349 02 D3 A5, VEX_Vpblendd_xmm_xmm_xmmm128_imm8
C4E349 02 10 A5, VEX_Vpblendd_xmm_xmm_xmmm128_imm8
C4E34D 02 D3 A5, VEX_Vpblendd_ymm_ymm_ymmm256_imm8
C4E34D 02 10 A5, VEX_Vpblendd_ymm_ymm_ymmm256_imm8
62 F34D0B 03 D3 A5, EVEX_Valignd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D0B 03 50 01 A5, EVEX_Valignd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D9D 03 50 01 A5, EVEX_Valignd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D2B 03 D3 A5, EVEX_Valignd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D2B 03 50 01 A5, EVEX_Valignd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 03 50 01 A5, EVEX_Valignd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D4B 03 D3 A5, EVEX_Valignd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34D4B 03 50 01 A5, EVEX_Valignd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34DDD 03 50 01 A5, EVEX_Valignd_zmm_k1z_zmm_zmmm512b32_imm8
62 F3CD8B 03 D3 A5, EVEX_Valignq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B 03 50 01 A5, EVEX_Valignq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D 03 50 01 A5, EVEX_Valignq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB 03 D3 A5, EVEX_Valignq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD2B 03 50 01 A5, EVEX_Valignq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 03 50 01 A5, EVEX_Valignq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDCB 03 D3 A5, EVEX_Valignq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD4B 03 50 01 A5, EVEX_Valignq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD 03 50 01 A5, EVEX_Valignq_zmm_k1z_zmm_zmmm512b64_imm8
C4E379 04 D3 A5, VEX_Vpermilps_xmm_xmmm128_imm8
C4E379 04 10 A5, VEX_Vpermilps_xmm_xmmm128_imm8
C4E37D 04 D3 A5, VEX_Vpermilps_ymm_ymmm256_imm8
C4E37D 04 10 A5, VEX_Vpermilps_ymm_ymmm256_imm8
62 F37D8B 04 D3 A5, EVEX_Vpermilps_xmm_k1z_xmmm128b32_imm8
62 F37D8B 04 50 01 A5, EVEX_Vpermilps_xmm_k1z_xmmm128b32_imm8
62 F37D1D 04 50 01 A5, EVEX_Vpermilps_xmm_k1z_xmmm128b32_imm8
62 F37DAB 04 D3 A5, EVEX_Vpermilps_ymm_k1z_ymmm256b32_imm8
62 F37DAB 04 50 01 A5, EVEX_Vpermilps_ymm_k1z_ymmm256b32_imm8
62 F37D3D 04 50 01 A5, EVEX_Vpermilps_ymm_k1z_ymmm256b32_imm8
62 F37DCB 04 D3 A5, EVEX_Vpermilps_zmm_k1z_zmmm512b32_imm8
62 F37DCB 04 50 01 A5, EVEX_Vpermilps_zmm_k1z_zmmm512b32_imm8
62 F37D5D 04 50 01 A5, EVEX_Vpermilps_zmm_k1z_zmmm512b32_imm8
C4E379 05 D3 A5, VEX_Vpermilpd_xmm_xmmm128_imm8
C4E379 05 10 A5, VEX_Vpermilpd_xmm_xmmm128_imm8
C4E37D 05 D3 A5, VEX_Vpermilpd_ymm_ymmm256_imm8
C4E37D 05 10 A5, VEX_Vpermilpd_ymm_ymmm256_imm8
62 F3FD8B 05 D3 A5, EVEX_Vpermilpd_xmm_k1z_xmmm128b64_imm8
62 F3FD8B 05 50 01 A5, EVEX_Vpermilpd_xmm_k1z_xmmm128b64_imm8
62 F3FD1D 05 50 01 A5, EVEX_Vpermilpd_xmm_k1z_xmmm128b64_imm8
62 F3FDAB 05 D3 A5, EVEX_Vpermilpd_ymm_k1z_ymmm256b64_imm8
62 F3FDAB 05 50 01 A5, EVEX_Vpermilpd_ymm_k1z_ymmm256b64_imm8
62 F3FD3D 05 50 01 A5, EVEX_Vpermilpd_ymm_k1z_ymmm256b64_imm8
62 F3FDCB 05 D3 A5, EVEX_Vpermilpd_zmm_k1z_zmmm512b64_imm8
62 F3FDCB 05 50 01 A5, EVEX_Vpermilpd_zmm_k1z_zmmm512b64_imm8
62 F3FD5D 05 50 01 A5, EVEX_Vpermilpd_zmm_k1z_zmmm512b64_imm8
C4E34D 06 D3 A5, VEX_Vperm2f128_ymm_ymm_ymmm256_imm8
C4E34D 06 10 A5, VEX_Vperm2f128_ymm_ymm_ymmm256_imm8
66 0F3A08 CD A5, Roundps_xmm_xmmm128_imm8
66 0F3A08 08 A5, Roundps_xmm_xmmm128_imm8
C4E379 08 D3 A5, VEX_Vroundps_xmm_xmmm128_imm8
C4E379 08 10 A5, VEX_Vroundps_xmm_xmmm128_imm8
C4E37D 08 D3 A5, VEX_Vroundps_ymm_ymmm256_imm8
C4E37D 08 10 A5, VEX_Vroundps_ymm_ymmm256_imm8
62 F37D0B 08 D3 A5, EVEX_Vrndscaleps_xmm_k1z_xmmm128b32_imm8
62 F37D08 08 50 01 A5, EVEX_Vrndscaleps_xmm_k1z_xmmm128b32_imm8
62 F37D9B 08 50 01 A5, EVEX_Vrndscaleps_xmm_k1z_xmmm128b32_imm8
62 F37D2B 08 D3 A5, EVEX_Vrndscaleps_ymm_k1z_ymmm256b32_imm8
62 F37D28 08 50 01 A5, EVEX_Vrndscaleps_ymm_k1z_ymmm256b32_imm8
62 F37DBB 08 50 01 A5, EVEX_Vrndscaleps_ymm_k1z_ymmm256b32_imm8
62 F37D4B 08 D3 A5, EVEX_Vrndscaleps_zmm_k1z_zmmm512b32_imm8_sae
62 F37D48 08 50 01 A5, EVEX_Vrndscaleps_zmm_k1z_zmmm512b32_imm8_sae
62 F37DDB 08 50 01 A5, EVEX_Vrndscaleps_zmm_k1z_zmmm512b32_imm8_sae
66 0F3A09 CD A5, Roundpd_xmm_xmmm128_imm8
66 0F3A09 08 A5, Roundpd_xmm_xmmm128_imm8
C4E379 09 D3 A5, VEX_Vroundpd_xmm_xmmm128_imm8
C4E379 09 10 A5, VEX_Vroundpd_xmm_xmmm128_imm8
C4E37D 09 D3 A5, VEX_Vroundpd_ymm_ymmm256_imm8
C4E37D 09 10 A5, VEX_Vroundpd_ymm_ymmm256_imm8
62 F3FD0B 09 D3 A5, EVEX_Vrndscalepd_xmm_k1z_xmmm128b64_imm8
62 F3FD08 09 50 01 A5, EVEX_Vrndscalepd_xmm_k1z_xmmm128b64_imm8
62 F3FD9B 09 50 01 A5, EVEX_Vrndscalepd_xmm_k1z_xmmm128b64_imm8
62 F3FD2B 09 D3 A5, EVEX_Vrndscalepd_ymm_k1z_ymmm256b64_imm8
62 F3FD28 09 50 01 A5, EVEX_Vrndscalepd_ymm_k1z_ymmm256b64_imm8
62 F3FDBB 09 50 01 A5, EVEX_Vrndscalepd_ymm_k1z_ymmm256b64_imm8
62 F3FD4B 09 D3 A5, EVEX_Vrndscalepd_zmm_k1z_zmmm512b64_imm8_sae
62 F3FD48 09 50 01 A5, EVEX_Vrndscalepd_zmm_k1z_zmmm512b64_imm8_sae
62 F3FDDB 09 50 01 A5, EVEX_Vrndscalepd_zmm_k1z_zmmm512b64_imm8_sae
66 0F3A0A CD A5, Roundss_xmm_xmmm32_imm8
66 0F3A0A 08 A5, Roundss_xmm_xmmm32_imm8
C4E349 0A D3 A5, VEX_Vroundss_xmm_xmm_xmmm32_imm8
C4E349 0A 10 A5, VEX_Vroundss_xmm_xmm_xmmm32_imm8
62 F34D8B 0A D3 A5, EVEX_Vrndscaless_xmm_k1z_xmm_xmmm32_imm8_sae
62 F34D0B 0A 50 01 A5, EVEX_Vrndscaless_xmm_k1z_xmm_xmmm32_imm8_sae
66 0F3A0B CD A5, Roundsd_xmm_xmmm64_imm8
66 0F3A0B 08 A5, Roundsd_xmm_xmmm64_imm8
C4E349 0B D3 A5, VEX_Vroundsd_xmm_xmm_xmmm64_imm8
C4E349 0B 10 A5, VEX_Vroundsd_xmm_xmm_xmmm64_imm8
62 F3CD8B 0B D3 A5, EVEX_Vrndscalesd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F3CD0B 0B 50 01 A5, EVEX_Vrndscalesd_xmm_k1z_xmm_xmmm64_imm8_sae
66 0F3A0C CD A5, Blendps_xmm_xmmm128_imm8
66 0F3A0C 08 A5, Blendps_xmm_xmmm128_imm8
C4E349 0C D3 A5, VEX_Vblendps_xmm_xmm_xmmm128_imm8
C4E349 0C 10 A5, VEX_Vblendps_xmm_xmm_xmmm128_imm8
C4E34D 0C D3 5A, VEX_Vblendps_ymm_ymm_ymmm256_imm8
C4E34D 0C 10 5A, VEX_Vblendps_ymm_ymm_ymmm256_imm8
66 0F3A0D CD A5, Blendpd_xmm_xmmm128_imm8
66 0F3A0D 08 A5, Blendpd_xmm_xmmm128_imm8
C4E349 0D D3 A5, VEX_Vblendpd_xmm_xmm_xmmm128_imm8
C4E349 0D 10 A5, VEX_Vblendpd_xmm_xmm_xmmm128_imm8
C4E34D 0D D3 5A, VEX_Vblendpd_ymm_ymm_ymmm256_imm8
C4E34D 0D 10 5A, VEX_Vblendpd_ymm_ymm_ymmm256_imm8
66 0F3A0E CD A5, Pblendw_xmm_xmmm128_imm8
66 0F3A0E 08 A5, Pblendw_xmm_xmmm128_imm8
C4E349 0E D3 A5, VEX_Vpblendw_xmm_xmm_xmmm128_imm8
C4E349 0E 10 A5, VEX_Vpblendw_xmm_xmm_xmmm128_imm8
C4E34D 0E D3 5A, VEX_Vpblendw_ymm_ymm_ymmm256_imm8
C4E34D 0E 10 5A, VEX_Vpblendw_ymm_ymm_ymmm256_imm8
0F3A0F CD A5, Palignr_mm_mmm64_imm8
0F3A0F 08 A5, Palignr_mm_mmm64_imm8
66 0F3A0F CD A5, Palignr_xmm_xmmm128_imm8
66 0F3A0F 08 A5, Palignr_xmm_xmmm128_imm8
C4E349 0F D3 A5, VEX_Vpalignr_xmm_xmm_xmmm128_imm8
C4E349 0F 10 A5, VEX_Vpalignr_xmm_xmm_xmmm128_imm8
C4E34D 0F D3 A5, VEX_Vpalignr_ymm_ymm_ymmm256_imm8
C4E34D 0F 10 A5, VEX_Vpalignr_ymm_ymm_ymmm256_imm8
62 F34D0B 0F D3 A5, EVEX_Vpalignr_xmm_k1z_xmm_xmmm128_imm8
62 F34D0B 0F 50 01 A5, EVEX_Vpalignr_xmm_k1z_xmm_xmmm128_imm8
62 F34D2B 0F D3 A5, EVEX_Vpalignr_ymm_k1z_ymm_ymmm256_imm8
62 F34D2B 0F 50 01 A5, EVEX_Vpalignr_ymm_k1z_ymm_ymmm256_imm8
62 F34D4B 0F D3 A5, EVEX_Vpalignr_zmm_k1z_zmm_zmmm512_imm8
62 F34D4B 0F 50 01 A5, EVEX_Vpalignr_zmm_k1z_zmm_zmmm512_imm8
66 0F3A14 CD A5, Pextrb_r32m8_xmm_imm8
66 0F3A14 48 01 A5, Pextrb_r32m8_xmm_imm8
66 48 0F3A14 CD A5, Pextrb_r64m8_xmm_imm8
66 48 0F3A14 48 01 A5, Pextrb_r64m8_xmm_imm8
C4E379 14 D3 A5, VEX_Vpextrb_r32m8_xmm_imm8
C4E379 14 50 01 A5, VEX_Vpextrb_r32m8_xmm_imm8
C4E3F9 14 D3 A5, VEX_Vpextrb_r64m8_xmm_imm8
C4E3F9 14 50 01 A5, VEX_Vpextrb_r64m8_xmm_imm8
62 F37D08 14 D3 A5, EVEX_Vpextrb_r32m8_xmm_imm8
62 F37D08 14 50 01 A5, EVEX_Vpextrb_r32m8_xmm_imm8
62 F3FD08 14 D3 A5, EVEX_Vpextrb_r64m8_xmm_imm8
62 F3FD08 14 50 01 A5, EVEX_Vpextrb_r64m8_xmm_imm8
66 0F3A15 CD A5, Pextrw_r32m16_xmm_imm8
66 0F3A15 48 01 A5, Pextrw_r32m16_xmm_imm8
66 48 0F3A15 CD A5, Pextrw_r64m16_xmm_imm8
66 48 0F3A15 48 01 A5, Pextrw_r64m16_xmm_imm8
C4E379 15 D3 A5, VEX_Vpextrw_r32m16_xmm_imm8
C4E379 15 50 01 A5, VEX_Vpextrw_r32m16_xmm_imm8
C4E3F9 15 D3 A5, VEX_Vpextrw_r64m16_xmm_imm8
C4E3F9 15 50 01 A5, VEX_Vpextrw_r64m16_xmm_imm8
62 F37D08 15 D3 A5, EVEX_Vpextrw_r32m16_xmm_imm8
62 F37D08 15 50 01 A5, EVEX_Vpextrw_r32m16_xmm_imm8
62 F3FD08 15 D3 A5, EVEX_Vpextrw_r64m16_xmm_imm8
62 F3FD08 15 50 01 A5, EVEX_Vpextrw_r64m16_xmm_imm8
66 0F3A16 CD A5, Pextrd_rm32_xmm_imm8
66 0F3A16 48 01 A5, Pextrd_rm32_xmm_imm8
66 48 0F3A16 CD A5, Pextrq_rm64_xmm_imm8
66 48 0F3A16 48 01 A5, Pextrq_rm64_xmm_imm8
C4E379 16 D3 A5, VEX_Vpextrd_rm32_xmm_imm8
C4E379 16 50 01 A5, VEX_Vpextrd_rm32_xmm_imm8
C4E3F9 16 D3 A5, VEX_Vpextrq_rm64_xmm_imm8
C4E3F9 16 50 01 A5, VEX_Vpextrq_rm64_xmm_imm8
62 F37D08 16 D3 A5, EVEX_Vpextrd_rm32_xmm_imm8
62 F37D08 16 50 01 A5, EVEX_Vpextrd_rm32_xmm_imm8
62 F3FD08 16 D3 A5, EVEX_Vpextrq_rm64_xmm_imm8
62 F3FD08 16 50 01 A5, EVEX_Vpextrq_rm64_xmm_imm8
66 0F3A17 CD A5, Extractps_rm32_xmm_imm8
66 0F3A17 48 01 A5, Extractps_rm32_xmm_imm8
66 48 0F3A17 CD A5, Extractps_r64m32_xmm_imm8
66 48 0F3A17 48 01 A5, Extractps_r64m32_xmm_imm8
C4E379 17 D3 A5, VEX_Vextractps_rm32_xmm_imm8
C4E379 17 50 01 A5, VEX_Vextractps_rm32_xmm_imm8
C4E3F9 17 D3 A5, VEX_Vextractps_r64m32_xmm_imm8
C4E3F9 17 50 01 A5, VEX_Vextractps_r64m32_xmm_imm8
62 F37D08 17 D3 A5, EVEX_Vextractps_rm32_xmm_imm8
62 F37D08 17 50 01 A5, EVEX_Vextractps_rm32_xmm_imm8
62 F3FD08 17 D3 A5, EVEX_Vextractps_r64m32_xmm_imm8
62 F3FD08 17 50 01 A5, EVEX_Vextractps_r64m32_xmm_imm8
C4E34D 18 D3 A5, VEX_Vinsertf128_ymm_ymm_xmmm128_imm8
C4E34D 18 10 A5, VEX_Vinsertf128_ymm_ymm_xmmm128_imm8
62 F34D2B 18 D3 A5, EVEX_Vinsertf32x4_ymm_k1z_ymm_xmmm128_imm8
62 F34D2B 18 50 01 A5, EVEX_Vinsertf32x4_ymm_k1z_ymm_xmmm128_imm8
62 F34D4B 18 D3 A5, EVEX_Vinsertf32x4_zmm_k1z_zmm_xmmm128_imm8
62 F34D4B 18 50 01 A5, EVEX_Vinsertf32x4_zmm_k1z_zmm_xmmm128_imm8
62 F3CD2B 18 D3 A5, EVEX_Vinsertf64x2_ymm_k1z_ymm_xmmm128_imm8
62 F3CD2B 18 50 01 A5, EVEX_Vinsertf64x2_ymm_k1z_ymm_xmmm128_imm8
62 F3CD4B 18 D3 A5, EVEX_Vinsertf64x2_zmm_k1z_zmm_xmmm128_imm8
62 F3CD4B 18 50 01 A5, EVEX_Vinsertf64x2_zmm_k1z_zmm_xmmm128_imm8
C4E37D 19 D3 A5, VEX_Vextractf128_xmmm128_ymm_imm8
C4E37D 19 10 A5, VEX_Vextractf128_xmmm128_ymm_imm8
62 F37D2B 19 D3 A5, EVEX_Vextractf32x4_xmmm128_k1z_ymm_imm8
62 F37D2B 19 50 01 A5, EVEX_Vextractf32x4_xmmm128_k1z_ymm_imm8
62 F37D4B 19 D3 A5, EVEX_Vextractf32x4_xmmm128_k1z_zmm_imm8
62 F37D4B 19 50 01 A5, EVEX_Vextractf32x4_xmmm128_k1z_zmm_imm8
62 F3FD2B 19 D3 A5, EVEX_Vextractf64x2_xmmm128_k1z_ymm_imm8
62 F3FD2B 19 50 01 A5, EVEX_Vextractf64x2_xmmm128_k1z_ymm_imm8
62 F3FD4B 19 D3 A5, EVEX_Vextractf64x2_xmmm128_k1z_zmm_imm8
62 F3FD4B 19 50 01 A5, EVEX_Vextractf64x2_xmmm128_k1z_zmm_imm8
62 F34D4B 1A D3 A5, EVEX_Vinsertf32x8_zmm_k1z_zmm_ymmm256_imm8
62 F34D4B 1A 50 01 A5, EVEX_Vinsertf32x8_zmm_k1z_zmm_ymmm256_imm8
62 F3CD4B 1A D3 A5, EVEX_Vinsertf64x4_zmm_k1z_zmm_ymmm256_imm8
62 F3CD4B 1A 50 01 A5, EVEX_Vinsertf64x4_zmm_k1z_zmm_ymmm256_imm8
62 F37D4B 1B D3 A5, EVEX_Vextractf32x8_ymmm256_k1z_zmm_imm8
62 F37D4B 1B 50 01 A5, EVEX_Vextractf32x8_ymmm256_k1z_zmm_imm8
62 F3FD4B 1B D3 A5, EVEX_Vextractf64x4_ymmm256_k1z_zmm_imm8
62 F3FD4B 1B 50 01 A5, EVEX_Vextractf64x4_ymmm256_k1z_zmm_imm8
C4E379 1D CD A5, VEX_Vcvtps2ph_xmmm64_xmm_imm8
C4E379 1D 10 A5, VEX_Vcvtps2ph_xmmm64_xmm_imm8
C4E37D 1D CD A5, VEX_Vcvtps2ph_xmmm128_ymm_imm8
C4E37D 1D 10 A5, VEX_Vcvtps2ph_xmmm128_ymm_imm8
62 F37D8B 1D D3 A5, EVEX_Vcvtps2ph_xmmm64_k1z_xmm_imm8
62 F37D0B 1D 50 01 A5, EVEX_Vcvtps2ph_xmmm64_k1z_xmm_imm8
62 F37DAB 1D D3 A5, EVEX_Vcvtps2ph_xmmm128_k1z_ymm_imm8
62 F37D2B 1D 50 01 A5, EVEX_Vcvtps2ph_xmmm128_k1z_ymm_imm8
62 F37DDB 1D D3 A5, EVEX_Vcvtps2ph_ymmm256_k1z_zmm_imm8_sae
62 F37D4B 1D 50 01 A5, EVEX_Vcvtps2ph_ymmm256_k1z_zmm_imm8_sae
62 F34D0B 1E D3 A5, EVEX_Vpcmpud_kr_k1_xmm_xmmm128b32_imm8
62 F34D0B 1E 50 01 A5, EVEX_Vpcmpud_kr_k1_xmm_xmmm128b32_imm8
62 F34D1D 1E 50 01 A5, EVEX_Vpcmpud_kr_k1_xmm_xmmm128b32_imm8
62 F34D2B 1E D3 A5, EVEX_Vpcmpud_kr_k1_ymm_ymmm256b32_imm8
62 F34D2B 1E 50 01 A5, EVEX_Vpcmpud_kr_k1_ymm_ymmm256b32_imm8
62 F34D3D 1E 50 01 A5, EVEX_Vpcmpud_kr_k1_ymm_ymmm256b32_imm8
62 F34D4B 1E D3 A5, EVEX_Vpcmpud_kr_k1_zmm_zmmm512b32_imm8
62 F34D4B 1E 50 01 A5, EVEX_Vpcmpud_kr_k1_zmm_zmmm512b32_imm8
62 F34D5D 1E 50 01 A5, EVEX_Vpcmpud_kr_k1_zmm_zmmm512b32_imm8
62 F3CD0B 1E D3 A5, EVEX_Vpcmpuq_kr_k1_xmm_xmmm128b64_imm8
62 F3CD0B 1E 50 01 A5, EVEX_Vpcmpuq_kr_k1_xmm_xmmm128b64_imm8
62 F3CD1D 1E 50 01 A5, EVEX_Vpcmpuq_kr_k1_xmm_xmmm128b64_imm8
62 F3CD2B 1E D3 A5, EVEX_Vpcmpuq_kr_k1_ymm_ymmm256b64_imm8
62 F3CD2B 1E 50 01 A5, EVEX_Vpcmpuq_kr_k1_ymm_ymmm256b64_imm8
62 F3CD3D 1E 50 01 A5, EVEX_Vpcmpuq_kr_k1_ymm_ymmm256b64_imm8
62 F3CD4B 1E D3 A5, EVEX_Vpcmpuq_kr_k1_zmm_zmmm512b64_imm8
62 F3CD4B 1E 50 01 A5, EVEX_Vpcmpuq_kr_k1_zmm_zmmm512b64_imm8
62 F3CD5D 1E 50 01 A5, EVEX_Vpcmpuq_kr_k1_zmm_zmmm512b64_imm8
62 F34D0B 1F D3 A5, EVEX_Vpcmpd_kr_k1_xmm_xmmm128b32_imm8
62 F34D0B 1F 50 01 A5, EVEX_Vpcmpd_kr_k1_xmm_xmmm128b32_imm8
62 F34D1D 1F 50 01 A5, EVEX_Vpcmpd_kr_k1_xmm_xmmm128b32_imm8
62 F34D2B 1F D3 A5, EVEX_Vpcmpd_kr_k1_ymm_ymmm256b32_imm8
62 F34D2B 1F 50 01 A5, EVEX_Vpcmpd_kr_k1_ymm_ymmm256b32_imm8
62 F34D3D 1F 50 01 A5, EVEX_Vpcmpd_kr_k1_ymm_ymmm256b32_imm8
62 F34D4B 1F D3 A5, EVEX_Vpcmpd_kr_k1_zmm_zmmm512b32_imm8
62 F34D4B 1F 50 01 A5, EVEX_Vpcmpd_kr_k1_zmm_zmmm512b32_imm8
62 F34D5D 1F 50 01 A5, EVEX_Vpcmpd_kr_k1_zmm_zmmm512b32_imm8
62 F3CD0B 1F D3 A5, EVEX_Vpcmpq_kr_k1_xmm_xmmm128b64_imm8
62 F3CD0B 1F 50 01 A5, EVEX_Vpcmpq_kr_k1_xmm_xmmm128b64_imm8
62 F3CD1D 1F 50 01 A5, EVEX_Vpcmpq_kr_k1_xmm_xmmm128b64_imm8
62 F3CD2B 1F D3 A5, EVEX_Vpcmpq_kr_k1_ymm_ymmm256b64_imm8
62 F3CD2B 1F 50 01 A5, EVEX_Vpcmpq_kr_k1_ymm_ymmm256b64_imm8
62 F3CD3D 1F 50 01 A5, EVEX_Vpcmpq_kr_k1_ymm_ymmm256b64_imm8
62 F3CD4B 1F D3 A5, EVEX_Vpcmpq_kr_k1_zmm_zmmm512b64_imm8
62 F3CD4B 1F 50 01 A5, EVEX_Vpcmpq_kr_k1_zmm_zmmm512b64_imm8
62 F3CD5D 1F 50 01 A5, EVEX_Vpcmpq_kr_k1_zmm_zmmm512b64_imm8
66 0F3A20 CD A5, Pinsrb_xmm_r32m8_imm8
66 0F3A20 08 A5, Pinsrb_xmm_r32m8_imm8
66 48 0F3A20 CD A5, Pinsrb_xmm_r64m8_imm8
66 48 0F3A20 08 A5, Pinsrb_xmm_r64m8_imm8
C4E349 20 D3 A5, VEX_Vpinsrb_xmm_xmm_r32m8_imm8
C4E349 20 10 A5, VEX_Vpinsrb_xmm_xmm_r32m8_imm8
C4E3C9 20 D3 A5, VEX_Vpinsrb_xmm_xmm_r64m8_imm8
C4E3C9 20 10 A5, VEX_Vpinsrb_xmm_xmm_r64m8_imm8
62 F34D08 20 D3 A5, EVEX_Vpinsrb_xmm_xmm_r32m8_imm8
62 F34D08 20 50 01 A5, EVEX_Vpinsrb_xmm_xmm_r32m8_imm8
62 F3CD08 20 D3 A5, EVEX_Vpinsrb_xmm_xmm_r64m8_imm8
62 F3CD08 20 50 01 A5, EVEX_Vpinsrb_xmm_xmm_r64m8_imm8
66 0F3A21 CD A5, Insertps_xmm_xmmm32_imm8
66 0F3A21 08 A5, Insertps_xmm_xmmm32_imm8
C4E349 21 D3 A5, VEX_Vinsertps_xmm_xmm_xmmm32_imm8
C4E349 21 10 A5, VEX_Vinsertps_xmm_xmm_xmmm32_imm8
62 F34D08 21 D3 A5, EVEX_Vinsertps_xmm_xmm_xmmm32_imm8
62 F34D08 21 50 01 A5, EVEX_Vinsertps_xmm_xmm_xmmm32_imm8
66 0F3A22 CD A5, Pinsrd_xmm_rm32_imm8
66 0F3A22 08 A5, Pinsrd_xmm_rm32_imm8
66 48 0F3A22 CD A5, Pinsrq_xmm_rm64_imm8
66 48 0F3A22 08 A5, Pinsrq_xmm_rm64_imm8
C4E349 22 D3 A5, VEX_Vpinsrd_xmm_xmm_rm32_imm8
C4E349 22 10 A5, VEX_Vpinsrd_xmm_xmm_rm32_imm8
C4E3C9 22 D3 A5, VEX_Vpinsrq_xmm_xmm_rm64_imm8
C4E3C9 22 10 A5, VEX_Vpinsrq_xmm_xmm_rm64_imm8
62 F34D08 22 D3 A5, EVEX_Vpinsrd_xmm_xmm_rm32_imm8
62 F34D08 22 50 01 A5, EVEX_Vpinsrd_xmm_xmm_rm32_imm8
62 F3CD08 22 D3 A5, EVEX_Vpinsrq_xmm_xmm_rm64_imm8
62 F3CD08 22 50 01 A5, EVEX_Vpinsrq_xmm_xmm_rm64_imm8
62 F34D2B 23 D3 A5, EVEX_Vshuff32x4_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D2B 23 50 01 A5, EVEX_Vshuff32x4_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 23 50 01 A5, EVEX_Vshuff32x4_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D4B 23 D3 A5, EVEX_Vshuff32x4_zmm_k1z_zmm_zmmm512b32_imm8
62 F34D4B 23 50 01 A5, EVEX_Vshuff32x4_zmm_k1z_zmm_zmmm512b32_imm8
62 F34DDD 23 50 01 A5, EVEX_Vshuff32x4_zmm_k1z_zmm_zmmm512b32_imm8
62 F3CDAB 23 D3 A5, EVEX_Vshuff64x2_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD2B 23 50 01 A5, EVEX_Vshuff64x2_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 23 50 01 A5, EVEX_Vshuff64x2_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDCB 23 D3 A5, EVEX_Vshuff64x2_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD4B 23 50 01 A5, EVEX_Vshuff64x2_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD 23 50 01 A5, EVEX_Vshuff64x2_zmm_k1z_zmm_zmmm512b64_imm8
62 F34D0B 25 D3 A5, EVEX_Vpternlogd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D0B 25 50 01 A5, EVEX_Vpternlogd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D9D 25 50 01 A5, EVEX_Vpternlogd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D2B 25 D3 A5, EVEX_Vpternlogd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D2B 25 50 01 A5, EVEX_Vpternlogd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 25 50 01 A5, EVEX_Vpternlogd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D4B 25 D3 A5, EVEX_Vpternlogd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34D4B 25 50 01 A5, EVEX_Vpternlogd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34DDD 25 50 01 A5, EVEX_Vpternlogd_zmm_k1z_zmm_zmmm512b32_imm8
62 F3CD8B 25 D3 A5, EVEX_Vpternlogq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B 25 50 01 A5, EVEX_Vpternlogq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D 25 50 01 A5, EVEX_Vpternlogq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB 25 D3 A5, EVEX_Vpternlogq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD2B 25 50 01 A5, EVEX_Vpternlogq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 25 50 01 A5, EVEX_Vpternlogq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDCB 25 D3 A5, EVEX_Vpternlogq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD4B 25 50 01 A5, EVEX_Vpternlogq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD 25 50 01 A5, EVEX_Vpternlogq_zmm_k1z_zmm_zmmm512b64_imm8
62 F37D0B 26 D3 A5, EVEX_Vgetmantps_xmm_k1z_xmmm128b32_imm8
62 F37D08 26 50 01 A5, EVEX_Vgetmantps_xmm_k1z_xmmm128b32_imm8
62 F37D9B 26 50 01 A5, EVEX_Vgetmantps_xmm_k1z_xmmm128b32_imm8
62 F37D2B 26 D3 A5, EVEX_Vgetmantps_ymm_k1z_ymmm256b32_imm8
62 F37D28 26 50 01 A5, EVEX_Vgetmantps_ymm_k1z_ymmm256b32_imm8
62 F37DBB 26 50 01 A5, EVEX_Vgetmantps_ymm_k1z_ymmm256b32_imm8
62 F37D4B 26 D3 A5, EVEX_Vgetmantps_zmm_k1z_zmmm512b32_imm8_sae
62 F37D48 26 50 01 A5, EVEX_Vgetmantps_zmm_k1z_zmmm512b32_imm8_sae
62 F37DDB 26 50 01 A5, EVEX_Vgetmantps_zmm_k1z_zmmm512b32_imm8_sae
62 F3FD0B 26 D3 A5, EVEX_Vgetmantpd_xmm_k1z_xmmm128b64_imm8
62 F3FD08 26 50 01 A5, EVEX_Vgetmantpd_xmm_k1z_xmmm128b64_imm8
62 F3FD9B 26 50 01 A5, EVEX_Vgetmantpd_xmm_k1z_xmmm128b64_imm8
62 F3FD2B 26 D3 A5, EVEX_Vgetmantpd_ymm_k1z_ymmm256b64_imm8
62 F3FD28 26 50 01 A5, EVEX_Vgetmantpd_ymm_k1z_ymmm256b64_imm8
62 F3FDBB 26 50 01 A5, EVEX_Vgetmantpd_ymm_k1z_ymmm256b64_imm8
62 F3FD4B 26 D3 A5, EVEX_Vgetmantpd_zmm_k1z_zmmm512b64_imm8_sae
62 F3FD48 26 50 01 A5, EVEX_Vgetmantpd_zmm_k1z_zmmm512b64_imm8_sae
62 F3FDDB 26 50 01 A5, EVEX_Vgetmantpd_zmm_k1z_zmmm512b64_imm8_sae
62 F34D8B 27 D3 A5, EVEX_Vgetmantss_xmm_k1z_xmm_xmmm32_imm8_sae
62 F34D0B 27 50 01 A5, EVEX_Vgetmantss_xmm_k1z_xmm_xmmm32_imm8_sae
62 F3CD8B 27 D3 A5, EVEX_Vgetmantsd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F3CD0B 27 50 01 A5, EVEX_Vgetmantsd_xmm_k1z_xmm_xmmm64_imm8_sae
C4E3F9 30 D3 A5, VEX_Kshiftrw_kr_kr_imm8
C4E379 30 D3 A5, VEX_Kshiftrb_kr_kr_imm8
C4E3F9 31 D3 A5, VEX_Kshiftrq_kr_kr_imm8
C4E379 31 D3 A5, VEX_Kshiftrd_kr_kr_imm8
C4E3F9 32 D3 A5, VEX_Kshiftlw_kr_kr_imm8
C4E379 32 D3 A5, VEX_Kshiftlb_kr_kr_imm8
C4E3F9 33 D3 A5, VEX_Kshiftlq_kr_kr_imm8
C4E379 33 D3 A5, VEX_Kshiftld_kr_kr_imm8
C4E34D 38 D3 A5, VEX_Vinserti128_ymm_ymm_xmmm128_imm8
C4E34D 38 10 A5, VEX_Vinserti128_ymm_ymm_xmmm128_imm8
62 F34D2B 38 D3 A5, EVEX_Vinserti32x4_ymm_k1z_ymm_xmmm128_imm8
62 F34D2B 38 50 01 A5, EVEX_Vinserti32x4_ymm_k1z_ymm_xmmm128_imm8
62 F34D4B 38 D3 A5, EVEX_Vinserti32x4_zmm_k1z_zmm_xmmm128_imm8
62 F34D4B 38 50 01 A5, EVEX_Vinserti32x4_zmm_k1z_zmm_xmmm128_imm8
62 F3CD2B 38 D3 A5, EVEX_Vinserti64x2_ymm_k1z_ymm_xmmm128_imm8
62 F3CD2B 38 50 01 A5, EVEX_Vinserti64x2_ymm_k1z_ymm_xmmm128_imm8
62 F3CD4B 38 D3 A5, EVEX_Vinserti64x2_zmm_k1z_zmm_xmmm128_imm8
62 F3CD4B 38 50 01 A5, EVEX_Vinserti64x2_zmm_k1z_zmm_xmmm128_imm8
C4E37D 39 D3 A5, VEX_Vextracti128_xmmm128_ymm_imm8
C4E37D 39 10 A5, VEX_Vextracti128_xmmm128_ymm_imm8
62 F37D2B 39 D3 A5, EVEX_Vextracti32x4_xmmm128_k1z_ymm_imm8
62 F37D2B 39 50 01 A5, EVEX_Vextracti32x4_xmmm128_k1z_ymm_imm8
62 F37D4B 39 D3 A5, EVEX_Vextracti32x4_xmmm128_k1z_zmm_imm8
62 F37D4B 39 50 01 A5, EVEX_Vextracti32x4_xmmm128_k1z_zmm_imm8
62 F3FD2B 39 D3 A5, EVEX_Vextracti64x2_xmmm128_k1z_ymm_imm8
62 F3FD2B 39 50 01 A5, EVEX_Vextracti64x2_xmmm128_k1z_ymm_imm8
62 F3FD4B 39 D3 A5, EVEX_Vextracti64x2_xmmm128_k1z_zmm_imm8
62 F3FD4B 39 50 01 A5, EVEX_Vextracti64x2_xmmm128_k1z_zmm_imm8
62 F34D4B 3A D3 A5, EVEX_Vinserti32x8_zmm_k1z_zmm_ymmm256_imm8
62 F34D4B 3A 50 01 A5, EVEX_Vinserti32x8_zmm_k1z_zmm_ymmm256_imm8
62 F3CD4B 3A D3 A5, EVEX_Vinserti64x4_zmm_k1z_zmm_ymmm256_imm8
62 F3CD4B 3A 50 01 A5, EVEX_Vinserti64x4_zmm_k1z_zmm_ymmm256_imm8
62 F37D4B 3B D3 A5, EVEX_Vextracti32x8_ymmm256_k1z_zmm_imm8
62 F37D4B 3B 50 01 A5, EVEX_Vextracti32x8_ymmm256_k1z_zmm_imm8
62 F3FD4B 3B D3 A5, EVEX_Vextracti64x4_ymmm256_k1z_zmm_imm8
62 F3FD4B 3B 50 01 A5, EVEX_Vextracti64x4_ymmm256_k1z_zmm_imm8
62 F34D0B 3E D3 A5, EVEX_Vpcmpub_kr_k1_xmm_xmmm128_imm8
62 F34D0B 3E 50 01 A5, EVEX_Vpcmpub_kr_k1_xmm_xmmm128_imm8
62 F34D2B 3E D3 A5, EVEX_Vpcmpub_kr_k1_ymm_ymmm256_imm8
62 F34D2B 3E 50 01 A5, EVEX_Vpcmpub_kr_k1_ymm_ymmm256_imm8
62 F34D4B 3E D3 A5, EVEX_Vpcmpub_kr_k1_zmm_zmmm512_imm8
62 F34D4B 3E 50 01 A5, EVEX_Vpcmpub_kr_k1_zmm_zmmm512_imm8
62 F3CD0B 3E D3 A5, EVEX_Vpcmpuw_kr_k1_xmm_xmmm128_imm8
62 F3CD0B 3E 50 01 A5, EVEX_Vpcmpuw_kr_k1_xmm_xmmm128_imm8
62 F3CD2B 3E D3 A5, EVEX_Vpcmpuw_kr_k1_ymm_ymmm256_imm8
62 F3CD2B 3E 50 01 A5, EVEX_Vpcmpuw_kr_k1_ymm_ymmm256_imm8
62 F3CD4B 3E D3 A5, EVEX_Vpcmpuw_kr_k1_zmm_zmmm512_imm8
62 F3CD4B 3E 50 01 A5, EVEX_Vpcmpuw_kr_k1_zmm_zmmm512_imm8
62 F34D0B 3F D3 A5, EVEX_Vpcmpb_kr_k1_xmm_xmmm128_imm8
62 F34D0B 3F 50 01 A5, EVEX_Vpcmpb_kr_k1_xmm_xmmm128_imm8
62 F34D2B 3F D3 A5, EVEX_Vpcmpb_kr_k1_ymm_ymmm256_imm8
62 F34D2B 3F 50 01 A5, EVEX_Vpcmpb_kr_k1_ymm_ymmm256_imm8
62 F34D4B 3F D3 A5, EVEX_Vpcmpb_kr_k1_zmm_zmmm512_imm8
62 F34D4B 3F 50 01 A5, EVEX_Vpcmpb_kr_k1_zmm_zmmm512_imm8
62 F3CD0B 3F D3 A5, EVEX_Vpcmpw_kr_k1_xmm_xmmm128_imm8
62 F3CD0B 3F 50 01 A5, EVEX_Vpcmpw_kr_k1_xmm_xmmm128_imm8
62 F3CD2B 3F D3 A5, EVEX_Vpcmpw_kr_k1_ymm_ymmm256_imm8
62 F3CD2B 3F 50 01 A5, EVEX_Vpcmpw_kr_k1_ymm_ymmm256_imm8
62 F3CD4B 3F D3 A5, EVEX_Vpcmpw_kr_k1_zmm_zmmm512_imm8
62 F3CD4B 3F 50 01 A5, EVEX_Vpcmpw_kr_k1_zmm_zmmm512_imm8
66 0F3A40 CD A5, Dpps_xmm_xmmm128_imm8
66 0F3A40 08 A5, Dpps_xmm_xmmm128_imm8
C4E349 40 D3 A5, VEX_Vdpps_xmm_xmm_xmmm128_imm8
C4E349 40 10 A5, VEX_Vdpps_xmm_xmm_xmmm128_imm8
C4E34D 40 D3 5A, VEX_Vdpps_ymm_ymm_ymmm256_imm8
C4E34D 40 10 5A, VEX_Vdpps_ymm_ymm_ymmm256_imm8
66 0F3A41 CD A5, Dppd_xmm_xmmm128_imm8
66 0F3A41 08 A5, Dppd_xmm_xmmm128_imm8
C4E349 41 D3 A5, VEX_Vdppd_xmm_xmm_xmmm128_imm8
C4E349 41 10 A5, VEX_Vdppd_xmm_xmm_xmmm128_imm8
66 0F3A42 CD A5, Mpsadbw_xmm_xmmm128_imm8
66 0F3A42 08 A5, Mpsadbw_xmm_xmmm128_imm8
C4E349 42 D3 A5, VEX_Vmpsadbw_xmm_xmm_xmmm128_imm8
C4E349 42 10 A5, VEX_Vmpsadbw_xmm_xmm_xmmm128_imm8
C4E34D 42 D3 A5, VEX_Vmpsadbw_ymm_ymm_ymmm256_imm8
C4E34D 42 10 A5, VEX_Vmpsadbw_ymm_ymm_ymmm256_imm8
62 F34D0B 42 D3 A5, EVEX_Vdbpsadbw_xmm_k1z_xmm_xmmm128_imm8
62 F34D0B 42 50 01 A5, EVEX_Vdbpsadbw_xmm_k1z_xmm_xmmm128_imm8
62 F34D2B 42 D3 A5, EVEX_Vdbpsadbw_ymm_k1z_ymm_ymmm256_imm8
62 F34D2B 42 50 01 A5, EVEX_Vdbpsadbw_ymm_k1z_ymm_ymmm256_imm8
62 F34D4B 42 D3 A5, EVEX_Vdbpsadbw_zmm_k1z_zmm_zmmm512_imm8
62 F34D4B 42 50 01 A5, EVEX_Vdbpsadbw_zmm_k1z_zmm_zmmm512_imm8
62 F34D2B 43 D3 A5, EVEX_Vshufi32x4_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D2B 43 50 01 A5, EVEX_Vshufi32x4_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 43 50 01 A5, EVEX_Vshufi32x4_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D4B 43 D3 A5, EVEX_Vshufi32x4_zmm_k1z_zmm_zmmm512b32_imm8
62 F34D4B 43 50 01 A5, EVEX_Vshufi32x4_zmm_k1z_zmm_zmmm512b32_imm8
62 F34DDD 43 50 01 A5, EVEX_Vshufi32x4_zmm_k1z_zmm_zmmm512b32_imm8
62 F3CDAB 43 D3 A5, EVEX_Vshufi64x2_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD2B 43 50 01 A5, EVEX_Vshufi64x2_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 43 50 01 A5, EVEX_Vshufi64x2_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDCB 43 D3 A5, EVEX_Vshufi64x2_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD4B 43 50 01 A5, EVEX_Vshufi64x2_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD 43 50 01 A5, EVEX_Vshufi64x2_zmm_k1z_zmm_zmmm512b64_imm8
66 0F3A44 CD A5, Pclmulqdq_xmm_xmmm128_imm8
66 0F3A44 08 A5, Pclmulqdq_xmm_xmmm128_imm8
C4E349 44 D3 A5, VEX_Vpclmulqdq_xmm_xmm_xmmm128_imm8
C4E349 44 10 A5, VEX_Vpclmulqdq_xmm_xmm_xmmm128_imm8
C4E34D 46 D3 A5, VEX_Vperm2i128_ymm_ymm_ymmm256_imm8
C4E34D 46 10 A5, VEX_Vperm2i128_ymm_ymm_ymmm256_imm8
C4E349 4A D3 40, VEX_Vblendvps_xmm_xmm_xmmm128_xmm
C4E349 4A 10 40, VEX_Vblendvps_xmm_xmm_xmmm128_xmm
C4E34D 4A D3 50, VEX_Vblendvps_ymm_ymm_ymmm256_ymm
C4E34D 4A 10 50, VEX_Vblendvps_ymm_ymm_ymmm256_ymm
C4E349 4B D3 40, VEX_Vblendvpd_xmm_xmm_xmmm128_xmm
C4E349 4B 10 40, VEX_Vblendvpd_xmm_xmm_xmmm128_xmm
C4E34D 4B D3 50, VEX_Vblendvpd_ymm_ymm_ymmm256_ymm
C4E34D 4B 10 50, VEX_Vblendvpd_ymm_ymm_ymmm256_ymm
C4E349 4C D3 40, VEX_Vpblendvb_xmm_xmm_xmmm128_xmm
C4E349 4C 10 40, VEX_Vpblendvb_xmm_xmm_xmmm128_xmm
C4E34D 4C D3 50, VEX_Vpblendvb_ymm_ymm_ymmm256_ymm
C4E34D 4C 10 50, VEX_Vpblendvb_ymm_ymm_ymmm256_ymm
62 F34D0B 50 D3 A5, EVEX_Vrangeps_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D0B 50 50 01 A5, EVEX_Vrangeps_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D9D 50 50 01 A5, EVEX_Vrangeps_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D2B 50 D3 A5, EVEX_Vrangeps_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D2B 50 50 01 A5, EVEX_Vrangeps_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 50 50 01 A5, EVEX_Vrangeps_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DDB 50 D3 A5, EVEX_Vrangeps_zmm_k1z_zmm_zmmm512b32_imm8_sae
62 F34D4B 50 50 01 A5, EVEX_Vrangeps_zmm_k1z_zmm_zmmm512b32_imm8_sae
62 F34DDD 50 50 01 A5, EVEX_Vrangeps_zmm_k1z_zmm_zmmm512b32_imm8_sae
62 F3CD8B 50 D3 A5, EVEX_Vrangepd_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B 50 50 01 A5, EVEX_Vrangepd_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D 50 50 01 A5, EVEX_Vrangepd_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB 50 D3 A5, EVEX_Vrangepd_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD2B 50 50 01 A5, EVEX_Vrangepd_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 50 50 01 A5, EVEX_Vrangepd_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDDB 50 D3 A5, EVEX_Vrangepd_zmm_k1z_zmm_zmmm512b64_imm8_sae
62 F3CD4B 50 50 01 A5, EVEX_Vrangepd_zmm_k1z_zmm_zmmm512b64_imm8_sae
62 F3CDDD 50 50 01 A5, EVEX_Vrangepd_zmm_k1z_zmm_zmmm512b64_imm8_sae
62 F34D0B 51 D3 A5, EVEX_Vrangess_xmm_k1z_xmm_xmmm32_imm8_sae
62 F34D0B 51 50 01 A5, EVEX_Vrangess_xmm_k1z_xmm_xmmm32_imm8_sae
62 F3CD8B 51 D3 A5, EVEX_Vrangesd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F3CD0B 51 50 01 A5, EVEX_Vrangesd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F34D0B 54 D3 A5, EVEX_Vfixupimmps_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D0B 54 50 01 A5, EVEX_Vfixupimmps_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D9D 54 50 01 A5, EVEX_Vfixupimmps_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D2B 54 D3 A5, EVEX_Vfixupimmps_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D2B 54 50 01 A5, EVEX_Vfixupimmps_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 54 50 01 A5, EVEX_Vfixupimmps_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DDB 54 D3 A5, EVEX_Vfixupimmps_zmm_k1z_zmm_zmmm512b32_imm8_sae
62 F34D4B 54 50 01 A5, EVEX_Vfixupimmps_zmm_k1z_zmm_zmmm512b32_imm8_sae
62 F34DDD 54 50 01 A5, EVEX_Vfixupimmps_zmm_k1z_zmm_zmmm512b32_imm8_sae
62 F3CD8B 54 D3 A5, EVEX_Vfixupimmpd_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B 54 50 01 A5, EVEX_Vfixupimmpd_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D 54 50 01 A5, EVEX_Vfixupimmpd_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB 54 D3 A5, EVEX_Vfixupimmpd_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD2B 54 50 01 A5, EVEX_Vfixupimmpd_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 54 50 01 A5, EVEX_Vfixupimmpd_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDDB 54 D3 A5, EVEX_Vfixupimmpd_zmm_k1z_zmm_zmmm512b64_imm8_sae
62 F3CD4B 54 50 01 A5, EVEX_Vfixupimmpd_zmm_k1z_zmm_zmmm512b64_imm8_sae
62 F3CDDD 54 50 01 A5, EVEX_Vfixupimmpd_zmm_k1z_zmm_zmmm512b64_imm8_sae
62 F34D0B 55 D3 A5, EVEX_Vfixupimmss_xmm_k1z_xmm_xmmm32_imm8_sae
62 F34D0B 55 50 01 A5, EVEX_Vfixupimmss_xmm_k1z_xmm_xmmm32_imm8_sae
62 F3CD8B 55 D3 A5, EVEX_Vfixupimmsd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F3CD0B 55 50 01 A5, EVEX_Vfixupimmsd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F37D0B 56 D3 A5, EVEX_Vreduceps_xmm_k1z_xmmm128b32_imm8
62 F37D08 56 50 01 A5, EVEX_Vreduceps_xmm_k1z_xmmm128b32_imm8
62 F37D9B 56 50 01 A5, EVEX_Vreduceps_xmm_k1z_xmmm128b32_imm8
62 F37D2B 56 D3 A5, EVEX_Vreduceps_ymm_k1z_ymmm256b32_imm8
62 F37D28 56 50 01 A5, EVEX_Vreduceps_ymm_k1z_ymmm256b32_imm8
62 F37DBB 56 50 01 A5, EVEX_Vreduceps_ymm_k1z_ymmm256b32_imm8
62 F37D4B 56 D3 A5, EVEX_Vreduceps_zmm_k1z_zmmm512b32_imm8_sae
62 F37D48 56 50 01 A5, EVEX_Vreduceps_zmm_k1z_zmmm512b32_imm8_sae
62 F37DDB 56 50 01 A5, EVEX_Vreduceps_zmm_k1z_zmmm512b32_imm8_sae
62 F3FD0B 56 D3 A5, EVEX_Vreducepd_xmm_k1z_xmmm128b64_imm8
62 F3FD08 56 50 01 A5, EVEX_Vreducepd_xmm_k1z_xmmm128b64_imm8
62 F3FD9B 56 50 01 A5, EVEX_Vreducepd_xmm_k1z_xmmm128b64_imm8
62 F3FD2B 56 D3 A5, EVEX_Vreducepd_ymm_k1z_ymmm256b64_imm8
62 F3FD28 56 50 01 A5, EVEX_Vreducepd_ymm_k1z_ymmm256b64_imm8
62 F3FDBB 56 50 01 A5, EVEX_Vreducepd_ymm_k1z_ymmm256b64_imm8
62 F3FD4B 56 D3 A5, EVEX_Vreducepd_zmm_k1z_zmmm512b64_imm8_sae
62 F3FD48 56 50 01 A5, EVEX_Vreducepd_zmm_k1z_zmmm512b64_imm8_sae
62 F3FDDB 56 50 01 A5, EVEX_Vreducepd_zmm_k1z_zmmm512b64_imm8_sae
62 F34D8B 57 D3 A5, EVEX_Vreducess_xmm_k1z_xmm_xmmm32_imm8_sae
62 F34D0B 57 50 01 A5, EVEX_Vreducess_xmm_k1z_xmm_xmmm32_imm8_sae
62 F3CD8B 57 D3 A5, EVEX_Vreducesd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F3CD0B 57 50 01 A5, EVEX_Vreducesd_xmm_k1z_xmm_xmmm64_imm8_sae
66 0F3A60 CD A5, Pcmpestrm_xmm_xmmm128_imm8
66 0F3A60 08 A5, Pcmpestrm_xmm_xmmm128_imm8
66 48 0F3A60 CD A5, Pcmpestrm64_xmm_xmmm128_imm8
66 48 0F3A60 08 A5, Pcmpestrm64_xmm_xmmm128_imm8
C4E379 60 D3 A5, VEX_Vpcmpestrm_xmm_xmmm128_imm8
C4E379 60 10 A5, VEX_Vpcmpestrm_xmm_xmmm128_imm8
C4E3F9 60 D3 A5, VEX_Vpcmpestrm64_xmm_xmmm128_imm8
C4E3F9 60 10 A5, VEX_Vpcmpestrm64_xmm_xmmm128_imm8
66 0F3A61 CD A5, Pcmpestri_xmm_xmmm128_imm8
66 0F3A61 08 A5, Pcmpestri_xmm_xmmm128_imm8
66 48 0F3A61 CD A5, Pcmpestri64_xmm_xmmm128_imm8
66 48 0F3A61 08 A5, Pcmpestri64_xmm_xmmm128_imm8
C4E379 61 D3 A5, VEX_Vpcmpestri_xmm_xmmm128_imm8
C4E379 61 10 A5, VEX_Vpcmpestri_xmm_xmmm128_imm8
C4E3F9 61 D3 A5, VEX_Vpcmpestri64_xmm_xmmm128_imm8
C4E3F9 61 10 A5, VEX_Vpcmpestri64_xmm_xmmm128_imm8
66 0F3A62 CD A5, Pcmpistrm_xmm_xmmm128_imm8
66 0F3A62 08 A5, Pcmpistrm_xmm_xmmm128_imm8
C4E379 62 D3 A5, VEX_Vpcmpistrm_xmm_xmmm128_imm8
C4E379 62 10 A5, VEX_Vpcmpistrm_xmm_xmmm128_imm8
66 0F3A63 CD A5, Pcmpistri_xmm_xmmm128_imm8
66 0F3A63 08 A5, Pcmpistri_xmm_xmmm128_imm8
C4E379 63 D3 A5, VEX_Vpcmpistri_xmm_xmmm128_imm8
C4E379 63 10 A5, VEX_Vpcmpistri_xmm_xmmm128_imm8
62 F37D0B 66 D3 A5, EVEX_Vfpclassps_kr_k1_xmmm128b32_imm8
62 F37D0B 66 50 01 A5, EVEX_Vfpclassps_kr_k1_xmmm128b32_imm8
62 F37D1D 66 50 01 A5, EVEX_Vfpclassps_kr_k1_xmmm128b32_imm8
62 F37D2B 66 D3 A5, EVEX_Vfpclassps_kr_k1_ymmm256b32_imm8
62 F37D2B 66 50 01 A5, EVEX_Vfpclassps_kr_k1_ymmm256b32_imm8
62 F37D3D 66 50 01 A5, EVEX_Vfpclassps_kr_k1_ymmm256b32_imm8
62 F37D4B 66 D3 A5, EVEX_Vfpclassps_kr_k1_zmmm512b32_imm8
62 F37D4B 66 50 01 A5, EVEX_Vfpclassps_kr_k1_zmmm512b32_imm8
62 F37D5D 66 50 01 A5, EVEX_Vfpclassps_kr_k1_zmmm512b32_imm8
62 F3FD0B 66 D3 A5, EVEX_Vfpclasspd_kr_k1_xmmm128b64_imm8
62 F3FD0B 66 50 01 A5, EVEX_Vfpclasspd_kr_k1_xmmm128b64_imm8
62 F3FD1D 66 50 01 A5, EVEX_Vfpclasspd_kr_k1_xmmm128b64_imm8
62 F3FD2B 66 D3 A5, EVEX_Vfpclasspd_kr_k1_ymmm256b64_imm8
62 F3FD2B 66 50 01 A5, EVEX_Vfpclasspd_kr_k1_ymmm256b64_imm8
62 F3FD3D 66 50 01 A5, EVEX_Vfpclasspd_kr_k1_ymmm256b64_imm8
62 F3FD4B 66 D3 A5, EVEX_Vfpclasspd_kr_k1_zmmm512b64_imm8
62 F3FD4B 66 50 01 A5, EVEX_Vfpclasspd_kr_k1_zmmm512b64_imm8
62 F3FD5D 66 50 01 A5, EVEX_Vfpclasspd_kr_k1_zmmm512b64_imm8
62 F37D0B 67 D3 A5, EVEX_Vfpclassss_kr_k1_xmmm32_imm8
62 F37D0B 67 50 01 A5, EVEX_Vfpclassss_kr_k1_xmmm32_imm8
62 F3FD0B 67 D3 A5, EVEX_Vfpclasssd_kr_k1_xmmm64_imm8
62 F3FD0B 67 50 01 A5, EVEX_Vfpclasssd_kr_k1_xmmm64_imm8
0F3ACC CD A5, Sha1rnds4_xmm_xmmm128_imm8
0F3ACC 08 A5, Sha1rnds4_xmm_xmmm128_imm8
66 0F3ADF CD A5, Aeskeygenassist_xmm_xmmm128_imm8
66 0F3ADF 08 5A, Aeskeygenassist_xmm_xmmm128_imm8
C4E379 DF D3 A5, VEX_Vaeskeygenassist_xmm_xmmm128_imm8
C4E379 DF 10 5A, VEX_Vaeskeygenassist_xmm_xmmm128_imm8
C4E37B F0 D3 A5, VEX_Rorx_r32_rm32_imm8
C4E37B F0 10 5A, VEX_Rorx_r32_rm32_imm8
C4E3FB F0 D3 A5, VEX_Rorx_r64_rm64_imm8
C4E3FB F0 10 A5, VEX_Rorx_r64_rm64_imm8
64 6E, Outsb_DX_m8
64 66 6F, Outsw_DX_m16
64 6F, Outsd_DX_m32
64 A4, Movsb_m8_m8
64 66 A5, Movsw_m16_m16
64 A5, Movsd_m32_m32
64 48 A5, Movsq_m64_m64
64 A6, Cmpsb_m8_m8
64 66 A7, Cmpsw_m16_m16
64 A7, Cmpsd_m32_m32
64 48 A7, Cmpsq_m64_m64
64 AC, Lodsb_AL_m8
64 66 AD, Lodsw_AX_m16
64 AD, Lodsd_EAX_m32
64 48 AD, Lodsq_RAX_m64
67 D7, Xlat_m8
64 D7, Xlat_m8
64 0FF7 D3, Maskmovq_rDI_mm_mm
64 66 0FF7 D3, Maskmovdqu_rDI_xmm_xmm
64 C5F9 F7 D3, VEX_Vmaskmovdqu_rDI_xmm_xmm
67 0F01 C8, Monitord
D6, INVALID
64 A0 123456789ABCDEF0, Mov_AL_moffs8
64 67 A0 12345678, Mov_AL_moffs8
64 66 A1 123456789ABCDEF0, Mov_AX_moffs16
64 66 67 A1 12345678, Mov_AX_moffs16
64 A1 123456789ABCDEF0, Mov_EAX_moffs32
64 67 A1 12345678, Mov_EAX_moffs32
64 48 A1 123456789ABCDEF0, Mov_RAX_moffs64
64 67 48 A1 12345678, Mov_RAX_moffs64
64 A2 123456789ABCDEF0, Mov_moffs8_AL
64 67 A2 12345678, Mov_moffs8_AL
64 66 A3 123456789ABCDEF0, Mov_moffs16_AX
64 66 67 A3 12345678, Mov_moffs16_AX
64 A3 123456789ABCDEF0, Mov_moffs32_EAX
64 67 A3 12345678, Mov_moffs32_EAX
64 48 A3 123456789ABCDEF0, Mov_moffs64_RAX
64 67 48 A3 12345678, Mov_moffs64_RAX
62 E10E18 2A D3, EVEX_Vcvtsi2ss_xmm_xmm_rm32_er
62 E18E18 2A D3, EVEX_Vcvtsi2ss_xmm_xmm_rm64_er
62 E18F18 2A D3, EVEX_Vcvtsi2sd_xmm_xmm_rm64_er
62 D17E18 2C D3, EVEX_Vcvttss2si_r32_xmmm32_sae
62 D1FE18 2C D3, EVEX_Vcvttss2si_r64_xmmm32_sae
62 D17F18 2C D3, EVEX_Vcvttsd2si_r32_xmmm64_sae
62 D1FF18 2C D3, EVEX_Vcvttsd2si_r64_xmmm64_sae
62 D17E18 2D D3, EVEX_Vcvtss2si_r32_xmmm32_er
62 D1FE18 2D D3, EVEX_Vcvtss2si_r64_xmmm32_er
62 D17F18 2D D3, EVEX_Vcvtsd2si_r32_xmmm64_er
62 D1FF18 2D D3, EVEX_Vcvtsd2si_r64_xmmm64_er
62 E17C18 2E D3, EVEX_Vucomiss_xmm_xmmm32_sae
62 E1FD18 2E D3, EVEX_Vucomisd_xmm_xmmm64_sae
62 E17C18 2F D3, EVEX_Vcomiss_xmm_xmmm32_sae
62 E1FD18 2F D3, EVEX_Vcomisd_xmm_xmmm64_sae
62 F14EDB 51 D3, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
62 F1CF7B 51 D3, EVEX_Vsqrtsd_xmm_k1z_xmm_xmmm64_er
62 F14EDB 58 D3, EVEX_Vaddss_xmm_k1z_xmm_xmmm32_er
62 F1CF7B 58 D3, EVEX_Vaddsd_xmm_k1z_xmm_xmmm64_er
62 F14EDB 59 D3, EVEX_Vmulss_xmm_k1z_xmm_xmmm32_er
62 F1CF7B 59 D3, EVEX_Vmulsd_xmm_k1z_xmm_xmmm64_er
62 F17CDB 5A D3, EVEX_Vcvtps2pd_zmm_k1z_ymmm256b32_sae
62 F1FD9B 5A D3, EVEX_Vcvtpd2ps_ymm_k1z_zmmm512b64_er
62 E10E9B 5A D3, EVEX_Vcvtss2sd_xmm_k1z_xmm_xmmm32_sae
62 E18F9B 5A D3, EVEX_Vcvtsd2ss_xmm_k1z_xmm_xmmm64_er
62 F17C9B 5B D3, EVEX_Vcvtdq2ps_zmm_k1z_zmmm512b32_er
62 F1FC9B 5B D3, EVEX_Vcvtqq2ps_ymm_k1z_zmmm512b64_er
62 F17D9B 5B D3, EVEX_Vcvtps2dq_zmm_k1z_zmmm512b32_er
62 F17E9B 5B D3, EVEX_Vcvttps2dq_zmm_k1z_zmmm512b32_sae
62 F14EDB 5C D3, EVEX_Vsubss_xmm_k1z_xmm_xmmm32_er
62 F1CF7B 5C D3, EVEX_Vsubsd_xmm_k1z_xmm_xmmm64_er
62 F14EDB 5D D3, EVEX_Vminss_xmm_k1z_xmm_xmmm32_sae
62 F1CF7B 5D D3, EVEX_Vminsd_xmm_k1z_xmm_xmmm64_sae
62 F14EDB 5E D3, EVEX_Vdivss_xmm_k1z_xmm_xmmm32_er
62 F1CF7B 5E D3, EVEX_Vdivsd_xmm_k1z_xmm_xmmm64_er
62 F14EDB 5F D3, EVEX_Vmaxss_xmm_k1z_xmm_xmmm32_sae
62 F1CF7B 5F D3, EVEX_Vmaxsd_xmm_k1z_xmm_xmmm64_sae
62 F17C9B 78 D3, EVEX_Vcvttps2udq_zmm_k1z_zmmm512b32_sae
62 F1FC9B 78 D3, EVEX_Vcvttpd2udq_ymm_k1z_zmmm512b64_sae
62 F17D9B 78 D3, EVEX_Vcvttps2uqq_zmm_k1z_ymmm256b32_sae
62 F1FD9B 78 D3, EVEX_Vcvttpd2uqq_zmm_k1z_zmmm512b64_sae
62 D17E18 78 D3, EVEX_Vcvttss2usi_r32_xmmm32_sae
62 D1FE18 78 D3, EVEX_Vcvttss2usi_r64_xmmm32_sae
62 D17F18 78 D3, EVEX_Vcvttsd2usi_r32_xmmm64_sae
62 D1FF18 78 D3, EVEX_Vcvttsd2usi_r64_xmmm64_sae
62 F17C9B 79 D3, EVEX_Vcvtps2udq_zmm_k1z_zmmm512b32_er
62 F1FC9B 79 D3, EVEX_Vcvtpd2udq_ymm_k1z_zmmm512b64_er
62 F17D9B 79 D3, EVEX_Vcvtps2uqq_zmm_k1z_ymmm256b32_er
62 F1FD9B 79 D3, EVEX_Vcvtpd2uqq_zmm_k1z_zmmm512b64_er
62 D17E18 79 D3, EVEX_Vcvtss2usi_r32_xmmm32_er
62 D1FE18 79 D3, EVEX_Vcvtss2usi_r64_xmmm32_er
62 D17F18 79 D3, EVEX_Vcvtsd2usi_r32_xmmm64_er
62 D1FF18 79 D3, EVEX_Vcvtsd2usi_r64_xmmm64_er
62 F17D9B 7A D3, EVEX_Vcvttps2qq_zmm_k1z_ymmm256b32_sae
62 F1FD9B 7A D3, EVEX_Vcvttpd2qq_zmm_k1z_zmmm512b64_sae
62 F1FE9B 7A D3, EVEX_Vcvtuqq2pd_zmm_k1z_zmmm512b64_er
62 F17F9B 7A D3, EVEX_Vcvtudq2ps_zmm_k1z_zmmm512b32_er
62 F1FF9B 7A D3, EVEX_Vcvtuqq2ps_ymm_k1z_zmmm512b64_er
62 F17D9B 7B D3, EVEX_Vcvtps2qq_zmm_k1z_ymmm256b32_er
62 F1FD9B 7B D3, EVEX_Vcvtpd2qq_zmm_k1z_zmmm512b64_er
62 E10E18 7B D3, EVEX_Vcvtusi2ss_xmm_xmm_rm32_er
62 E18E18 7B D3, EVEX_Vcvtusi2ss_xmm_xmm_rm64_er
62 E18F18 7B D3, EVEX_Vcvtusi2sd_xmm_xmm_rm64_er
62 F14E5B C2 D3 A5, EVEX_Vcmpss_kr_k1_xmm_xmmm32_imm8_sae
62 F1CF7B C2 D3 A5, EVEX_Vcmpsd_kr_k1_xmm_xmmm64_imm8_sae
62 F1FDDB E6 D3, EVEX_Vcvttpd2dq_ymm_k1z_zmmm512b64_sae
62 F1FE9B E6 D3, EVEX_Vcvtqq2pd_zmm_k1z_zmmm512b64_er
62 F1FF9B E6 D3, EVEX_Vcvtpd2dq_ymm_k1z_zmmm512b64_er
62 F24DDB 2D D3, EVEX_Vscalefss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B 2D D3, EVEX_Vscalefsd_xmm_k1z_xmm_xmmm64_er
62 F27D9B 42 D3, EVEX_Vgetexpps_zmm_k1z_zmmm512b32_sae
62 F2FD9B 42 D3, EVEX_Vgetexppd_zmm_k1z_zmmm512b64_sae
62 F24DDB 43 D3, EVEX_Vgetexpss_xmm_k1z_xmm_xmmm32_sae
62 F2CD7B 43 D3, EVEX_Vgetexpsd_xmm_k1z_xmm_xmmm64_sae
62 F24D7B 99 D3, EVEX_Vfmadd132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B 99 D3, EVEX_Vfmadd132sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B 9B D3, EVEX_Vfmsub132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B 9B D3, EVEX_Vfmsub132sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B 9D D3, EVEX_Vfnmadd132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B 9D D3, EVEX_Vfnmadd132sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B 9F D3, EVEX_Vfnmsub132ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B 9F D3, EVEX_Vfnmsub132sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B A9 D3, EVEX_Vfmadd213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B A9 D3, EVEX_Vfmadd213sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B AB D3, EVEX_Vfmsub213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B AB D3, EVEX_Vfmsub213sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B AD D3, EVEX_Vfnmadd213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B AD D3, EVEX_Vfnmadd213sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B AF D3, EVEX_Vfnmsub213ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B AF D3, EVEX_Vfnmsub213sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B B9 D3, EVEX_Vfmadd231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B B9 D3, EVEX_Vfmadd231sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B BB D3, EVEX_Vfmsub231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B BB D3, EVEX_Vfmsub231sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B BD D3, EVEX_Vfnmadd231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B BD D3, EVEX_Vfnmadd231sd_xmm_k1z_xmm_xmmm64_er
62 F24D7B BF D3, EVEX_Vfnmsub231ss_xmm_k1z_xmm_xmmm32_er
62 F2CD7B BF D3, EVEX_Vfnmsub231sd_xmm_k1z_xmm_xmmm64_er
62 F27D9B C8 D3, EVEX_Vexp2ps_zmm_k1z_zmmm512b32_sae
62 F2FD9B C8 D3, EVEX_Vexp2pd_zmm_k1z_zmmm512b64_sae
62 F27D9B CA D3, EVEX_Vrcp28ps_zmm_k1z_zmmm512b32_sae
62 F2FD9B CA D3, EVEX_Vrcp28pd_zmm_k1z_zmmm512b64_sae
62 F24DDB CB D3, EVEX_Vrcp28ss_xmm_k1z_xmm_xmmm32_sae
62 F2CD7B CB D3, EVEX_Vrcp28sd_xmm_k1z_xmm_xmmm64_sae
62 F27D9B CC D3, EVEX_Vrsqrt28ps_zmm_k1z_zmmm512b32_sae
62 F2FD9B CC D3, EVEX_Vrsqrt28pd_zmm_k1z_zmmm512b64_sae
62 F24DDB CD D3, EVEX_Vrsqrt28ss_xmm_k1z_xmm_xmmm32_sae
62 F2CD7B CD D3, EVEX_Vrsqrt28sd_xmm_k1z_xmm_xmmm64_sae
62 F37D9B 08 D3 A5, EVEX_Vrndscaleps_zmm_k1z_zmmm512b32_imm8_sae
62 F3FD9B 09 D3 A5, EVEX_Vrndscalepd_zmm_k1z_zmmm512b64_imm8_sae
62 E30D1B 0A D3 A5, EVEX_Vrndscaless_xmm_k1z_xmm_xmmm32_imm8_sae
62 E38D1B 0B D3 A5, EVEX_Vrndscalesd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F37D9B 26 D3 A5, EVEX_Vgetmantps_zmm_k1z_zmmm512b32_imm8_sae
62 F3FD9B 26 D3 A5, EVEX_Vgetmantpd_zmm_k1z_zmmm512b64_imm8_sae
62 E30D1B 27 D3 A5, EVEX_Vgetmantss_xmm_k1z_xmm_xmmm32_imm8_sae
62 E38D1B 27 D3 A5, EVEX_Vgetmantsd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F34DDB 51 D3 A5, EVEX_Vrangess_xmm_k1z_xmm_xmmm32_imm8_sae
62 F3CD7B 51 D3 A5, EVEX_Vrangesd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F34DDB 55 D3 A5, EVEX_Vfixupimmss_xmm_k1z_xmm_xmmm32_imm8_sae
62 F3CD7B 55 D3 A5, EVEX_Vfixupimmsd_xmm_k1z_xmm_xmmm64_imm8_sae
62 F37D9B 56 D3 A5, EVEX_Vreduceps_zmm_k1z_zmmm512b32_imm8_sae
62 F3FD9B 56 D3 A5, EVEX_Vreducepd_zmm_k1z_zmmm512b64_imm8_sae
62 E30D1B 57 D3 A5, EVEX_Vreducess_xmm_k1z_xmm_xmmm32_imm8_sae
62 E38D1B 57 D3 A5, EVEX_Vreducesd_xmm_k1z_xmm_xmmm64_imm8_sae
8C C0, Mov_r32m16_Sreg
8C C8, Mov_r32m16_Sreg
8C D0, Mov_r32m16_Sreg
8C D8, Mov_r32m16_Sreg
8C E0, Mov_r32m16_Sreg
8C E8, Mov_r32m16_Sreg
8A C1, Mov_r8_rm8
8A D3, Mov_r8_rm8
8A E5, Mov_r8_rm8
8A F7, Mov_r8_rm8
40 8A E5, Mov_r8_rm8
40 8A F7, Mov_r8_rm8
45 8A C1, Mov_r8_rm8
45 8A D3, Mov_r8_rm8
45 8A E5, Mov_r8_rm8
45 8A F7, Mov_r8_rm8
66 8B C1, Mov_r16_rm16
66 8B D3, Mov_r16_rm16
66 8B E5, Mov_r16_rm16
66 8B F7, Mov_r16_rm16
66 45 8B C1, Mov_r16_rm16
66 45 8B D3, Mov_r16_rm16
66 45 8B E5, Mov_r16_rm16
66 45 8B F7, Mov_r16_rm16
8B C1, Mov_r32_rm32
8B D3, Mov_r32_rm32
8B E5, Mov_r32_rm32
8B F7, Mov_r32_rm32
45 8B C1, Mov_r32_rm32
45 8B D3, Mov_r32_rm32
45 8B E5, Mov_r32_rm32
45 8B F7, Mov_r32_rm32
48 8B C1, Mov_r64_rm64
48 8B D3, Mov_r64_rm64
48 8B E5, Mov_r64_rm64
48 8B F7, Mov_r64_rm64
4D 8B C1, Mov_r64_rm64
4D 8B D3, Mov_r64_rm64
4D 8B E5, Mov_r64_rm64
4D 8B F7, Mov_r64_rm64
D8 C0, Fadd_st0_sti
D8 C1, Fadd_st0_sti
D8 C2, Fadd_st0_sti
D8 C3, Fadd_st0_sti
D8 C4, Fadd_st0_sti
D8 C5, Fadd_st0_sti
D8 C6, Fadd_st0_sti
D8 C7, Fadd_st0_sti
0F20 C0, Mov_r64_cr
0F20 C8, Mov_r64_cr, NoInvalidCheck
0F20 D0, Mov_r64_cr
0F20 D8, Mov_r64_cr
0F20 E0, Mov_r64_cr
0F20 E8, Mov_r64_cr, NoInvalidCheck
0F20 F0, Mov_r64_cr, NoInvalidCheck
0F20 F8, Mov_r64_cr, NoInvalidCheck
44 0F20 C0, Mov_r64_cr
44 0F20 C8, Mov_r64_cr, NoInvalidCheck
44 0F20 D0, Mov_r64_cr, NoInvalidCheck
44 0F20 D8, Mov_r64_cr, NoInvalidCheck
44 0F20 E0, Mov_r64_cr, NoInvalidCheck
44 0F20 E8, Mov_r64_cr, NoInvalidCheck
44 0F20 F0, Mov_r64_cr, NoInvalidCheck
44 0F20 F8, Mov_r64_cr, NoInvalidCheck
0F21 C0, Mov_r64_dr
0F21 C8, Mov_r64_dr
0F21 D0, Mov_r64_dr
0F21 D8, Mov_r64_dr
0F21 E0, Mov_r64_dr
0F21 E8, Mov_r64_dr
0F21 F0, Mov_r64_dr
0F21 F8, Mov_r64_dr
44 0F21 C0, Mov_r64_dr, NoInvalidCheck
44 0F21 C8, Mov_r64_dr, NoInvalidCheck
44 0F21 D0, Mov_r64_dr, NoInvalidCheck
44 0F21 D8, Mov_r64_dr, NoInvalidCheck
44 0F21 E0, Mov_r64_dr, NoInvalidCheck
44 0F21 E8, Mov_r64_dr, NoInvalidCheck
44 0F21 F0, Mov_r64_dr, NoInvalidCheck
44 0F21 F8, Mov_r64_dr, NoInvalidCheck
0F7F C8, Movq_mmm64_mm
0F7F DA, Movq_mmm64_mm
0F7F EC, Movq_mmm64_mm
0F7F FE, Movq_mmm64_mm
62 F17C09 10 C1, EVEX_Vmovups_xmm_k1z_xmmm128
62 F17C09 10 D3, EVEX_Vmovups_xmm_k1z_xmmm128
62 F17C09 10 E5, EVEX_Vmovups_xmm_k1z_xmmm128
62 F17C09 10 F7, EVEX_Vmovups_xmm_k1z_xmmm128
62 517C09 10 C1, EVEX_Vmovups_xmm_k1z_xmmm128
62 517C09 10 D3, EVEX_Vmovups_xmm_k1z_xmmm128
62 517C09 10 E5, EVEX_Vmovups_xmm_k1z_xmmm128
62 517C09 10 F7, EVEX_Vmovups_xmm_k1z_xmmm128
62 A17C09 10 C1, EVEX_Vmovups_xmm_k1z_xmmm128
62 A17C09 10 D3, EVEX_Vmovups_xmm_k1z_xmmm128
62 A17C09 10 E5, EVEX_Vmovups_xmm_k1z_xmmm128
62 A17C09 10 F7, EVEX_Vmovups_xmm_k1z_xmmm128
62 017C09 10 C1, EVEX_Vmovups_xmm_k1z_xmmm128
62 017C09 10 D3, EVEX_Vmovups_xmm_k1z_xmmm128
62 017C09 10 E5, EVEX_Vmovups_xmm_k1z_xmmm128
62 017C09 10 F7, EVEX_Vmovups_xmm_k1z_xmmm128
62 F17C29 10 C1, EVEX_Vmovups_ymm_k1z_ymmm256
62 F17C29 10 D3, EVEX_Vmovups_ymm_k1z_ymmm256
62 F17C29 10 E5, EVEX_Vmovups_ymm_k1z_ymmm256
62 F17C29 10 F7, EVEX_Vmovups_ymm_k1z_ymmm256
62 517C29 10 C1, EVEX_Vmovups_ymm_k1z_ymmm256
62 517C29 10 D3, EVEX_Vmovups_ymm_k1z_ymmm256
62 517C29 10 E5, EVEX_Vmovups_ymm_k1z_ymmm256
62 517C29 10 F7, EVEX_Vmovups_ymm_k1z_ymmm256
62 A17C29 10 C1, EVEX_Vmovups_ymm_k1z_ymmm256
62 A17C29 10 D3, EVEX_Vmovups_ymm_k1z_ymmm256
62 A17C29 10 E5, EVEX_Vmovups_ymm_k1z_ymmm256
62 A17C29 10 F7, EVEX_Vmovups_ymm_k1z_ymmm256
62 017C29 10 C1, EVEX_Vmovups_ymm_k1z_ymmm256
62 017C29 10 D3, EVEX_Vmovups_ymm_k1z_ymmm256
62 017C29 10 E5, EVEX_Vmovups_ymm_k1z_ymmm256
62 017C29 10 F7, EVEX_Vmovups_ymm_k1z_ymmm256
62 F17C49 10 C1, EVEX_Vmovups_zmm_k1z_zmmm512
62 F17C49 10 D3, EVEX_Vmovups_zmm_k1z_zmmm512
62 F17C49 10 E5, EVEX_Vmovups_zmm_k1z_zmmm512
62 F17C49 10 F7, EVEX_Vmovups_zmm_k1z_zmmm512
62 517C49 10 C1, EVEX_Vmovups_zmm_k1z_zmmm512
62 517C49 10 D3, EVEX_Vmovups_zmm_k1z_zmmm512
62 517C49 10 E5, EVEX_Vmovups_zmm_k1z_zmmm512
62 517C49 10 F7, EVEX_Vmovups_zmm_k1z_zmmm512
62 A17C49 10 C1, EVEX_Vmovups_zmm_k1z_zmmm512
62 A17C49 10 D3, EVEX_Vmovups_zmm_k1z_zmmm512
62 A17C49 10 E5, EVEX_Vmovups_zmm_k1z_zmmm512
62 A17C49 10 F7, EVEX_Vmovups_zmm_k1z_zmmm512
62 017C49 10 C1, EVEX_Vmovups_zmm_k1z_zmmm512
62 017C49 10 D3, EVEX_Vmovups_zmm_k1z_zmmm512
62 017C49 10 E5, EVEX_Vmovups_zmm_k1z_zmmm512
62 017C49 10 F7, EVEX_Vmovups_zmm_k1z_zmmm512
C5F8 44 C1, VEX_Knotw_kr_kr
C5F8 44 D3, VEX_Knotw_kr_kr
C5F8 44 E5, VEX_Knotw_kr_kr
C5F8 44 F7, VEX_Knotw_kr_kr
F2 0F1B C0, Bndcn_bnd_rm64, MPX
F2 0F1B C8, Bndcn_bnd_rm64, MPX
F2 0F1B D0, Bndcn_bnd_rm64, MPX
F2 0F1B D8, Bndcn_bnd_rm64, MPX
8A 08, Mov_r8_rm8
8A 48 EE, Mov_r8_rm8
8A 88 88A9CBED, Mov_r8_rm8
8A 0D 88A9CBED, Mov_r8_rm8
67 8A 0D 88A9CBED, Mov_r8_rm8
8A 48 12, Mov_r8_rm8
8A 88 78563412, Mov_r8_rm8
8A 0D 78563412, Mov_r8_rm8
67 8A 0D 78563412, Mov_r8_rm8
8A 0C 08, Mov_r8_rm8
8A 0C 48, Mov_r8_rm8
8A 0C 88, Mov_r8_rm8
8A 0C C8, Mov_r8_rm8
8A 4C 08 EE, Mov_r8_rm8
8A 4C 48 EE, Mov_r8_rm8
8A 4C 88 EE, Mov_r8_rm8
8A 4C C8 EE, Mov_r8_rm8
8A 4C 08 12, Mov_r8_rm8
8A 4C 48 12, Mov_r8_rm8
8A 4C 88 12, Mov_r8_rm8
8A 4C C8 12, Mov_r8_rm8
8A 8C 08 88A9CBED, Mov_r8_rm8
8A 8C 48 88A9CBED, Mov_r8_rm8
8A 8C 88 88A9CBED, Mov_r8_rm8
8A 8C C8 88A9CBED, Mov_r8_rm8
8A 8C 08 78563412, Mov_r8_rm8
8A 8C 48 78563412, Mov_r8_rm8
8A 8C 88 78563412, Mov_r8_rm8
8A 8C C8 78563412, Mov_r8_rm8
8A 0C 0D 88A9CBED, Mov_r8_rm8
8A 4C 4D EE, Mov_r8_rm8
8A 8C 8D 88A9CBED, Mov_r8_rm8
8A 0C CD 88A9CBED, Mov_r8_rm8
8A 0C 0D 78563412, Mov_r8_rm8
8A 4C 4D 12, Mov_r8_rm8
8A 8C 8D 78563412, Mov_r8_rm8
8A 0C CD 78563412, Mov_r8_rm8
64 8A 08, Mov_r8_rm8
64 8A 48 EE, Mov_r8_rm8
64 8A 88 88A9CBED, Mov_r8_rm8
64 8A 0D 88A9CBED, Mov_r8_rm8
64 67 8A 0D 88A9CBED, Mov_r8_rm8
64 8A 48 12, Mov_r8_rm8
64 8A 88 78563412, Mov_r8_rm8
64 8A 0D 78563412, Mov_r8_rm8
64 67 8A 0D 78563412, Mov_r8_rm8
64 8A 0C 08, Mov_r8_rm8
64 8A 0C 48, Mov_r8_rm8
64 8A 0C 88, Mov_r8_rm8
64 8A 0C C8, Mov_r8_rm8
64 8A 4C 08 EE, Mov_r8_rm8
64 8A 4C 48 EE, Mov_r8_rm8
64 8A 4C 88 EE, Mov_r8_rm8
64 8A 4C C8 EE, Mov_r8_rm8
64 8A 4C 08 12, Mov_r8_rm8
64 8A 4C 48 12, Mov_r8_rm8
64 8A 4C 88 12, Mov_r8_rm8
64 8A 4C C8 12, Mov_r8_rm8
64 8A 8C 08 88A9CBED, Mov_r8_rm8
64 8A 8C 48 88A9CBED, Mov_r8_rm8
64 8A 8C 88 88A9CBED, Mov_r8_rm8
64 8A 8C C8 88A9CBED, Mov_r8_rm8
64 8A 8C 08 78563412, Mov_r8_rm8
64 8A 8C 48 78563412, Mov_r8_rm8
64 8A 8C 88 78563412, Mov_r8_rm8
64 8A 8C C8 78563412, Mov_r8_rm8
64 8A 0C 0D 88A9CBED, Mov_r8_rm8
64 8A 4C 4D EE, Mov_r8_rm8
64 8A 8C 8D 88A9CBED, Mov_r8_rm8
64 8A 0C CD 88A9CBED, Mov_r8_rm8
64 8A 0C 0D 78563412, Mov_r8_rm8
64 8A 4C 4D 12, Mov_r8_rm8
64 8A 8C 8D 78563412, Mov_r8_rm8
64 8A 0C CD 78563412, Mov_r8_rm8
62 F14E9B 51 D3, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
62 F14EBB 51 D3, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
62 F14EDB 51 D3, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
62 F14EFB 51 D3, EVEX_Vsqrtss_xmm_k1z_xmm_xmmm32_er
67 0F01 D8, Vmrund
0F01 D8, Vmrunq
0F01 D9, Vmmcall
67 0F01 DA, Vmloadd
0F01 DA, Vmloadq
67 0F01 DB, Vmsaved
0F01 DB, Vmsaveq
0F01 DC, Stgi
0F01 DD, Clgi
0F01 DE, Skinit
67 0F01 DF, Invlpgad
0F01 DF, Invlpgaq
67 0F01 FA, Monitorxd
0F01 FA, Monitorxq
F3 0F01 FA, Mcommit
0F01 FB, Mwaitx
67 0F01 FC, Clzerod
0F01 FC, Clzeroq
0F01 FD, Rdpru
0F0D 00, Prefetch_m8
0F0E, Femms
F3 0F2B 08, Movntss_m32_xmm
F2 0F2B 08, Movntsd_m64_xmm
66 0F78 C1 A5 FD, Extrq_xmm_imm8_imm8
F2 0F78 D1 A5 FD, Insertq_xmm_xmm_imm8_imm8
66 0F79 D1, Extrq_xmm_xmm
F2 0F79 D1, Insertq_xmm_xmm
C4E349 48 D3 40, VEX_Vpermil2ps_xmm_xmm_xmmm128_xmm_imm2
C4E349 48 10 41, VEX_Vpermil2ps_xmm_xmm_xmmm128_xmm_imm2
C4E34D 48 D3 50, VEX_Vpermil2ps_ymm_ymm_ymmm256_ymm_imm2
C4E34D 48 10 52, VEX_Vpermil2ps_ymm_ymm_ymmm256_ymm_imm2
C4E3C9 48 D3 40, VEX_Vpermil2ps_xmm_xmm_xmm_xmmm128_imm2
C4E3C9 48 10 41, VEX_Vpermil2ps_xmm_xmm_xmm_xmmm128_imm2
C4E3CD 48 D3 50, VEX_Vpermil2ps_ymm_ymm_ymm_ymmm256_imm2
C4E3CD 48 10 52, VEX_Vpermil2ps_ymm_ymm_ymm_ymmm256_imm2
C4E349 49 D3 40, VEX_Vpermil2pd_xmm_xmm_xmmm128_xmm_imm2
C4E349 49 10 41, VEX_Vpermil2pd_xmm_xmm_xmmm128_xmm_imm2
C4E34D 49 D3 50, VEX_Vpermil2pd_ymm_ymm_ymmm256_ymm_imm2
C4E34D 49 10 52, VEX_Vpermil2pd_ymm_ymm_ymmm256_ymm_imm2
C4E3C9 49 D3 40, VEX_Vpermil2pd_xmm_xmm_xmm_xmmm128_imm2
C4E3C9 49 10 41, VEX_Vpermil2pd_xmm_xmm_xmm_xmmm128_imm2
C4E3CD 49 D3 50, VEX_Vpermil2pd_ymm_ymm_ymm_ymmm256_imm2
C4E3CD 49 10 52, VEX_Vpermil2pd_ymm_ymm_ymm_ymmm256_imm2
C4E349 5C D3 40, VEX_Vfmaddsubps_xmm_xmm_xmmm128_xmm
C4E349 5C 10 40, VEX_Vfmaddsubps_xmm_xmm_xmmm128_xmm
C4E34D 5C D3 50, VEX_Vfmaddsubps_ymm_ymm_ymmm256_ymm
C4E34D 5C 10 50, VEX_Vfmaddsubps_ymm_ymm_ymmm256_ymm
C4E3C9 5C D3 40, VEX_Vfmaddsubps_xmm_xmm_xmm_xmmm128
C4E3C9 5C 10 40, VEX_Vfmaddsubps_xmm_xmm_xmm_xmmm128
C4E3CD 5C D3 50, VEX_Vfmaddsubps_ymm_ymm_ymm_ymmm256
C4E3CD 5C 10 50, VEX_Vfmaddsubps_ymm_ymm_ymm_ymmm256
C4E349 5D D3 40, VEX_Vfmaddsubpd_xmm_xmm_xmmm128_xmm
C4E349 5D 10 40, VEX_Vfmaddsubpd_xmm_xmm_xmmm128_xmm
C4E34D 5D D3 50, VEX_Vfmaddsubpd_ymm_ymm_ymmm256_ymm
C4E34D 5D 10 50, VEX_Vfmaddsubpd_ymm_ymm_ymmm256_ymm
C4E3C9 5D D3 40, VEX_Vfmaddsubpd_xmm_xmm_xmm_xmmm128
C4E3C9 5D 10 40, VEX_Vfmaddsubpd_xmm_xmm_xmm_xmmm128
C4E3CD 5D D3 50, VEX_Vfmaddsubpd_ymm_ymm_ymm_ymmm256
C4E3CD 5D 10 50, VEX_Vfmaddsubpd_ymm_ymm_ymm_ymmm256
C4E349 5E D3 40, VEX_Vfmsubaddps_xmm_xmm_xmmm128_xmm
C4E349 5E 10 40, VEX_Vfmsubaddps_xmm_xmm_xmmm128_xmm
C4E34D 5E D3 50, VEX_Vfmsubaddps_ymm_ymm_ymmm256_ymm
C4E34D 5E 10 50, VEX_Vfmsubaddps_ymm_ymm_ymmm256_ymm
C4E3C9 5E D3 40, VEX_Vfmsubaddps_xmm_xmm_xmm_xmmm128
C4E3C9 5E 10 40, VEX_Vfmsubaddps_xmm_xmm_xmm_xmmm128
C4E3CD 5E D3 50, VEX_Vfmsubaddps_ymm_ymm_ymm_ymmm256
C4E3CD 5E 10 50, VEX_Vfmsubaddps_ymm_ymm_ymm_ymmm256
C4E349 5F D3 40, VEX_Vfmsubaddpd_xmm_xmm_xmmm128_xmm
C4E349 5F 10 40, VEX_Vfmsubaddpd_xmm_xmm_xmmm128_xmm
C4E34D 5F D3 50, VEX_Vfmsubaddpd_ymm_ymm_ymmm256_ymm
C4E34D 5F 10 50, VEX_Vfmsubaddpd_ymm_ymm_ymmm256_ymm
C4E3C9 5F D3 40, VEX_Vfmsubaddpd_xmm_xmm_xmm_xmmm128
C4E3C9 5F 10 40, VEX_Vfmsubaddpd_xmm_xmm_xmm_xmmm128
C4E3CD 5F D3 50, VEX_Vfmsubaddpd_ymm_ymm_ymm_ymmm256
C4E3CD 5F 10 50, VEX_Vfmsubaddpd_ymm_ymm_ymm_ymmm256
C4E349 68 D3 40, VEX_Vfmaddps_xmm_xmm_xmmm128_xmm
C4E349 68 10 40, VEX_Vfmaddps_xmm_xmm_xmmm128_xmm
C4E34D 68 D3 50, VEX_Vfmaddps_ymm_ymm_ymmm256_ymm
C4E34D 68 10 50, VEX_Vfmaddps_ymm_ymm_ymmm256_ymm
C4E3C9 68 D3 40, VEX_Vfmaddps_xmm_xmm_xmm_xmmm128
C4E3C9 68 10 40, VEX_Vfmaddps_xmm_xmm_xmm_xmmm128
C4E3CD 68 D3 50, VEX_Vfmaddps_ymm_ymm_ymm_ymmm256
C4E3CD 68 10 50, VEX_Vfmaddps_ymm_ymm_ymm_ymmm256
C4E349 69 D3 40, VEX_Vfmaddpd_xmm_xmm_xmmm128_xmm
C4E349 69 10 40, VEX_Vfmaddpd_xmm_xmm_xmmm128_xmm
C4E34D 69 D3 50, VEX_Vfmaddpd_ymm_ymm_ymmm256_ymm
C4E34D 69 10 50, VEX_Vfmaddpd_ymm_ymm_ymmm256_ymm
C4E3C9 69 D3 40, VEX_Vfmaddpd_xmm_xmm_xmm_xmmm128
C4E3C9 69 10 40, VEX_Vfmaddpd_xmm_xmm_xmm_xmmm128
C4E3CD 69 D3 50, VEX_Vfmaddpd_ymm_ymm_ymm_ymmm256
C4E3CD 69 10 50, VEX_Vfmaddpd_ymm_ymm_ymm_ymmm256
C4E349 6A D3 40, VEX_Vfmaddss_xmm_xmm_xmmm32_xmm
C4E349 6A 10 40, VEX_Vfmaddss_xmm_xmm_xmmm32_xmm
C4E3C9 6A D3 40, VEX_Vfmaddss_xmm_xmm_xmm_xmmm32
C4E3C9 6A 10 40, VEX_Vfmaddss_xmm_xmm_xmm_xmmm32
C4E349 6B D3 40, VEX_Vfmaddsd_xmm_xmm_xmmm64_xmm
C4E349 6B 10 40, VEX_Vfmaddsd_xmm_xmm_xmmm64_xmm
C4E3C9 6B D3 40, VEX_Vfmaddsd_xmm_xmm_xmm_xmmm64
C4E3C9 6B 10 40, VEX_Vfmaddsd_xmm_xmm_xmm_xmmm64
C4E349 6C D3 40, VEX_Vfmsubps_xmm_xmm_xmmm128_xmm
C4E349 6C 10 40, VEX_Vfmsubps_xmm_xmm_xmmm128_xmm
C4E34D 6C D3 50, VEX_Vfmsubps_ymm_ymm_ymmm256_ymm
C4E34D 6C 10 50, VEX_Vfmsubps_ymm_ymm_ymmm256_ymm
C4E3C9 6C D3 40, VEX_Vfmsubps_xmm_xmm_xmm_xmmm128
C4E3C9 6C 10 40, VEX_Vfmsubps_xmm_xmm_xmm_xmmm128
C4E3CD 6C D3 50, VEX_Vfmsubps_ymm_ymm_ymm_ymmm256
C4E3CD 6C 10 50, VEX_Vfmsubps_ymm_ymm_ymm_ymmm256
C4E349 6D D3 40, VEX_Vfmsubpd_xmm_xmm_xmmm128_xmm
C4E349 6D 10 40, VEX_Vfmsubpd_xmm_xmm_xmmm128_xmm
C4E34D 6D D3 50, VEX_Vfmsubpd_ymm_ymm_ymmm256_ymm
C4E34D 6D 10 50, VEX_Vfmsubpd_ymm_ymm_ymmm256_ymm
C4E3C9 6D D3 40, VEX_Vfmsubpd_xmm_xmm_xmm_xmmm128
C4E3C9 6D 10 40, VEX_Vfmsubpd_xmm_xmm_xmm_xmmm128
C4E3CD 6D D3 50, VEX_Vfmsubpd_ymm_ymm_ymm_ymmm256
C4E3CD 6D 10 50, VEX_Vfmsubpd_ymm_ymm_ymm_ymmm256
C4E349 6E D3 40, VEX_Vfmsubss_xmm_xmm_xmmm32_xmm
C4E349 6E 10 40, VEX_Vfmsubss_xmm_xmm_xmmm32_xmm
C4E3C9 6E D3 40, VEX_Vfmsubss_xmm_xmm_xmm_xmmm32
C4E3C9 6E 10 40, VEX_Vfmsubss_xmm_xmm_xmm_xmmm32
C4E349 6F D3 40, VEX_Vfmsubsd_xmm_xmm_xmmm64_xmm
C4E349 6F 10 40, VEX_Vfmsubsd_xmm_xmm_xmmm64_xmm
C4E3C9 6F D3 40, VEX_Vfmsubsd_xmm_xmm_xmm_xmmm64
C4E3C9 6F 10 40, VEX_Vfmsubsd_xmm_xmm_xmm_xmmm64
C4E349 78 D3 40, VEX_Vfnmaddps_xmm_xmm_xmmm128_xmm
C4E349 78 10 40, VEX_Vfnmaddps_xmm_xmm_xmmm128_xmm
C4E34D 78 D3 50, VEX_Vfnmaddps_ymm_ymm_ymmm256_ymm
C4E34D 78 10 50, VEX_Vfnmaddps_ymm_ymm_ymmm256_ymm
C4E3C9 78 D3 40, VEX_Vfnmaddps_xmm_xmm_xmm_xmmm128
C4E3C9 78 10 40, VEX_Vfnmaddps_xmm_xmm_xmm_xmmm128
C4E3CD 78 D3 50, VEX_Vfnmaddps_ymm_ymm_ymm_ymmm256
C4E3CD 78 10 50, VEX_Vfnmaddps_ymm_ymm_ymm_ymmm256
C4E349 79 D3 40, VEX_Vfnmaddpd_xmm_xmm_xmmm128_xmm
C4E349 79 10 40, VEX_Vfnmaddpd_xmm_xmm_xmmm128_xmm
C4E34D 79 D3 50, VEX_Vfnmaddpd_ymm_ymm_ymmm256_ymm
C4E34D 79 10 50, VEX_Vfnmaddpd_ymm_ymm_ymmm256_ymm
C4E3C9 79 D3 40, VEX_Vfnmaddpd_xmm_xmm_xmm_xmmm128
C4E3C9 79 10 40, VEX_Vfnmaddpd_xmm_xmm_xmm_xmmm128
C4E3CD 79 D3 50, VEX_Vfnmaddpd_ymm_ymm_ymm_ymmm256
C4E3CD 79 10 50, VEX_Vfnmaddpd_ymm_ymm_ymm_ymmm256
C4E349 7A D3 40, VEX_Vfnmaddss_xmm_xmm_xmmm32_xmm
C4E349 7A 10 40, VEX_Vfnmaddss_xmm_xmm_xmmm32_xmm
C4E3C9 7A D3 40, VEX_Vfnmaddss_xmm_xmm_xmm_xmmm32
C4E3C9 7A 10 40, VEX_Vfnmaddss_xmm_xmm_xmm_xmmm32
C4E349 7B D3 40, VEX_Vfnmaddsd_xmm_xmm_xmmm64_xmm
C4E349 7B 10 40, VEX_Vfnmaddsd_xmm_xmm_xmmm64_xmm
C4E3C9 7B D3 40, VEX_Vfnmaddsd_xmm_xmm_xmm_xmmm64
C4E3C9 7B 10 40, VEX_Vfnmaddsd_xmm_xmm_xmm_xmmm64
C4E349 7C D3 40, VEX_Vfnmsubps_xmm_xmm_xmmm128_xmm
C4E349 7C 10 40, VEX_Vfnmsubps_xmm_xmm_xmmm128_xmm
C4E34D 7C D3 50, VEX_Vfnmsubps_ymm_ymm_ymmm256_ymm
C4E34D 7C 10 50, VEX_Vfnmsubps_ymm_ymm_ymmm256_ymm
C4E3C9 7C D3 40, VEX_Vfnmsubps_xmm_xmm_xmm_xmmm128
C4E3C9 7C 10 40, VEX_Vfnmsubps_xmm_xmm_xmm_xmmm128
C4E3CD 7C D3 50, VEX_Vfnmsubps_ymm_ymm_ymm_ymmm256
C4E3CD 7C 10 50, VEX_Vfnmsubps_ymm_ymm_ymm_ymmm256
C4E349 7D D3 40, VEX_Vfnmsubpd_xmm_xmm_xmmm128_xmm
C4E349 7D 10 40, VEX_Vfnmsubpd_xmm_xmm_xmmm128_xmm
C4E34D 7D D3 50, VEX_Vfnmsubpd_ymm_ymm_ymmm256_ymm
C4E34D 7D 10 50, VEX_Vfnmsubpd_ymm_ymm_ymmm256_ymm
C4E3C9 7D D3 40, VEX_Vfnmsubpd_xmm_xmm_xmm_xmmm128
C4E3C9 7D 10 40, VEX_Vfnmsubpd_xmm_xmm_xmm_xmmm128
C4E3CD 7D D3 50, VEX_Vfnmsubpd_ymm_ymm_ymm_ymmm256
C4E3CD 7D 10 50, VEX_Vfnmsubpd_ymm_ymm_ymm_ymmm256
C4E349 7E D3 40, VEX_Vfnmsubss_xmm_xmm_xmmm32_xmm
C4E349 7E 10 40, VEX_Vfnmsubss_xmm_xmm_xmmm32_xmm
C4E3C9 7E D3 40, VEX_Vfnmsubss_xmm_xmm_xmm_xmmm32
C4E3C9 7E 10 40, VEX_Vfnmsubss_xmm_xmm_xmm_xmmm32
C4E349 7F D3 40, VEX_Vfnmsubsd_xmm_xmm_xmmm64_xmm
C4E349 7F 10 40, VEX_Vfnmsubsd_xmm_xmm_xmmm64_xmm
C4E3C9 7F D3 40, VEX_Vfnmsubsd_xmm_xmm_xmm_xmmm64
C4E3C9 7F 10 40, VEX_Vfnmsubsd_xmm_xmm_xmm_xmmm64
8FE848 85 D3 40, XOP_Vpmacssww_xmm_xmm_xmmm128_xmm
8FE848 85 10 40, XOP_Vpmacssww_xmm_xmm_xmmm128_xmm
8FE848 86 D3 40, XOP_Vpmacsswd_xmm_xmm_xmmm128_xmm
8FE848 86 10 40, XOP_Vpmacsswd_xmm_xmm_xmmm128_xmm
8FE848 87 D3 40, XOP_Vpmacssdql_xmm_xmm_xmmm128_xmm
8FE848 87 10 40, XOP_Vpmacssdql_xmm_xmm_xmmm128_xmm
8FE848 8E D3 40, XOP_Vpmacssdd_xmm_xmm_xmmm128_xmm
8FE848 8E 10 40, XOP_Vpmacssdd_xmm_xmm_xmmm128_xmm
8FE848 8F D3 40, XOP_Vpmacssdqh_xmm_xmm_xmmm128_xmm
8FE848 8F 10 40, XOP_Vpmacssdqh_xmm_xmm_xmmm128_xmm
8FE848 95 D3 40, XOP_Vpmacsww_xmm_xmm_xmmm128_xmm
8FE848 95 10 40, XOP_Vpmacsww_xmm_xmm_xmmm128_xmm
8FE848 96 D3 40, XOP_Vpmacswd_xmm_xmm_xmmm128_xmm
8FE848 96 10 40, XOP_Vpmacswd_xmm_xmm_xmmm128_xmm
8FE848 97 D3 40, XOP_Vpmacsdql_xmm_xmm_xmmm128_xmm
8FE848 97 10 40, XOP_Vpmacsdql_xmm_xmm_xmmm128_xmm
8FE848 9E D3 40, XOP_Vpmacsdd_xmm_xmm_xmmm128_xmm
8FE848 9E 10 40, XOP_Vpmacsdd_xmm_xmm_xmmm128_xmm
8FE848 9F D3 40, XOP_Vpmacsdqh_xmm_xmm_xmmm128_xmm
8FE848 9F 10 40, XOP_Vpmacsdqh_xmm_xmm_xmmm128_xmm
8FE848 A2 D3 40, XOP_Vpcmov_xmm_xmm_xmmm128_xmm
8FE848 A2 10 40, XOP_Vpcmov_xmm_xmm_xmmm128_xmm
8FE84C A2 D3 50, XOP_Vpcmov_ymm_ymm_ymmm256_ymm
8FE84C A2 10 50, XOP_Vpcmov_ymm_ymm_ymmm256_ymm
8FE8C8 A2 D3 40, XOP_Vpcmov_xmm_xmm_xmm_xmmm128
8FE8C8 A2 10 40, XOP_Vpcmov_xmm_xmm_xmm_xmmm128
8FE8CC A2 D3 50, XOP_Vpcmov_ymm_ymm_ymm_ymmm256
8FE8CC A2 10 50, XOP_Vpcmov_ymm_ymm_ymm_ymmm256
8FE848 A3 D3 40, XOP_Vpperm_xmm_xmm_xmmm128_xmm
8FE848 A3 10 40, XOP_Vpperm_xmm_xmm_xmmm128_xmm
8FE8C8 A3 D3 40, XOP_Vpperm_xmm_xmm_xmm_xmmm128
8FE8C8 A3 10 40, XOP_Vpperm_xmm_xmm_xmm_xmmm128
8FE848 A6 D3 40, XOP_Vpmadcsswd_xmm_xmm_xmmm128_xmm
8FE848 A6 10 40, XOP_Vpmadcsswd_xmm_xmm_xmmm128_xmm
8FE848 B6 D3 40, XOP_Vpmadcswd_xmm_xmm_xmmm128_xmm
8FE848 B6 10 40, XOP_Vpmadcswd_xmm_xmm_xmmm128_xmm
8FE878 C0 D3 A5, XOP_Vprotb_xmm_xmmm128_imm8
8FE878 C0 10 A5, XOP_Vprotb_xmm_xmmm128_imm8
8FE878 C1 D3 A5, XOP_Vprotw_xmm_xmmm128_imm8
8FE878 C1 10 A5, XOP_Vprotw_xmm_xmmm128_imm8
8FE878 C2 D3 A5, XOP_Vprotd_xmm_xmmm128_imm8
8FE878 C2 10 A5, XOP_Vprotd_xmm_xmmm128_imm8
8FE878 C3 D3 A5, XOP_Vprotq_xmm_xmmm128_imm8
8FE878 C3 10 A5, XOP_Vprotq_xmm_xmmm128_imm8
8FE848 CC D3 A5, XOP_Vpcomb_xmm_xmm_xmmm128_imm8
8FE848 CC 10 A5, XOP_Vpcomb_xmm_xmm_xmmm128_imm8
8FE848 CD D3 A5, XOP_Vpcomw_xmm_xmm_xmmm128_imm8
8FE848 CD 10 A5, XOP_Vpcomw_xmm_xmm_xmmm128_imm8
8FE848 CE D3 A5, XOP_Vpcomd_xmm_xmm_xmmm128_imm8
8FE848 CE 10 A5, XOP_Vpcomd_xmm_xmm_xmmm128_imm8
8FE848 CF D3 A5, XOP_Vpcomq_xmm_xmm_xmmm128_imm8
8FE848 CF 10 A5, XOP_Vpcomq_xmm_xmm_xmmm128_imm8
8FE848 EC D3 A5, XOP_Vpcomub_xmm_xmm_xmmm128_imm8
8FE848 EC 10 A5, XOP_Vpcomub_xmm_xmm_xmmm128_imm8
8FE848 ED D3 A5, XOP_Vpcomuw_xmm_xmm_xmmm128_imm8
8FE848 ED 10 A5, XOP_Vpcomuw_xmm_xmm_xmmm128_imm8
8FE848 EE D3 A5, XOP_Vpcomud_xmm_xmm_xmmm128_imm8
8FE848 EE 10 A5, XOP_Vpcomud_xmm_xmm_xmmm128_imm8
8FE848 EF D3 A5, XOP_Vpcomuq_xmm_xmm_xmmm128_imm8
8FE848 EF 10 A5, XOP_Vpcomuq_xmm_xmm_xmmm128_imm8
8FE948 01 CB, XOP_Blcfill_r32_rm32
8FE948 01 08, XOP_Blcfill_r32_rm32
8FE9C8 01 CB, XOP_Blcfill_r64_rm64
8FE9C8 01 08, XOP_Blcfill_r64_rm64
8FE948 01 D3, XOP_Blsfill_r32_rm32
8FE948 01 10, XOP_Blsfill_r32_rm32
8FE9C8 01 D3, XOP_Blsfill_r64_rm64
8FE9C8 01 10, XOP_Blsfill_r64_rm64
8FE948 01 DB, XOP_Blcs_r32_rm32
8FE948 01 18, XOP_Blcs_r32_rm32
8FE9C8 01 DB, XOP_Blcs_r64_rm64
8FE9C8 01 18, XOP_Blcs_r64_rm64
8FE948 01 E3, XOP_Tzmsk_r32_rm32
8FE948 01 20, XOP_Tzmsk_r32_rm32
8FE9C8 01 E3, XOP_Tzmsk_r64_rm64
8FE9C8 01 20, XOP_Tzmsk_r64_rm64
8FE948 01 EB, XOP_Blcic_r32_rm32
8FE948 01 28, XOP_Blcic_r32_rm32
8FE9C8 01 EB, XOP_Blcic_r64_rm64
8FE9C8 01 28, XOP_Blcic_r64_rm64
8FE948 01 F3, XOP_Blsic_r32_rm32
8FE948 01 30, XOP_Blsic_r32_rm32
8FE9C8 01 F3, XOP_Blsic_r64_rm64
8FE9C8 01 30, XOP_Blsic_r64_rm64
8FE948 01 FB, XOP_T1mskc_r32_rm32
8FE948 01 38, XOP_T1mskc_r32_rm32
8FE9C8 01 FB, XOP_T1mskc_r64_rm64
8FE9C8 01 38, XOP_T1mskc_r64_rm64
8FE948 02 CB, XOP_Blcmsk_r32_rm32
8FE948 02 08, XOP_Blcmsk_r32_rm32
8FE9C8 02 CB, XOP_Blcmsk_r64_rm64
8FE9C8 02 08, XOP_Blcmsk_r64_rm64
8FE948 02 F3, XOP_Blci_r32_rm32
8FE948 02 30, XOP_Blci_r32_rm32
8FE9C8 02 F3, XOP_Blci_r64_rm64
8FE9C8 02 30, XOP_Blci_r64_rm64
8FE978 12 C3, XOP_Llwpcb_r32
8FE9F8 12 C3, XOP_Llwpcb_r64
8FE978 12 CB, XOP_Slwpcb_r32
8FE9F8 12 CB, XOP_Slwpcb_r64
8FE978 80 CD, XOP_Vfrczps_xmm_xmmm128
8FE978 80 10, XOP_Vfrczps_xmm_xmmm128
8FE97C 80 CD, XOP_Vfrczps_ymm_ymmm256
8FE97C 80 10, XOP_Vfrczps_ymm_ymmm256
8FE978 81 CD, XOP_Vfrczpd_xmm_xmmm128
8FE978 81 10, XOP_Vfrczpd_xmm_xmmm128
8FE97C 81 CD, XOP_Vfrczpd_ymm_ymmm256
8FE97C 81 10, XOP_Vfrczpd_ymm_ymmm256
8FE978 82 CD, XOP_Vfrczss_xmm_xmmm32
8FE978 82 10, XOP_Vfrczss_xmm_xmmm32
8FE978 83 CD, XOP_Vfrczsd_xmm_xmmm64
8FE978 83 10, XOP_Vfrczsd_xmm_xmmm64
8FE948 90 D3, XOP_Vprotb_xmm_xmmm128_xmm
8FE948 90 10, XOP_Vprotb_xmm_xmmm128_xmm
8FE9C8 90 D3, XOP_Vprotb_xmm_xmm_xmmm128
8FE9C8 90 10, XOP_Vprotb_xmm_xmm_xmmm128
8FE948 91 D3, XOP_Vprotw_xmm_xmmm128_xmm
8FE948 91 10, XOP_Vprotw_xmm_xmmm128_xmm
8FE9C8 91 D3, XOP_Vprotw_xmm_xmm_xmmm128
8FE9C8 91 10, XOP_Vprotw_xmm_xmm_xmmm128
8FE948 92 D3, XOP_Vprotd_xmm_xmmm128_xmm
8FE948 92 10, XOP_Vprotd_xmm_xmmm128_xmm
8FE9C8 92 D3, XOP_Vprotd_xmm_xmm_xmmm128
8FE9C8 92 10, XOP_Vprotd_xmm_xmm_xmmm128
8FE948 93 D3, XOP_Vprotq_xmm_xmmm128_xmm
8FE948 93 10, XOP_Vprotq_xmm_xmmm128_xmm
8FE9C8 93 D3, XOP_Vprotq_xmm_xmm_xmmm128
8FE9C8 93 10, XOP_Vprotq_xmm_xmm_xmmm128
8FE948 94 D3, XOP_Vpshlb_xmm_xmmm128_xmm
8FE948 94 10, XOP_Vpshlb_xmm_xmmm128_xmm
8FE9C8 94 D3, XOP_Vpshlb_xmm_xmm_xmmm128
8FE9C8 94 10, XOP_Vpshlb_xmm_xmm_xmmm128
8FE948 95 D3, XOP_Vpshlw_xmm_xmmm128_xmm
8FE948 95 10, XOP_Vpshlw_xmm_xmmm128_xmm
8FE9C8 95 D3, XOP_Vpshlw_xmm_xmm_xmmm128
8FE9C8 95 10, XOP_Vpshlw_xmm_xmm_xmmm128
8FE948 96 D3, XOP_Vpshld_xmm_xmmm128_xmm
8FE948 96 10, XOP_Vpshld_xmm_xmmm128_xmm
8FE9C8 96 D3, XOP_Vpshld_xmm_xmm_xmmm128
8FE9C8 96 10, XOP_Vpshld_xmm_xmm_xmmm128
8FE948 97 D3, XOP_Vpshlq_xmm_xmmm128_xmm
8FE948 97 10, XOP_Vpshlq_xmm_xmmm128_xmm
8FE9C8 97 D3, XOP_Vpshlq_xmm_xmm_xmmm128
8FE9C8 97 10, XOP_Vpshlq_xmm_xmm_xmmm128
8FE948 98 D3, XOP_Vpshab_xmm_xmmm128_xmm
8FE948 98 10, XOP_Vpshab_xmm_xmmm128_xmm
8FE9C8 98 D3, XOP_Vpshab_xmm_xmm_xmmm128
8FE9C8 98 10, XOP_Vpshab_xmm_xmm_xmmm128
8FE948 99 D3, XOP_Vpshaw_xmm_xmmm128_xmm
8FE948 99 10, XOP_Vpshaw_xmm_xmmm128_xmm
8FE9C8 99 D3, XOP_Vpshaw_xmm_xmm_xmmm128
8FE9C8 99 10, XOP_Vpshaw_xmm_xmm_xmmm128
8FE948 9A D3, XOP_Vpshad_xmm_xmmm128_xmm
8FE948 9A 10, XOP_Vpshad_xmm_xmmm128_xmm
8FE9C8 9A D3, XOP_Vpshad_xmm_xmm_xmmm128
8FE9C8 9A 10, XOP_Vpshad_xmm_xmm_xmmm128
8FE948 9B D3, XOP_Vpshaq_xmm_xmmm128_xmm
8FE948 9B 10, XOP_Vpshaq_xmm_xmmm128_xmm
8FE9C8 9B D3, XOP_Vpshaq_xmm_xmm_xmmm128
8FE9C8 9B 10, XOP_Vpshaq_xmm_xmm_xmmm128
8FE978 C1 CD, XOP_Vphaddbw_xmm_xmmm128
8FE978 C1 10, XOP_Vphaddbw_xmm_xmmm128
8FE978 C2 CD, XOP_Vphaddbd_xmm_xmmm128
8FE978 C2 10, XOP_Vphaddbd_xmm_xmmm128
8FE978 C3 CD, XOP_Vphaddbq_xmm_xmmm128
8FE978 C3 10, XOP_Vphaddbq_xmm_xmmm128
8FE978 C6 CD, XOP_Vphaddwd_xmm_xmmm128
8FE978 C6 10, XOP_Vphaddwd_xmm_xmmm128
8FE978 C7 CD, XOP_Vphaddwq_xmm_xmmm128
8FE978 C7 10, XOP_Vphaddwq_xmm_xmmm128
8FE978 CB CD, XOP_Vphadddq_xmm_xmmm128
8FE978 CB 10, XOP_Vphadddq_xmm_xmmm128
8FE978 D1 CD, XOP_Vphaddubw_xmm_xmmm128
8FE978 D1 10, XOP_Vphaddubw_xmm_xmmm128
8FE978 D2 CD, XOP_Vphaddubd_xmm_xmmm128
8FE978 D2 10, XOP_Vphaddubd_xmm_xmmm128
8FE978 D3 CD, XOP_Vphaddubq_xmm_xmmm128
8FE978 D3 10, XOP_Vphaddubq_xmm_xmmm128
8FE978 D6 CD, XOP_Vphadduwd_xmm_xmmm128
8FE978 D6 10, XOP_Vphadduwd_xmm_xmmm128
8FE978 D7 CD, XOP_Vphadduwq_xmm_xmmm128
8FE978 D7 10, XOP_Vphadduwq_xmm_xmmm128
8FE978 DB CD, XOP_Vphaddudq_xmm_xmmm128
8FE978 DB 10, XOP_Vphaddudq_xmm_xmmm128
8FE978 E1 CD, XOP_Vphsubbw_xmm_xmmm128
8FE978 E1 10, XOP_Vphsubbw_xmm_xmmm128
8FE978 E2 CD, XOP_Vphsubwd_xmm_xmmm128
8FE978 E2 10, XOP_Vphsubwd_xmm_xmmm128
8FE978 E3 CD, XOP_Vphsubdq_xmm_xmmm128
8FE978 E3 10, XOP_Vphsubdq_xmm_xmmm128
8FEA78 10 D3 34125AA5, XOP_Bextr_r32_rm32_imm32
8FEA78 10 10 A55A1234, XOP_Bextr_r32_rm32_imm32
8FEAF8 10 D3 34125AA5, XOP_Bextr_r64_rm64_imm32
8FEAF8 10 10 34125AA5, XOP_Bextr_r64_rm64_imm32
8FEA48 12 C3 34125AA5, XOP_Lwpins_r32_rm32_imm32
8FEA48 12 00 34125AA5, XOP_Lwpins_r32_rm32_imm32
8FEAC8 12 C3 34125AA5, XOP_Lwpins_r64_rm32_imm32
8FEAC8 12 00 34125AA5, XOP_Lwpins_r64_rm32_imm32
8FEA48 12 CB 34125AA5, XOP_Lwpval_r32_rm32_imm32
8FEA48 12 08 34125AA5, XOP_Lwpval_r32_rm32_imm32
8FEAC8 12 CB 34125AA5, XOP_Lwpval_r64_rm32_imm32
8FEAC8 12 08 34125AA5, XOP_Lwpval_r64_rm32_imm32
0F0F CD 0C, D3NOW_Pi2fw_mm_mmm64
0F0F 88 34125AA5 0C, D3NOW_Pi2fw_mm_mmm64
0F0F CD 0D, D3NOW_Pi2fd_mm_mmm64
0F0F 88 34125AA5 0D, D3NOW_Pi2fd_mm_mmm64
0F0F CD 1C, D3NOW_Pf2iw_mm_mmm64
0F0F 88 34125AA5 1C, D3NOW_Pf2iw_mm_mmm64
0F0F CD 1D, D3NOW_Pf2id_mm_mmm64
0F0F 88 34125AA5 1D, D3NOW_Pf2id_mm_mmm64
0F0F CD 86, D3NOW_Pfrcpv_mm_mmm64
0F0F 88 34125AA5 86, D3NOW_Pfrcpv_mm_mmm64
0F0F CD 87, D3NOW_Pfrsqrtv_mm_mmm64
0F0F 88 34125AA5 87, D3NOW_Pfrsqrtv_mm_mmm64
0F0F CD 8A, D3NOW_Pfnacc_mm_mmm64
0F0F 88 34125AA5 8A, D3NOW_Pfnacc_mm_mmm64
0F0F CD 8E, D3NOW_Pfpnacc_mm_mmm64
0F0F 88 34125AA5 8E, D3NOW_Pfpnacc_mm_mmm64
0F0F CD 90, D3NOW_Pfcmpge_mm_mmm64
0F0F 88 34125AA5 90, D3NOW_Pfcmpge_mm_mmm64
0F0F CD 94, D3NOW_Pfmin_mm_mmm64
0F0F 88 34125AA5 94, D3NOW_Pfmin_mm_mmm64
0F0F CD 96, D3NOW_Pfrcp_mm_mmm64
0F0F 88 34125AA5 96, D3NOW_Pfrcp_mm_mmm64
0F0F CD 97, D3NOW_Pfrsqrt_mm_mmm64
0F0F 88 34125AA5 97, D3NOW_Pfrsqrt_mm_mmm64
0F0F CD 9A, D3NOW_Pfsub_mm_mmm64
0F0F 88 34125AA5 9A, D3NOW_Pfsub_mm_mmm64
0F0F CD 9E, D3NOW_Pfadd_mm_mmm64
0F0F 88 34125AA5 9E, D3NOW_Pfadd_mm_mmm64
0F0F CD A0, D3NOW_Pfcmpgt_mm_mmm64
0F0F 88 34125AA5 A0, D3NOW_Pfcmpgt_mm_mmm64
0F0F CD A4, D3NOW_Pfmax_mm_mmm64
0F0F 88 34125AA5 A4, D3NOW_Pfmax_mm_mmm64
0F0F CD A6, D3NOW_Pfrcpit1_mm_mmm64
0F0F 88 34125AA5 A6, D3NOW_Pfrcpit1_mm_mmm64
0F0F CD A7, D3NOW_Pfrsqit1_mm_mmm64
0F0F 88 34125AA5 A7, D3NOW_Pfrsqit1_mm_mmm64
0F0F CD AA, D3NOW_Pfsubr_mm_mmm64
0F0F 88 34125AA5 AA, D3NOW_Pfsubr_mm_mmm64
0F0F CD AE, D3NOW_Pfacc_mm_mmm64
0F0F 88 34125AA5 AE, D3NOW_Pfacc_mm_mmm64
0F0F CD B0, D3NOW_Pfcmpeq_mm_mmm64
0F0F 88 34125AA5 B0, D3NOW_Pfcmpeq_mm_mmm64
0F0F CD B4, D3NOW_Pfmul_mm_mmm64
0F0F 88 34125AA5 B4, D3NOW_Pfmul_mm_mmm64
0F0F CD B6, D3NOW_Pfrcpit2_mm_mmm64
0F0F 88 34125AA5 B6, D3NOW_Pfrcpit2_mm_mmm64
0F0F CD B7, D3NOW_Pmulhrw_mm_mmm64
0F0F 88 34125AA5 B7, D3NOW_Pmulhrw_mm_mmm64
0F0F CD BB, D3NOW_Pswapd_mm_mmm64
0F0F 88 34125AA5 BB, D3NOW_Pswapd_mm_mmm64
0F0F CD BF, D3NOW_Pavgusb_mm_mmm64
0F0F 88 34125AA5 BF, D3NOW_Pavgusb_mm_mmm64
C0 F7 5A, Sal_rm8_imm8
C0 30 5A, Sal_rm8_imm8
66 C1 F7 5A, Sal_rm16_imm8
66 C1 30 5A, Sal_rm16_imm8
C1 F7 5A, Sal_rm32_imm8
C1 30 5A, Sal_rm32_imm8
48 C1 F7 5A, Sal_rm64_imm8
48 C1 30 5A, Sal_rm64_imm8
D0 F7, Sal_rm8_1
D0 30, Sal_rm8_1
66 D1 F7, Sal_rm16_1
66 D1 30, Sal_rm16_1
D1 F7, Sal_rm32_1
D1 30, Sal_rm32_1
48 D1 F7, Sal_rm64_1
48 D1 30, Sal_rm64_1
D2 F7, Sal_rm8_CL
D2 30, Sal_rm8_CL
66 D3 F7, Sal_rm16_CL
66 D3 30, Sal_rm16_CL
D3 F7, Sal_rm32_CL
D3 30, Sal_rm32_CL
48 D3 F7, Sal_rm64_CL
48 D3 30, Sal_rm64_CL
D9 DB, Fstpnce_sti
DB E0, Fneni
DB E1, Fndisi
DB E4, Fnsetpm
DC D3, Fcom_st0_sti_DCD0
DC DB, Fcomp_st0_sti_DCD8
DD CB, Fxch_st0_sti_DDC8
DE D3, Fcomp_st0_sti_DED0
DF C3, Ffreep_sti
DF CB, Fxch_st0_sti_DFC8
DF D3, Fstp_sti_DFD0
DF DB, Fstp_sti_DFD8
F6 CE A5, Test_rm8_imm8_F6r1
F6 08 A5, Test_rm8_imm8_F6r1
66 F7 CE A55A, Test_rm16_imm16_F7r1
66 F7 08 A55A, Test_rm16_imm16_F7r1
F7 CE A55A89AB, Test_rm32_imm32_F7r1
F7 08 A55A89AB, Test_rm32_imm32_F7r1
48 F7 CE A55A89AB, Test_rm64_imm32_F7r1
48 F7 08 A55A89AB, Test_rm64_imm32_F7r1
F3 0F01 28, Rstorssp_m64
0F01 C5, Pconfig
F3 0F01 E8, Setssbsy
F3 0F01 EA, Saveprevssp
F3 0F09, Wbnoinvd
66 0F0D CE, ReservedNop_rm16_r16_0F0D, ForceReservedNop
66 0F0D 18, ReservedNop_rm16_r16_0F0D, ForceReservedNop
0F0D CE, ReservedNop_rm32_r32_0F0D, ForceReservedNop
0F0D 18, ReservedNop_rm32_r32_0F0D, ForceReservedNop
48 0F0D CE, ReservedNop_rm64_r64_0F0D, ForceReservedNop
48 0F0D 18, ReservedNop_rm64_r64_0F0D, ForceReservedNop
66 0F18 CE, ReservedNop_rm16_r16_0F18, ForceReservedNop
66 0F18 18, ReservedNop_rm16_r16_0F18, ForceReservedNop
0F18 CE, ReservedNop_rm32_r32_0F18, ForceReservedNop
0F18 18, ReservedNop_rm32_r32_0F18, ForceReservedNop
48 0F18 CE, ReservedNop_rm64_r64_0F18, ForceReservedNop
48 0F18 18, ReservedNop_rm64_r64_0F18, ForceReservedNop
66 0F19 CE, ReservedNop_rm16_r16_0F19, ForceReservedNop
66 0F19 18, ReservedNop_rm16_r16_0F19, ForceReservedNop
0F19 CE, ReservedNop_rm32_r32_0F19, ForceReservedNop
0F19 18, ReservedNop_rm32_r32_0F19, ForceReservedNop
48 0F19 CE, ReservedNop_rm64_r64_0F19, ForceReservedNop
48 0F19 18, ReservedNop_rm64_r64_0F19, ForceReservedNop
66 0F1A CE, ReservedNop_rm16_r16_0F1A, ForceReservedNop
66 0F1A 18, ReservedNop_rm16_r16_0F1A, ForceReservedNop
0F1A CE, ReservedNop_rm32_r32_0F1A, ForceReservedNop
0F1A 18, ReservedNop_rm32_r32_0F1A, ForceReservedNop
48 0F1A CE, ReservedNop_rm64_r64_0F1A, ForceReservedNop
48 0F1A 18, ReservedNop_rm64_r64_0F1A, ForceReservedNop
66 0F1B CE, ReservedNop_rm16_r16_0F1B, ForceReservedNop
66 0F1B 18, ReservedNop_rm16_r16_0F1B, ForceReservedNop
0F1B CE, ReservedNop_rm32_r32_0F1B, ForceReservedNop
0F1B 18, ReservedNop_rm32_r32_0F1B, ForceReservedNop
48 0F1B CE, ReservedNop_rm64_r64_0F1B, ForceReservedNop
48 0F1B 18, ReservedNop_rm64_r64_0F1B, ForceReservedNop
66 0F1C CE, ReservedNop_rm16_r16_0F1C, ForceReservedNop
66 0F1C 18, ReservedNop_rm16_r16_0F1C, ForceReservedNop
0F1C CE, ReservedNop_rm32_r32_0F1C, ForceReservedNop
0F1C 18, ReservedNop_rm32_r32_0F1C, ForceReservedNop
48 0F1C CE, ReservedNop_rm64_r64_0F1C, ForceReservedNop
48 0F1C 18, ReservedNop_rm64_r64_0F1C, ForceReservedNop
66 0F1D CE, ReservedNop_rm16_r16_0F1D, ForceReservedNop
66 0F1D 18, ReservedNop_rm16_r16_0F1D, ForceReservedNop
0F1D CE, ReservedNop_rm32_r32_0F1D, ForceReservedNop
0F1D 18, ReservedNop_rm32_r32_0F1D, ForceReservedNop
48 0F1D CE, ReservedNop_rm64_r64_0F1D, ForceReservedNop
48 0F1D 18, ReservedNop_rm64_r64_0F1D, ForceReservedNop
66 0F1E CE, ReservedNop_rm16_r16_0F1E, ForceReservedNop
66 0F1E 18, ReservedNop_rm16_r16_0F1E, ForceReservedNop
0F1E CE, ReservedNop_rm32_r32_0F1E, ForceReservedNop
0F1E 18, ReservedNop_rm32_r32_0F1E, ForceReservedNop
48 0F1E CE, ReservedNop_rm64_r64_0F1E, ForceReservedNop
48 0F1E 18, ReservedNop_rm64_r64_0F1E, ForceReservedNop
66 0F1F CE, ReservedNop_rm16_r16_0F1F, ForceReservedNop
66 0F1F 18, ReservedNop_rm16_r16_0F1F, ForceReservedNop
0F1F CE, ReservedNop_rm32_r32_0F1F, ForceReservedNop
0F1F 18, ReservedNop_rm32_r32_0F1F, ForceReservedNop
48 0F1F CE, ReservedNop_rm64_r64_0F1F, ForceReservedNop
48 0F1F 18, ReservedNop_rm64_r64_0F1F, ForceReservedNop
0F1C 00, Cldemote_m8
F3 0F1E C9, Rdsspd_r32
F3 48 0F1E C9, Rdsspq_r64
F3 0F1E FA, Endbr64
F3 0F1E FB, Endbr32
F3 0FAE ED, Incsspd_r32
F3 48 0FAE ED, Incsspq_r64
66 0FAE F5, Tpause_r32
66 48 0FAE F5, Tpause_r64
F3 0FAE 30, Clrssbsy_m64
67 F3 0FAE F5, Umonitor_r32
F3 0FAE F5, Umonitor_r64
F2 0FAE F5, Umwait_r32
F2 48 0FAE F5, Umwait_r64
66 0FAE F8, Pcommit, Pcommit
62 E20D0B 50 D3, EVEX_Vpdpbusd_xmm_k1z_xmm_xmmm128b32
62 F24D08 50 50 01, EVEX_Vpdpbusd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 50 50 01, EVEX_Vpdpbusd_xmm_k1z_xmm_xmmm128b32
62 E20D2B 50 D3, EVEX_Vpdpbusd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 50 50 01, EVEX_Vpdpbusd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 50 50 01, EVEX_Vpdpbusd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 50 D3, EVEX_Vpdpbusd_zmm_k1z_zmm_zmmm512b32
62 F24D48 50 50 01, EVEX_Vpdpbusd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 50 50 01, EVEX_Vpdpbusd_zmm_k1z_zmm_zmmm512b32
62 E20D0B 51 D3, EVEX_Vpdpbusds_xmm_k1z_xmm_xmmm128b32
62 F24D08 51 50 01, EVEX_Vpdpbusds_xmm_k1z_xmm_xmmm128b32
62 F24D9D 51 50 01, EVEX_Vpdpbusds_xmm_k1z_xmm_xmmm128b32
62 E20D2B 51 D3, EVEX_Vpdpbusds_ymm_k1z_ymm_ymmm256b32
62 F24D2B 51 50 01, EVEX_Vpdpbusds_ymm_k1z_ymm_ymmm256b32
62 F24DBD 51 50 01, EVEX_Vpdpbusds_ymm_k1z_ymm_ymmm256b32
62 F24DCB 51 D3, EVEX_Vpdpbusds_zmm_k1z_zmm_zmmm512b32
62 F24D48 51 50 01, EVEX_Vpdpbusds_zmm_k1z_zmm_zmmm512b32
62 F24DDD 51 50 01, EVEX_Vpdpbusds_zmm_k1z_zmm_zmmm512b32
62 E20D0B 52 D3, EVEX_Vpdpwssd_xmm_k1z_xmm_xmmm128b32
62 F24D08 52 50 01, EVEX_Vpdpwssd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 52 50 01, EVEX_Vpdpwssd_xmm_k1z_xmm_xmmm128b32
62 E20D2B 52 D3, EVEX_Vpdpwssd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 52 50 01, EVEX_Vpdpwssd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 52 50 01, EVEX_Vpdpwssd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 52 D3, EVEX_Vpdpwssd_zmm_k1z_zmm_zmmm512b32
62 F24D48 52 50 01, EVEX_Vpdpwssd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 52 50 01, EVEX_Vpdpwssd_zmm_k1z_zmm_zmmm512b32
62 E20D0B 53 D3, EVEX_Vpdpwssds_xmm_k1z_xmm_xmmm128b32
62 F24D08 53 50 01, EVEX_Vpdpwssds_xmm_k1z_xmm_xmmm128b32
62 F24D9D 53 50 01, EVEX_Vpdpwssds_xmm_k1z_xmm_xmmm128b32
62 E20D2B 53 D3, EVEX_Vpdpwssds_ymm_k1z_ymm_ymmm256b32
62 F24D2B 53 50 01, EVEX_Vpdpwssds_ymm_k1z_ymm_ymmm256b32
62 F24DBD 53 50 01, EVEX_Vpdpwssds_ymm_k1z_ymm_ymmm256b32
62 F24DCB 53 D3, EVEX_Vpdpwssds_zmm_k1z_zmm_zmmm512b32
62 F24D48 53 50 01, EVEX_Vpdpwssds_zmm_k1z_zmm_zmmm512b32
62 F24DDD 53 50 01, EVEX_Vpdpwssds_zmm_k1z_zmm_zmmm512b32
62 F27D08 54 D3, EVEX_Vpopcntb_xmm_k1z_xmmm128
62 F27D08 54 50 01, EVEX_Vpopcntb_xmm_k1z_xmmm128
62 F27D2B 54 D3, EVEX_Vpopcntb_ymm_k1z_ymmm256
62 F27DAB 54 50 01, EVEX_Vpopcntb_ymm_k1z_ymmm256
62 327DCB 54 D3, EVEX_Vpopcntb_zmm_k1z_zmmm512
62 F27DCB 54 50 01, EVEX_Vpopcntb_zmm_k1z_zmmm512
62 F2FD08 54 D3, EVEX_Vpopcntw_xmm_k1z_xmmm128
62 F2FD08 54 50 01, EVEX_Vpopcntw_xmm_k1z_xmmm128
62 F2FD2B 54 D3, EVEX_Vpopcntw_ymm_k1z_ymmm256
62 F2FDAB 54 50 01, EVEX_Vpopcntw_ymm_k1z_ymmm256
62 32FDCB 54 D3, EVEX_Vpopcntw_zmm_k1z_zmmm512
62 F2FDCB 54 50 01, EVEX_Vpopcntw_zmm_k1z_zmmm512
62 E27D0B 55 D3, EVEX_Vpopcntd_xmm_k1z_xmmm128b32
62 F27D08 55 50 01, EVEX_Vpopcntd_xmm_k1z_xmmm128b32
62 F27D9D 55 50 01, EVEX_Vpopcntd_xmm_k1z_xmmm128b32
62 E27D2B 55 D3, EVEX_Vpopcntd_ymm_k1z_ymmm256b32
62 F27D2B 55 50 01, EVEX_Vpopcntd_ymm_k1z_ymmm256b32
62 F27DBD 55 50 01, EVEX_Vpopcntd_ymm_k1z_ymmm256b32
62 F27DCB 55 D3, EVEX_Vpopcntd_zmm_k1z_zmmm512b32
62 F27D48 55 50 01, EVEX_Vpopcntd_zmm_k1z_zmmm512b32
62 F27DDD 55 50 01, EVEX_Vpopcntd_zmm_k1z_zmmm512b32
62 E2FD0B 55 D3, EVEX_Vpopcntq_xmm_k1z_xmmm128b64
62 F2FD08 55 50 01, EVEX_Vpopcntq_xmm_k1z_xmmm128b64
62 F2FD9D 55 50 01, EVEX_Vpopcntq_xmm_k1z_xmmm128b64
62 E2FD2B 55 D3, EVEX_Vpopcntq_ymm_k1z_ymmm256b64
62 F2FD2B 55 50 01, EVEX_Vpopcntq_ymm_k1z_ymmm256b64
62 F2FDBD 55 50 01, EVEX_Vpopcntq_ymm_k1z_ymmm256b64
62 F2FDCB 55 D3, EVEX_Vpopcntq_zmm_k1z_zmmm512b64
62 F2FD48 55 50 01, EVEX_Vpopcntq_zmm_k1z_zmmm512b64
62 F2FDDD 55 50 01, EVEX_Vpopcntq_zmm_k1z_zmmm512b64
62 F27D08 62 D3, EVEX_Vpexpandb_xmm_k1z_xmmm128
62 F27D08 62 50 01, EVEX_Vpexpandb_xmm_k1z_xmmm128
62 F27D2B 62 D3, EVEX_Vpexpandb_ymm_k1z_ymmm256
62 F27DAB 62 50 01, EVEX_Vpexpandb_ymm_k1z_ymmm256
62 327DCB 62 D3, EVEX_Vpexpandb_zmm_k1z_zmmm512
62 F27DCB 62 50 01, EVEX_Vpexpandb_zmm_k1z_zmmm512
62 F2FD08 62 D3, EVEX_Vpexpandw_xmm_k1z_xmmm128
62 F2FD08 62 50 01, EVEX_Vpexpandw_xmm_k1z_xmmm128
62 F2FD2B 62 D3, EVEX_Vpexpandw_ymm_k1z_ymmm256
62 F2FDAB 62 50 01, EVEX_Vpexpandw_ymm_k1z_ymmm256
62 32FDCB 62 D3, EVEX_Vpexpandw_zmm_k1z_zmmm512
62 F2FDCB 62 50 01, EVEX_Vpexpandw_zmm_k1z_zmmm512
62 F27D08 63 D3, EVEX_Vpcompressb_xmmm128_k1z_xmm
62 F27D08 63 50 01, EVEX_Vpcompressb_xmmm128_k1z_xmm
62 F27D2B 63 D3, EVEX_Vpcompressb_ymmm256_k1z_ymm
62 F27D2B 63 50 01, EVEX_Vpcompressb_ymmm256_k1z_ymm
62 327DCB 63 D3, EVEX_Vpcompressb_zmmm512_k1z_zmm
62 F27D48 63 50 01, EVEX_Vpcompressb_zmmm512_k1z_zmm
62 F2FD08 63 D3, EVEX_Vpcompressw_xmmm128_k1z_xmm
62 F2FD08 63 50 01, EVEX_Vpcompressw_xmmm128_k1z_xmm
62 F2FD2B 63 D3, EVEX_Vpcompressw_ymmm256_k1z_ymm
62 F2FD2B 63 50 01, EVEX_Vpcompressw_ymmm256_k1z_ymm
62 32FDCB 63 D3, EVEX_Vpcompressw_zmmm512_k1z_zmm
62 F2FD48 63 50 01, EVEX_Vpcompressw_zmmm512_k1z_zmm
62 F2CD0B 70 D3, EVEX_Vpshldvw_xmm_k1z_xmm_xmmm128
62 F2CD08 70 50 01, EVEX_Vpshldvw_xmm_k1z_xmm_xmmm128
62 F2CD2B 70 D3, EVEX_Vpshldvw_ymm_k1z_ymm_ymmm256
62 F2CD2B 70 50 01, EVEX_Vpshldvw_ymm_k1z_ymm_ymmm256
62 E28DCB 70 D3, EVEX_Vpshldvw_zmm_k1z_zmm_zmmm512
62 F2CDCB 70 50 01, EVEX_Vpshldvw_zmm_k1z_zmm_zmmm512
62 E20D0B 71 D3, EVEX_Vpshldvd_xmm_k1z_xmm_xmmm128b32
62 F24D08 71 50 01, EVEX_Vpshldvd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 71 50 01, EVEX_Vpshldvd_xmm_k1z_xmm_xmmm128b32
62 E20D2B 71 D3, EVEX_Vpshldvd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 71 50 01, EVEX_Vpshldvd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 71 50 01, EVEX_Vpshldvd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 71 D3, EVEX_Vpshldvd_zmm_k1z_zmm_zmmm512b32
62 F24D48 71 50 01, EVEX_Vpshldvd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 71 50 01, EVEX_Vpshldvd_zmm_k1z_zmm_zmmm512b32
62 E28D0B 71 D3, EVEX_Vpshldvq_xmm_k1z_xmm_xmmm128b64
62 F2CD08 71 50 01, EVEX_Vpshldvq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 71 50 01, EVEX_Vpshldvq_xmm_k1z_xmm_xmmm128b64
62 E28D2B 71 D3, EVEX_Vpshldvq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 71 50 01, EVEX_Vpshldvq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 71 50 01, EVEX_Vpshldvq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 71 D3, EVEX_Vpshldvq_zmm_k1z_zmm_zmmm512b64
62 F2CD48 71 50 01, EVEX_Vpshldvq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 71 50 01, EVEX_Vpshldvq_zmm_k1z_zmm_zmmm512b64
62 F2CD0B 72 D3, EVEX_Vpshrdvw_xmm_k1z_xmm_xmmm128
62 F2CD08 72 50 01, EVEX_Vpshrdvw_xmm_k1z_xmm_xmmm128
62 F2CD2B 72 D3, EVEX_Vpshrdvw_ymm_k1z_ymm_ymmm256
62 F2CD2B 72 50 01, EVEX_Vpshrdvw_ymm_k1z_ymm_ymmm256
62 E28DCB 72 D3, EVEX_Vpshrdvw_zmm_k1z_zmm_zmmm512
62 F2CDCB 72 50 01, EVEX_Vpshrdvw_zmm_k1z_zmm_zmmm512
62 E20D0B 73 D3, EVEX_Vpshrdvd_xmm_k1z_xmm_xmmm128b32
62 F24D08 73 50 01, EVEX_Vpshrdvd_xmm_k1z_xmm_xmmm128b32
62 F24D9D 73 50 01, EVEX_Vpshrdvd_xmm_k1z_xmm_xmmm128b32
62 E20D2B 73 D3, EVEX_Vpshrdvd_ymm_k1z_ymm_ymmm256b32
62 F24D2B 73 50 01, EVEX_Vpshrdvd_ymm_k1z_ymm_ymmm256b32
62 F24DBD 73 50 01, EVEX_Vpshrdvd_ymm_k1z_ymm_ymmm256b32
62 F24DCB 73 D3, EVEX_Vpshrdvd_zmm_k1z_zmm_zmmm512b32
62 F24D48 73 50 01, EVEX_Vpshrdvd_zmm_k1z_zmm_zmmm512b32
62 F24DDD 73 50 01, EVEX_Vpshrdvd_zmm_k1z_zmm_zmmm512b32
62 E28D0B 73 D3, EVEX_Vpshrdvq_xmm_k1z_xmm_xmmm128b64
62 F2CD08 73 50 01, EVEX_Vpshrdvq_xmm_k1z_xmm_xmmm128b64
62 F2CD9D 73 50 01, EVEX_Vpshrdvq_xmm_k1z_xmm_xmmm128b64
62 E28D2B 73 D3, EVEX_Vpshrdvq_ymm_k1z_ymm_ymmm256b64
62 F2CD2B 73 50 01, EVEX_Vpshrdvq_ymm_k1z_ymm_ymmm256b64
62 F2CDBD 73 50 01, EVEX_Vpshrdvq_ymm_k1z_ymm_ymmm256b64
62 F2CDCB 73 D3, EVEX_Vpshrdvq_zmm_k1z_zmm_zmmm512b64
62 F2CD48 73 50 01, EVEX_Vpshrdvq_zmm_k1z_zmm_zmmm512b64
62 F2CDDD 73 50 01, EVEX_Vpshrdvq_zmm_k1z_zmm_zmmm512b64
62 F24D0B 8F D3, EVEX_Vpshufbitqmb_kr_k1_xmm_xmmm128
62 F24D08 8F 50 01, EVEX_Vpshufbitqmb_kr_k1_xmm_xmmm128
62 F24D2B 8F D3, EVEX_Vpshufbitqmb_kr_k1_ymm_ymmm256
62 F24D2B 8F 50 01, EVEX_Vpshufbitqmb_kr_k1_ymm_ymmm256
62 F24D4B 8F D3, EVEX_Vpshufbitqmb_kr_k1_zmm_zmmm512
62 F24D48 8F 50 01, EVEX_Vpshufbitqmb_kr_k1_zmm_zmmm512
66 0F38CF CD, Gf2p8mulb_xmm_xmmm128
66 0F38CF 08, Gf2p8mulb_xmm_xmmm128
C4E249 CF D3, VEX_Vgf2p8mulb_xmm_xmm_xmmm128
C4E249 CF 10, VEX_Vgf2p8mulb_xmm_xmm_xmmm128
C4E24D CF D3, VEX_Vgf2p8mulb_ymm_ymm_ymmm256
C4E24D CF 10, VEX_Vgf2p8mulb_ymm_ymm_ymmm256
62 F24D0B CF D3, EVEX_Vgf2p8mulb_xmm_k1z_xmm_xmmm128
62 F24D08 CF 50 01, EVEX_Vgf2p8mulb_xmm_k1z_xmm_xmmm128
62 F24D2B CF D3, EVEX_Vgf2p8mulb_ymm_k1z_ymm_ymmm256
62 F24D2B CF 50 01, EVEX_Vgf2p8mulb_ymm_k1z_ymm_ymmm256
62 E20DCB CF D3, EVEX_Vgf2p8mulb_zmm_k1z_zmm_zmmm512
62 F24DCD CF 50 01, EVEX_Vgf2p8mulb_zmm_k1z_zmm_zmmm512
C4E24D DC D3, VEX_Vaesenc_ymm_ymm_ymmm256
C4E24D DC 10, VEX_Vaesenc_ymm_ymm_ymmm256
62 F24D08 DC D3, EVEX_Vaesenc_xmm_xmm_xmmm128
62 F24D08 DC 50 01, EVEX_Vaesenc_xmm_xmm_xmmm128
62 F24D28 DC D3, EVEX_Vaesenc_ymm_ymm_ymmm256
62 F24D28 DC 50 01, EVEX_Vaesenc_ymm_ymm_ymmm256
62 F24D48 DC D3, EVEX_Vaesenc_zmm_zmm_zmmm512
62 F24D48 DC 50 01, EVEX_Vaesenc_zmm_zmm_zmmm512
C4E24D DD D3, VEX_Vaesenclast_ymm_ymm_ymmm256
C4E24D DD 10, VEX_Vaesenclast_ymm_ymm_ymmm256
62 F24D08 DD D3, EVEX_Vaesenclast_xmm_xmm_xmmm128
62 F24D08 DD 50 01, EVEX_Vaesenclast_xmm_xmm_xmmm128
62 F24D28 DD D3, EVEX_Vaesenclast_ymm_ymm_ymmm256
62 F24D28 DD 50 01, EVEX_Vaesenclast_ymm_ymm_ymmm256
62 F24D48 DD D3, EVEX_Vaesenclast_zmm_zmm_zmmm512
62 F24D48 DD 50 01, EVEX_Vaesenclast_zmm_zmm_zmmm512
C4E24D DE D3, VEX_Vaesdec_ymm_ymm_ymmm256
C4E24D DE 10, VEX_Vaesdec_ymm_ymm_ymmm256
62 F24D08 DE D3, EVEX_Vaesdec_xmm_xmm_xmmm128
62 F24D08 DE 50 01, EVEX_Vaesdec_xmm_xmm_xmmm128
62 F24D28 DE D3, EVEX_Vaesdec_ymm_ymm_ymmm256
62 F24D28 DE 50 01, EVEX_Vaesdec_ymm_ymm_ymmm256
62 F24D48 DE D3, EVEX_Vaesdec_zmm_zmm_zmmm512
62 F24D48 DE 50 01, EVEX_Vaesdec_zmm_zmm_zmmm512
C4E24D DF D3, VEX_Vaesdeclast_ymm_ymm_ymmm256
C4E24D DF 10, VEX_Vaesdeclast_ymm_ymm_ymmm256
62 F24D08 DF D3, EVEX_Vaesdeclast_xmm_xmm_xmmm128
62 F24D08 DF 50 01, EVEX_Vaesdeclast_xmm_xmm_xmmm128
62 F24D28 DF D3, EVEX_Vaesdeclast_ymm_ymm_ymmm256
62 F24D28 DF 50 01, EVEX_Vaesdeclast_ymm_ymm_ymmm256
62 F24D48 DF D3, EVEX_Vaesdeclast_zmm_zmm_zmmm512
62 F24D48 DF 50 01, EVEX_Vaesdeclast_zmm_zmm_zmmm512
66 0F38F5 18, Wrussd_m32_r32
66 48 0F38F5 18, Wrussq_m64_r64
0F38F6 18, Wrssd_m32_r32
48 0F38F6 18, Wrssq_m64_r64
67 66 0F38F8 18, Movdir64b_r32_m512
66 0F38F8 18, Movdir64b_r64_m512
67 F3 0F38F8 18, Enqcmds_r32_m512
F3 0F38F8 18, Enqcmds_r64_m512
67 F2 0F38F8 18, Enqcmd_r32_m512
F2 0F38F8 18, Enqcmd_r64_m512
0F38F9 18, Movdiri_m32_r32
48 0F38F9 18, Movdiri_m64_r64
C4E34D 44 D3 A5, VEX_Vpclmulqdq_ymm_ymm_ymmm256_imm8
C4E34D 44 10 A5, VEX_Vpclmulqdq_ymm_ymm_ymmm256_imm8
62 F34D08 44 D3 A5, EVEX_Vpclmulqdq_xmm_xmm_xmmm128_imm8
62 F34D08 44 50 01 A5, EVEX_Vpclmulqdq_xmm_xmm_xmmm128_imm8
62 F34D28 44 D3 A5, EVEX_Vpclmulqdq_ymm_ymm_ymmm256_imm8
62 F34D28 44 50 01 A5, EVEX_Vpclmulqdq_ymm_ymm_ymmm256_imm8
62 F34D48 44 D3 A5, EVEX_Vpclmulqdq_zmm_zmm_zmmm512_imm8
62 F34D48 44 50 01 A5, EVEX_Vpclmulqdq_zmm_zmm_zmmm512_imm8
62 F3CD0B 70 D3 A5, EVEX_Vpshldw_xmm_k1z_xmm_xmmm128_imm8
62 F3CD0B 70 50 01 A5, EVEX_Vpshldw_xmm_k1z_xmm_xmmm128_imm8
62 E38DAB 70 D3 A5, EVEX_Vpshldw_ymm_k1z_ymm_ymmm256_imm8
62 F3CDAD 70 50 01 A5, EVEX_Vpshldw_ymm_k1z_ymm_ymmm256_imm8
62 F3CD4B 70 D3 A5, EVEX_Vpshldw_zmm_k1z_zmm_zmmm512_imm8
62 F3CD48 70 50 01 A5, EVEX_Vpshldw_zmm_k1z_zmm_zmmm512_imm8
62 F34D0B 71 D3 A5, EVEX_Vpshldd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D0B 71 50 01 A5, EVEX_Vpshldd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D9D 71 50 01 A5, EVEX_Vpshldd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34DAB 71 D3 A5, EVEX_Vpshldd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D28 71 50 01 A5, EVEX_Vpshldd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 71 50 01 A5, EVEX_Vpshldd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D4B 71 D3 A5, EVEX_Vpshldd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34D48 71 50 01 A5, EVEX_Vpshldd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34DDD 71 50 01 A5, EVEX_Vpshldd_zmm_k1z_zmm_zmmm512b32_imm8
62 E38D0B 71 D3 A5, EVEX_Vpshldq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B 71 50 01 A5, EVEX_Vpshldq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D 71 50 01 A5, EVEX_Vpshldq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB 71 D3 A5, EVEX_Vpshldq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD28 71 50 01 A5, EVEX_Vpshldq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 71 50 01 A5, EVEX_Vpshldq_ymm_k1z_ymm_ymmm256b64_imm8
62 E38D4B 71 D3 A5, EVEX_Vpshldq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD48 71 50 01 A5, EVEX_Vpshldq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD 71 50 01 A5, EVEX_Vpshldq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD0B 72 D3 A5, EVEX_Vpshrdw_xmm_k1z_xmm_xmmm128_imm8
62 F3CD0B 72 50 01 A5, EVEX_Vpshrdw_xmm_k1z_xmm_xmmm128_imm8
62 E38DAB 72 D3 A5, EVEX_Vpshrdw_ymm_k1z_ymm_ymmm256_imm8
62 F3CDAD 72 50 01 A5, EVEX_Vpshrdw_ymm_k1z_ymm_ymmm256_imm8
62 F3CD4B 72 D3 A5, EVEX_Vpshrdw_zmm_k1z_zmm_zmmm512_imm8
62 F3CD48 72 50 01 A5, EVEX_Vpshrdw_zmm_k1z_zmm_zmmm512_imm8
62 F34D0B 73 D3 A5, EVEX_Vpshrdd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D0B 73 50 01 A5, EVEX_Vpshrdd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34D9D 73 50 01 A5, EVEX_Vpshrdd_xmm_k1z_xmm_xmmm128b32_imm8
62 F34DAB 73 D3 A5, EVEX_Vpshrdd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D28 73 50 01 A5, EVEX_Vpshrdd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34DBD 73 50 01 A5, EVEX_Vpshrdd_ymm_k1z_ymm_ymmm256b32_imm8
62 F34D4B 73 D3 A5, EVEX_Vpshrdd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34D48 73 50 01 A5, EVEX_Vpshrdd_zmm_k1z_zmm_zmmm512b32_imm8
62 F34DDD 73 50 01 A5, EVEX_Vpshrdd_zmm_k1z_zmm_zmmm512b32_imm8
62 E38D0B 73 D3 A5, EVEX_Vpshrdq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B 73 50 01 A5, EVEX_Vpshrdq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D 73 50 01 A5, EVEX_Vpshrdq_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB 73 D3 A5, EVEX_Vpshrdq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD28 73 50 01 A5, EVEX_Vpshrdq_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD 73 50 01 A5, EVEX_Vpshrdq_ymm_k1z_ymm_ymmm256b64_imm8
62 E38D4B 73 D3 A5, EVEX_Vpshrdq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD48 73 50 01 A5, EVEX_Vpshrdq_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD 73 50 01 A5, EVEX_Vpshrdq_zmm_k1z_zmm_zmmm512b64_imm8
66 0F3ACE CD A5, Gf2p8affineqb_xmm_xmmm128_imm8
66 0F3ACE 08 A5, Gf2p8affineqb_xmm_xmmm128_imm8
C4E3C9 CE D3 A5, VEX_Vgf2p8affineqb_xmm_xmm_xmmm128_imm8
C4E3C9 CE 10 A5, VEX_Vgf2p8affineqb_xmm_xmm_xmmm128_imm8
C4E3CD CE D3 A5, VEX_Vgf2p8affineqb_ymm_ymm_ymmm256_imm8
C4E3CD CE 10 A5, VEX_Vgf2p8affineqb_ymm_ymm_ymmm256_imm8
62 E38D0B CE D3 A5, EVEX_Vgf2p8affineqb_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B CE 50 01 A5, EVEX_Vgf2p8affineqb_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D CE 50 01 A5, EVEX_Vgf2p8affineqb_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB CE D3 A5, EVEX_Vgf2p8affineqb_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD28 CE 50 01 A5, EVEX_Vgf2p8affineqb_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD CE 50 01 A5, EVEX_Vgf2p8affineqb_ymm_k1z_ymm_ymmm256b64_imm8
62 E38D4B CE D3 A5, EVEX_Vgf2p8affineqb_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD48 CE 50 01 A5, EVEX_Vgf2p8affineqb_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD CE 50 01 A5, EVEX_Vgf2p8affineqb_zmm_k1z_zmm_zmmm512b64_imm8
66 0F3ACF CD A5, Gf2p8affineinvqb_xmm_xmmm128_imm8
66 0F3ACF 08 A5, Gf2p8affineinvqb_xmm_xmmm128_imm8
C4E3C9 CF D3 A5, VEX_Vgf2p8affineinvqb_xmm_xmm_xmmm128_imm8
C4E3C9 CF 10 A5, VEX_Vgf2p8affineinvqb_xmm_xmm_xmmm128_imm8
C4E3CD CF D3 A5, VEX_Vgf2p8affineinvqb_ymm_ymm_ymmm256_imm8
C4E3CD CF 10 A5, VEX_Vgf2p8affineinvqb_ymm_ymm_ymmm256_imm8
62 E38D0B CF D3 A5, EVEX_Vgf2p8affineinvqb_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD0B CF 50 01 A5, EVEX_Vgf2p8affineinvqb_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CD9D CF 50 01 A5, EVEX_Vgf2p8affineinvqb_xmm_k1z_xmm_xmmm128b64_imm8
62 F3CDAB CF D3 A5, EVEX_Vgf2p8affineinvqb_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CD28 CF 50 01 A5, EVEX_Vgf2p8affineinvqb_ymm_k1z_ymm_ymmm256b64_imm8
62 F3CDBD CF 50 01 A5, EVEX_Vgf2p8affineinvqb_ymm_k1z_ymm_ymmm256b64_imm8
62 E38D4B CF D3 A5, EVEX_Vgf2p8affineinvqb_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CD48 CF 50 01 A5, EVEX_Vgf2p8affineinvqb_zmm_k1z_zmm_zmmm512b64_imm8
62 F3CDDD CF 50 01 A5, EVEX_Vgf2p8affineinvqb_zmm_k1z_zmm_zmmm512b64_imm8
64 67 0F01 C8, Monitord
64 0F01 C8, Monitorq
64 67 0F01 FA, Monitorxd
64 0F01 FA, Monitorxq
64 67 0F01 FC, Clzerod
64 0F01 FC, Clzeroq
64 67 F3 0FAE F5, Umonitor_r32
64 F3 0FAE F5, Umonitor_r64
F3 0FA6 C0, Montmul_64
67 F3 0FA6 C0, Montmul_32
F3 0FA6 C8, Xsha1_64
67 F3 0FA6 C8, Xsha1_32
F3 0FA6 D0, Xsha256_64
67 F3 0FA6 D0, Xsha256_32
F3 0FA7 C0, Xstore_64
67 F3 0FA7 C0, Xstore_32
0FA7 C0, Xstore_64
67 0FA7 C0, Xstore_32
F3 0FA7 C8, XcryptEcb_64
67 F3 0FA7 C8, XcryptEcb_32
F3 0FA7 D0, XcryptCbc_64
67 F3 0FA7 D0, XcryptCbc_32
F3 0FA7 D8, XcryptCtr_64
67 F3 0FA7 D8, XcryptCtr_32
F3 0FA7 E0, XcryptCfb_64
67 F3 0FA7 E0, XcryptCfb_32
F3 0FA7 E8, XcryptOfb_64
67 F3 0FA7 E8, XcryptOfb_32
62 E20E0B 52 D3, EVEX_Vdpbf16ps_xmm_k1z_xmm_xmmm128b32
62 F24E08 52 50 01, EVEX_Vdpbf16ps_xmm_k1z_xmm_xmmm128b32
62 F24E9D 52 50 01, EVEX_Vdpbf16ps_xmm_k1z_xmm_xmmm128b32
62 E20E2B 52 D3, EVEX_Vdpbf16ps_ymm_k1z_ymm_ymmm256b32
62 F24E2B 52 50 01, EVEX_Vdpbf16ps_ymm_k1z_ymm_ymmm256b32
62 F24EBD 52 50 01, EVEX_Vdpbf16ps_ymm_k1z_ymm_ymmm256b32
62 F24ECB 52 D3, EVEX_Vdpbf16ps_zmm_k1z_zmm_zmmm512b32
62 F24E48 52 50 01, EVEX_Vdpbf16ps_zmm_k1z_zmm_zmmm512b32
62 F24EDD 52 50 01, EVEX_Vdpbf16ps_zmm_k1z_zmm_zmmm512b32
62 F27E8B 72 D3, EVEX_Vcvtneps2bf16_xmm_k1z_xmmm128b32
62 F27E0B 72 50 01, EVEX_Vcvtneps2bf16_xmm_k1z_xmmm128b32
62 F27E9D 72 50 01, EVEX_Vcvtneps2bf16_xmm_k1z_xmmm128b32
62 F27EAB 72 D3, EVEX_Vcvtneps2bf16_xmm_k1z_ymmm256b32
62 F27E2B 72 50 01, EVEX_Vcvtneps2bf16_xmm_k1z_ymmm256b32
62 F27EBD 72 50 01, EVEX_Vcvtneps2bf16_xmm_k1z_ymmm256b32
62 F27ECB 72 D3, EVEX_Vcvtneps2bf16_ymm_k1z_zmmm512b32
62 F27E4B 72 50 01, EVEX_Vcvtneps2bf16_ymm_k1z_zmmm512b32
62 F27EDD 72 50 01, EVEX_Vcvtneps2bf16_ymm_k1z_zmmm512b32
62 E20F0B 72 D3, EVEX_Vcvtne2ps2bf16_xmm_k1z_xmm_xmmm128b32
62 F24F08 72 50 01, EVEX_Vcvtne2ps2bf16_xmm_k1z_xmm_xmmm128b32
62 F24F9D 72 50 01, EVEX_Vcvtne2ps2bf16_xmm_k1z_xmm_xmmm128b32
62 E20F2B 72 D3, EVEX_Vcvtne2ps2bf16_ymm_k1z_ymm_ymmm256b32
62 F24F2B 72 50 01, EVEX_Vcvtne2ps2bf16_ymm_k1z_ymm_ymmm256b32
62 F24FBD 72 50 01, EVEX_Vcvtne2ps2bf16_ymm_k1z_ymm_ymmm256b32
62 F24FCB 72 D3, EVEX_Vcvtne2ps2bf16_zmm_k1z_zmm_zmmm512b32
62 F24F48 72 50 01, EVEX_Vcvtne2ps2bf16_zmm_k1z_zmm_zmmm512b32
62 F24FDD 72 50 01, EVEX_Vcvtne2ps2bf16_zmm_k1z_zmm_zmmm512b32
F3 0F 01 FE, Rmpadjust
F2 0F 01 FE, Rmpupdate
F3 0F 01 FF, Psmash
67 F2 0F 01 FF, Pvalidated
F2 0F 01 FF, Pvalidateq
0F 01 E8, Serialize
F2 0F 01 E8, Xsusldtrk
F2 0F 01 E9, Xresldtrk
67 0F 01 FE, Invlpgbd
0F 01 FE, Invlpgbq
0F 01 FF, Tlbsync
0F0D 18, PrefetchReserved3_m8
0F0D 20, PrefetchReserved4_m8
0F0D 28, PrefetchReserved5_m8
0F0D 30, PrefetchReserved6_m8
0F0D 38, PrefetchReserved7_m8
0FFF, Ud0, AMD
F3 0F01 D9, Vmgexit
C4E278 49 00, VEX_Ldtilecfg_m512
C4E278 49 C0, VEX_Tilerelease
C4E279 49 00, VEX_Sttilecfg_m512
C4E27B 49 D0, VEX_Tilezero_tmm
C4E279 4B 14 91, VEX_Tileloaddt1_tmm_sibmem
C4E279 4B 14 24, VEX_Tileloaddt1_tmm_sibmem
C4E27A 4B 14 91, VEX_Tilestored_sibmem_tmm
C4E27A 4B 14 24, VEX_Tilestored_sibmem_tmm
C4E27B 4B 14 91, VEX_Tileloadd_tmm_sibmem
C4E27B 4B 14 24, VEX_Tileloadd_tmm_sibmem
C4E25A 5C D3, VEX_Tdpbf16ps_tmm_tmm_tmm
C4E258 5E D3, VEX_Tdpbuud_tmm_tmm_tmm
C4E259 5E D3, VEX_Tdpbusd_tmm_tmm_tmm
C4E25A 5E D3, VEX_Tdpbsud_tmm_tmm_tmm
C4E25B 5E D3, VEX_Tdpbssd_tmm_tmm_tmm
C4E26A 5C C1, VEX_Tdpbf16ps_tmm_tmm_tmm
C4E252 5C DC, VEX_Tdpbf16ps_tmm_tmm_tmm
C4E27A 5C F7, VEX_Tdpbf16ps_tmm_tmm_tmm
62 F14C98 14 50 01, EVEX_Vunpcklps_xmm_k1z_xmm_xmmm128b32, NoInvalidCheck
66 0F01 CC, Tdcall
66 0F01 CD, Seamret
66 0F01 CE, Seamops
66 0F01 CF, Seamcall
F3 0F38 D8 00, Aesencwide128kl_m384
F3 0F38 D8 08, Aesdecwide128kl_m384
F3 0F38 D8 10, Aesencwide256kl_m512
F3 0F38 D8 18, Aesdecwide256kl_m512
F3 0F38 DC D3, Loadiwkey_xmm_xmm
F3 0F38 DC 10, Aesenc128kl_xmm_m384
F3 0F38 DD 10, Aesdec128kl_xmm_m384
F3 0F38 DE 10, Aesenc256kl_xmm_m512
F3 0F38 DF 10, Aesdec256kl_xmm_m512
F3 0F38 FA D3, Encodekey128_r32_r32
F3 0F38 FB D3, Encodekey256_r32_r32
