#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("in1_Addr_A", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("in1_EN_A", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("in1_WEN_A", 4, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("in1_Din_A", 32, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("in1_Dout_A", 32, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("in1_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("in1_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("in1_Addr_B", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("in1_EN_B", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("in1_WEN_B", 4, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("in1_Din_B", 32, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("in1_Dout_B", 32, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("in1_Clk_B", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("in1_Rst_B", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("in2_Addr_A", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("in2_EN_A", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("in2_WEN_A", 4, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("in2_Din_A", 32, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("in2_Dout_A", 32, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("in2_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("in2_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("in2_Addr_B", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("in2_EN_B", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("in2_WEN_B", 4, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("in2_Din_B", 32, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("in2_Dout_B", 32, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("in2_Clk_B", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("in2_Rst_B", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("out_r_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("out_r_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("out_r_WEN_A", 4, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("out_r_Din_A", 32, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("out_r_Dout_A", 32, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("out_r_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("out_r_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("s_axi_control_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_control_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_control_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "mat_mul";
