WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 4569336 heartbeat IPC: 2.189 cumulative IPC: 1.506 (Simulation time: 00 hr 01 min 41 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 3319253 cumulative IPC: 1.506 (Simulation time: 00 hr 01 min 41 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 3319253 cumulative IPC: 1.506 (Simulation time: 00 hr 01 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_163B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.506 instructions: 5000001 cycles: 3319253
CPU 0 Branch Prediction Accuracy: 95.65% MPKI: 6.343 Average ROB Occupancy at Mispredict: 90.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.34
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      26101 HIT:      14418 MISS:      11683
LLC LOAD         ACCESS:      13562 HIT:       4075 MISS:       9487
LLC RFO          ACCESS:       2274 HIT:        194 MISS:       2080
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       9694 HIT:       9694 MISS:          0
LLC TRANSLATION  ACCESS:        571 HIT:        455 MISS:        116
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 185.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1102776 HIT:    1074826 MISS:      27950
cpu0_DTLB LOAD         ACCESS:    1102776 HIT:    1074826 MISS:      27950
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.29 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1379486 HIT:    1281346 MISS:      98140
cpu0_L1D LOAD         ACCESS:     852233 HIT:     781955 MISS:      70278
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     524367 HIT:     498506 MISS:      25861
cpu0_L1D TRANSLATION  ACCESS:       2886 HIT:        885 MISS:       2001
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 25.01 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      53199 HIT:      36786 MISS:      16413
cpu0_L2C LOAD         ACCESS:      33432 HIT:      19870 MISS:      13562
cpu0_L2C RFO          ACCESS:       4593 HIT:       2319 MISS:       2274
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      13211 HIT:      13205 MISS:          6
cpu0_L2C TRANSLATION  ACCESS:       1963 HIT:       1392 MISS:        571
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 152.9 cycles
cpu0_STLB TOTAL        ACCESS:      21092 HIT:      18206 MISS:       2886
cpu0_STLB LOAD         ACCESS:      21092 HIT:      18206 MISS:       2886
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 80.97 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3992
  ROW_BUFFER_MISS:       7691
 AVG DBUS CONGESTED CYCLE: 3.525
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        235
  FULL:        579
