Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Dec 14 01:06:50 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file postopt_timing_summary_ml2.rpt
| Design            : mipi_csi_top_v2
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Optimized
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.211     -837.195                    157                 6301       -4.464     -716.183                   3408                 6285       -1.667       -1.667                       1                  2955  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
csi                                                                                                  {0.000 1.250}        2.500           400.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
dphy_byte_clk                                                                                        {0.000 5.000}        10.000          100.000         
sys_clk_p                                                                                            {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0                                                                                  {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0                                                                                 {0.000 1.684}        3.367           297.000         
    mutli_pixel_clk_x                                                                                {0.000 6.734}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                                                                                                        0.981        0.000                      0                    4       -1.375       -5.436                      4                    4        0.530        0.000                       0                    57  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.496        0.000                      0                  992       -0.095      -32.306                    566                  992       24.468        0.000                       0                   479  
dphy_byte_clk                                                                                              8.397        0.000                      0                 2940       -0.068      -64.693                   1650                 2940        3.560        0.000                       0                  1372  
sys_clk_p                                                                                                  3.476        0.000                      0                  943       -1.765      -36.817                    593                  943       -1.667       -1.667                       1                   604  
  clk_27m_clk_wiz_0                                                                                       26.659        0.000                      0                  256       -4.053      -14.682                    131                  256       18.244        0.000                       0                   136  
  clk_297m_clk_wiz_0                                                                                      -4.793     -116.074                     28                  210       -4.464      -12.495                     86                  210        1.409        0.000                       0                   113  
    mutli_pixel_clk_x                                                                                     11.973        0.000                      0                  579       -0.068       -3.383                    177                  579        6.192        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_p                                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        4.763        0.000                      0                    8                                                                        
csi                                                                                                  dphy_byte_clk                                                                                             -7.211     -396.436                     59                   59        4.781        0.000                      0                   59  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  sys_clk_p                                                                                                 49.763        0.000                      0                    8                                                                        
dphy_byte_clk                                                                                        sys_clk_p                                                                                                  4.278        0.000                      0                    2       -1.569       -1.910                      2                    2  
sys_clk_p                                                                                            clk_27m_clk_wiz_0                                                                                         -0.709       -0.709                      1                    1       -0.530       -0.530                      1                    1  
dphy_byte_clk                                                                                        clk_297m_clk_wiz_0                                                                                        -0.897       -0.897                      1                    1       -0.522       -0.522                      1                    1  
mutli_pixel_clk_x                                                                                    clk_297m_clk_wiz_0                                                                                         1.937        0.000                      0                   48       -0.220       -7.147                     48                   48  
csi                                                                                                  mutli_pixel_clk_x                                                                                         -4.857     -144.249                     30                   30       -2.203      -56.723                     30                   30  
dphy_byte_clk                                                                                        mutli_pixel_clk_x                                                                                         -0.926       -8.951                     11                   11       -0.513       -5.603                     11                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_27m_clk_wiz_0                                                                                    clk_27m_clk_wiz_0                                                                                         36.336        0.000                      0                   53       -4.370     -103.867                     24                   53  
**async_default**                                                                                    clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                         4.785        0.000                      0                   83       -4.443     -368.038                     83                   83  
**async_default**                                                                                    csi                                                                                                  csi                                                                                                        0.460        0.000                      0                    1        1.077        0.000                      0                    1  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.910        0.000                      0                  100        0.023        0.000                      0                  100  
**async_default**                                                                                    csi                                                                                                  dphy_byte_clk                                                                                             -6.292     -169.880                     27                   27        6.046        0.000                      0                   27  
**async_default**                                                                                    dphy_byte_clk                                                                                        dphy_byte_clk                                                                                              9.154        0.000                      0                    2       -0.169       -0.337                      2                    2  
**async_default**                                                                                    sys_clk_p                                                                                            dphy_byte_clk                                                                                              4.007        0.000                      0                    2       -0.131       -0.263                      2                    2  
**async_default**                                                                                    sys_clk_p                                                                                            sys_clk_p                                                                                                  4.237        0.000                      0                  106       -1.805       -1.805                      1                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.981ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -1.375ns,  Total Violation       -5.436ns
PW    :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.527ns  (logic 0.433ns (82.155%)  route 0.094ns (17.845%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 3.936 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.535 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     2.585    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.585 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.044     2.629    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     2.777 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.777    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.686 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.726    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.726 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     2.842    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.859 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.077     3.936    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
                         clock pessimism              0.000     3.936    
                         clock uncertainty           -0.235     3.701    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.758    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.525ns  (logic 0.432ns (82.278%)  route 0.093ns (17.722%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 3.936 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.535 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     2.585    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.585 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.043     2.628    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.775 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.775    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.686 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.726    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.726 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     2.842    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.859 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.077     3.936    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
                         clock pessimism              0.000     3.936    
                         clock uncertainty           -0.235     3.701    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.763    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.525ns  (logic 0.432ns (82.278%)  route 0.093ns (17.722%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 3.939 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     2.535 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     2.585    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.585 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.043     2.628    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.775 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.775    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     2.686 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.726    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.726 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     2.842    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     2.859 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.080     3.939    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.235     3.704    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.766    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                          3.766    
                         arrival time                          -2.775    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi fall@1.250ns - csi rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.432ns (81.966%)  route 0.095ns (18.034%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 2.689 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.000     1.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     1.285 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.335    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.335 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.045     1.380    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     1.527 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.527    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.186     1.436 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     1.476    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.476 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.116     1.592    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.609 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.080     2.689    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     2.689    
                         clock uncertainty           -0.235     2.454    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.069     2.523    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  0.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.375ns  (arrival time - required time)
  Source:                 dphy_data_p_i[3]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.434ns (86.124%)  route 0.070ns (13.876%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    AB21                                              0.000     1.000 r  dphy_data_p_i[3] (IN)
                         net (fo=0)                   0.000     1.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/I
    HPIOBDIFFINBUF_X0Y40 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     1.305 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     1.345    mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.345 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY3_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.030     1.375    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     1.504 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/DATAOUT
                         net (fo=1, routed)           0.000     1.504    mipi_subsystem/mipi_dphy/idelay_hs_data_x_3
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     0.386 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     0.436    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.436 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     0.712    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.740 r  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.977     2.717    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
                         clock pessimism              0.000     2.717    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.162     2.879    mipi_subsystem/mipi_dphy/ISERDESE3_inst3
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.358ns  (arrival time - required time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.504ns  (logic 0.434ns (86.124%)  route 0.070ns (13.876%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 3.969 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.555 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.595    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.595 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.030     2.625    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.754 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/DATAOUT
                         net (fo=1, routed)           0.000     2.754    mipi_subsystem/mipi_dphy/idelay_hs_data_x_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.636 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.686    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.686 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.962    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.990 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.979     3.969    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.969    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     4.112    mipi_subsystem/mipi_dphy/ISERDESE3_inst0
  -------------------------------------------------------------------
                         required time                         -4.112    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                 -1.358    

Slack (VIOLATED) :        -1.357ns  (arrival time - required time)
  Source:                 dphy_data_p_i[2]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.503ns  (logic 0.434ns (86.295%)  route 0.069ns (13.705%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 3.967 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_data_p_i[2] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/I
    HPIOBDIFFINBUF_X0Y41 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.555 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.595    mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.595 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY2_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.029     2.624    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.753 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/DATAOUT
                         net (fo=1, routed)           0.000     2.753    mipi_subsystem/mipi_dphy/idelay_hs_data_x_2
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.636 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.686    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.686 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.962    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.990 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.977     3.967    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.967    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     4.110    mipi_subsystem/mipi_dphy/ISERDESE3_inst2
  -------------------------------------------------------------------
                         required time                         -4.110    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -1.357    

Slack (VIOLATED) :        -1.348ns  (arrival time - required time)
  Source:                 dphy_data_p_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.503ns  (logic 0.434ns (86.295%)  route 0.069ns (13.705%))
  Logic Levels:           3  (DPHY_DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 3.967 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_data_p_i[1] (IN)
                         net (fo=0)                   0.000     2.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/I
    HPIOBDIFFINBUF_X0Y38 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.555 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.595    mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.595 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY1_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.029     2.624    mipi_subsystem/mipi_dphy/ibuf_dphy_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     2.753 r  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/DATAOUT
                         net (fo=1, routed)           0.000     2.753    mipi_subsystem/mipi_dphy/idelay_hs_data_x_1
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.386     1.636 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     1.686    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.686 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.276     1.962    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.990 f  mipi_subsystem/mipi_dphy/bit_clk_buf/O
                         net (fo=8, unplaced)         1.977     3.967    mipi_subsystem/mipi_dphy/bit_clk_buf_n_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.967    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     4.101    mipi_subsystem/mipi_dphy/ISERDESE3_inst1
  -------------------------------------------------------------------
                         required time                         -4.101    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                 -1.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210                            mipi_subsystem/mipi_dphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429                            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.231       0.533      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.230       0.534      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.230       0.534      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.229       0.535      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.155       0.595      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.154       0.596      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.153       0.597      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.152       0.598      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.235       0.740      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.234       0.741      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.496ns,  Total Violation        0.000ns
Hold  :          566  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation      -32.306ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.243ns (22.314%)  route 0.846ns (77.686%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, unplaced)        0.161     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
                         LUT5 (Prop_LUT5_I2_O)        0.090     9.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, unplaced)        0.248     9.756    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
                         LUT3 (Prop_LUT3_I1_O)        0.038     9.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, unplaced)         0.186     9.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
                         LUT6 (Prop_LUT6_I5_O)        0.038    10.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, unplaced)         0.251    10.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
                         BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
                         BSCANE2 (Setup_BSCANE2_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                 14.496    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.715ns  (logic 5.176ns (90.569%)  route 0.539ns (9.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.021    30.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, unplaced)         0.122    30.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.021    30.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, unplaced)         0.112    30.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.715ns  (logic 5.176ns (90.569%)  route 0.539ns (9.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.021    30.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, unplaced)         0.122    30.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.021    30.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, unplaced)         0.112    30.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.715ns  (logic 5.176ns (90.569%)  route 0.539ns (9.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.021    30.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, unplaced)         0.122    30.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.021    30.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, unplaced)         0.112    30.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.715ns  (logic 5.176ns (90.569%)  route 0.539ns (9.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.021    30.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, unplaced)         0.122    30.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.021    30.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, unplaced)         0.112    30.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.715ns  (logic 5.176ns (90.569%)  route 0.539ns (9.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.021    30.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, unplaced)         0.122    30.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.021    30.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, unplaced)         0.112    30.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.715ns  (logic 5.176ns (90.569%)  route 0.539ns (9.431%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I1_O)        0.021    30.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, unplaced)         0.122    30.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.021    30.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, unplaced)         0.112    30.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.594ns  (logic 5.182ns (92.635%)  route 0.412ns (7.365%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I0_O)        0.048    30.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, unplaced)         0.107    30.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                 21.886    

Slack (MET) :             21.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.594ns  (logic 5.182ns (92.635%)  route 0.412ns (7.365%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I0_O)        0.048    30.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, unplaced)         0.107    30.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                 21.886    

Slack (MET) :             21.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        5.594ns  (logic 5.182ns (92.635%)  route 0.412ns (7.365%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 52.759 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
                         BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, unplaced)        0.177    30.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
                         LUT5 (Prop_LUT5_I4_O)        0.034    30.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, unplaced)         0.128    30.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
                         LUT4 (Prop_LUT4_I0_O)        0.048    30.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, unplaced)         0.107    30.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163    51.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    51.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114    52.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.759    
                         clock uncertainty           -0.235    52.524    
                         FDRE (Setup_FDRE_C_R)       -0.044    52.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.480    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                 21.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     2.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -4.230     2.904    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                 -0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468               dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.397ns,  Total Violation        0.000ns
Hold  :         1650  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation      -64.693ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.670ns (46.271%)  route 0.778ns (53.729%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[105]_i_63/O
                         net (fo=6, unplaced)         0.208     2.858    pixel_processor/debayer_filter/G4_even[1]_13[2]
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.928 r  pixel_processor/debayer_filter/output_o[75]_i_30/O
                         net (fo=3, unplaced)         0.146     3.074    pixel_processor/debayer_filter/p_0_in19_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.164 r  pixel_processor/debayer_filter/output_o[75]_i_6/O
                         net (fo=2, unplaced)         0.186     3.350    pixel_processor/debayer_filter/output_o[75]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.387 r  pixel_processor/debayer_filter/output_o[75]_i_14/O
                         net (fo=1, unplaced)         0.032     3.419    pixel_processor/debayer_filter/output_o[75]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.589 r  pixel_processor/debayer_filter/output_o_reg[75]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.594    pixel_processor/debayer_filter/output_o_reg[75]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.670 r  pixel_processor/debayer_filter/output_o_reg[79]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.695    pixel_processor/debayer_filter/output_o120_out[9]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[77]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[77]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.670ns (46.399%)  route 0.774ns (53.601%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[65]_i_17/O
                         net (fo=4, unplaced)         0.198     2.848    pixel_processor/debayer_filter/B3_even[1]_45[2]
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.918 r  pixel_processor/debayer_filter/output_o[95]_i_34/O
                         net (fo=4, unplaced)         0.152     3.070    pixel_processor/debayer_filter/p_0_in23_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.160 r  pixel_processor/debayer_filter/output_o[95]_i_6/O
                         net (fo=2, unplaced)         0.186     3.346    pixel_processor/debayer_filter/output_o[95]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.383 r  pixel_processor/debayer_filter/output_o[95]_i_14/O
                         net (fo=1, unplaced)         0.032     3.415    pixel_processor/debayer_filter/output_o[95]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.585 r  pixel_processor/debayer_filter/output_o_reg[95]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.590    pixel_processor/debayer_filter/output_o_reg[95]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.666 r  pixel_processor/debayer_filter/output_o_reg[99]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.691    pixel_processor/debayer_filter/output_o124_out[9]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[97]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[97]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.691    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.661ns (45.903%)  route 0.779ns (54.097%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[105]_i_63/O
                         net (fo=6, unplaced)         0.208     2.858    pixel_processor/debayer_filter/G4_even[1]_13[2]
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.928 r  pixel_processor/debayer_filter/output_o[75]_i_30/O
                         net (fo=3, unplaced)         0.146     3.074    pixel_processor/debayer_filter/p_0_in19_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.164 r  pixel_processor/debayer_filter/output_o[75]_i_6/O
                         net (fo=2, unplaced)         0.186     3.350    pixel_processor/debayer_filter/output_o[75]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.387 r  pixel_processor/debayer_filter/output_o[75]_i_14/O
                         net (fo=1, unplaced)         0.032     3.419    pixel_processor/debayer_filter/output_o[75]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.589 r  pixel_processor/debayer_filter/output_o_reg[75]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.594    pixel_processor/debayer_filter/output_o_reg[75]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     3.661 r  pixel_processor/debayer_filter/output_o_reg[79]_i_1/O[2]
                         net (fo=1, unplaced)         0.026     3.687    pixel_processor/debayer_filter/output_o120_out[10]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[78]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[78]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.670ns (46.592%)  route 0.768ns (53.408%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][2]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/ram_pipe[2]_9[42]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[45]_i_54/O
                         net (fo=4, unplaced)         0.198     2.848    pixel_processor/debayer_filter/G1_even[0]_19[2]
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.918 r  pixel_processor/debayer_filter/output_o[45]_i_34/O
                         net (fo=3, unplaced)         0.146     3.064    pixel_processor/debayer_filter/p_0_in10_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.154 r  pixel_processor/debayer_filter/output_o[45]_i_6/O
                         net (fo=2, unplaced)         0.186     3.340    pixel_processor/debayer_filter/output_o[45]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.377 r  pixel_processor/debayer_filter/output_o[45]_i_14/O
                         net (fo=1, unplaced)         0.032     3.409    pixel_processor/debayer_filter/output_o[45]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.579 r  pixel_processor/debayer_filter/output_o_reg[45]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.584    pixel_processor/debayer_filter/output_o_reg[45]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.660 r  pixel_processor/debayer_filter/output_o_reg[49]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.685    pixel_processor/debayer_filter/output_o111_out[9]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[47]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[47]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.661ns (46.031%)  route 0.775ns (53.969%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[65]_i_17/O
                         net (fo=4, unplaced)         0.198     2.848    pixel_processor/debayer_filter/B3_even[1]_45[2]
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.918 r  pixel_processor/debayer_filter/output_o[95]_i_34/O
                         net (fo=4, unplaced)         0.152     3.070    pixel_processor/debayer_filter/p_0_in23_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.160 r  pixel_processor/debayer_filter/output_o[95]_i_6/O
                         net (fo=2, unplaced)         0.186     3.346    pixel_processor/debayer_filter/output_o[95]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.383 r  pixel_processor/debayer_filter/output_o[95]_i_14/O
                         net (fo=1, unplaced)         0.032     3.415    pixel_processor/debayer_filter/output_o[95]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.585 r  pixel_processor/debayer_filter/output_o_reg[95]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.590    pixel_processor/debayer_filter/output_o_reg[95]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     3.657 r  pixel_processor/debayer_filter/output_o_reg[99]_i_1/O[2]
                         net (fo=1, unplaced)         0.026     3.683    pixel_processor/debayer_filter/output_o124_out[10]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[98]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[98]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][32]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.670ns (46.690%)  route 0.765ns (53.310%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][32]/Q
                         net (fo=7, unplaced)         0.179     2.503    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][32]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.653 r  pixel_processor/debayer_filter/output_o[115]_i_25/O
                         net (fo=3, unplaced)         0.192     2.845    pixel_processor/debayer_filter/R1_even[2]_26[2]
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.915 r  pixel_processor/debayer_filter/output_o[85]_i_30/O
                         net (fo=3, unplaced)         0.146     3.061    pixel_processor/debayer_filter/p_0_in21_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.151 r  pixel_processor/debayer_filter/output_o[85]_i_6/O
                         net (fo=2, unplaced)         0.186     3.337    pixel_processor/debayer_filter/output_o[85]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.374 r  pixel_processor/debayer_filter/output_o[85]_i_14/O
                         net (fo=1, unplaced)         0.032     3.406    pixel_processor/debayer_filter/output_o[85]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.576 r  pixel_processor/debayer_filter/output_o_reg[85]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.581    pixel_processor/debayer_filter/output_o_reg[85]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.657 r  pixel_processor/debayer_filter/output_o_reg[89]_i_1/O[1]
                         net (fo=1, unplaced)         0.025     3.682    pixel_processor/debayer_filter/output_o122_out[9]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[87]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[87]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.654ns (45.670%)  route 0.778ns (54.330%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[105]_i_63/O
                         net (fo=6, unplaced)         0.208     2.858    pixel_processor/debayer_filter/G4_even[1]_13[2]
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.928 r  pixel_processor/debayer_filter/output_o[75]_i_30/O
                         net (fo=3, unplaced)         0.146     3.074    pixel_processor/debayer_filter/p_0_in19_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.164 r  pixel_processor/debayer_filter/output_o[75]_i_6/O
                         net (fo=2, unplaced)         0.186     3.350    pixel_processor/debayer_filter/output_o[75]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.387 r  pixel_processor/debayer_filter/output_o[75]_i_14/O
                         net (fo=1, unplaced)         0.032     3.419    pixel_processor/debayer_filter/output_o[75]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.589 r  pixel_processor/debayer_filter/output_o_reg[75]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.594    pixel_processor/debayer_filter/output_o_reg[75]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[3])
                                                      0.060     3.654 r  pixel_processor/debayer_filter/output_o_reg[79]_i_1/CO[3]
                         net (fo=1, unplaced)         0.025     3.679    pixel_processor/debayer_filter/output_o120_out[11]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[79]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[79]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.661ns (46.224%)  route 0.769ns (53.776%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][2]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/ram_pipe[2]_9[42]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[45]_i_54/O
                         net (fo=4, unplaced)         0.198     2.848    pixel_processor/debayer_filter/G1_even[0]_19[2]
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.918 r  pixel_processor/debayer_filter/output_o[45]_i_34/O
                         net (fo=3, unplaced)         0.146     3.064    pixel_processor/debayer_filter/p_0_in10_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.154 r  pixel_processor/debayer_filter/output_o[45]_i_6/O
                         net (fo=2, unplaced)         0.186     3.340    pixel_processor/debayer_filter/output_o[45]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.377 r  pixel_processor/debayer_filter/output_o[45]_i_14/O
                         net (fo=1, unplaced)         0.032     3.409    pixel_processor/debayer_filter/output_o[45]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.579 r  pixel_processor/debayer_filter/output_o_reg[45]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.584    pixel_processor/debayer_filter/output_o_reg[45]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     3.651 r  pixel_processor/debayer_filter/output_o_reg[49]_i_1/O[2]
                         net (fo=1, unplaced)         0.026     3.677    pixel_processor/debayer_filter/output_o111_out[10]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[48]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[48]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.677    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.650ns (45.518%)  route 0.778ns (54.482%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[105]_i_63/O
                         net (fo=6, unplaced)         0.208     2.858    pixel_processor/debayer_filter/G4_even[1]_13[2]
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.928 r  pixel_processor/debayer_filter/output_o[75]_i_30/O
                         net (fo=3, unplaced)         0.146     3.074    pixel_processor/debayer_filter/p_0_in19_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.164 r  pixel_processor/debayer_filter/output_o[75]_i_6/O
                         net (fo=2, unplaced)         0.186     3.350    pixel_processor/debayer_filter/output_o[75]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.387 r  pixel_processor/debayer_filter/output_o[75]_i_14/O
                         net (fo=1, unplaced)         0.032     3.419    pixel_processor/debayer_filter/output_o[75]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.589 r  pixel_processor/debayer_filter/output_o_reg[75]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.594    pixel_processor/debayer_filter/output_o_reg[75]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     3.650 r  pixel_processor/debayer_filter/output_o_reg[79]_i_1/O[0]
                         net (fo=1, unplaced)         0.025     3.675    pixel_processor/debayer_filter/output_o120_out[8]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[76]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[76]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/output_o_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.654ns (45.798%)  route 0.774ns (54.202%))
  Logic Levels:           6  (CARRY8=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     2.324 r  pixel_processor/debayer_filter/last_ram_outputs_reg[2][22]/Q
                         net (fo=6, unplaced)         0.176     2.500    pixel_processor/debayer_filter/last_ram_outputs_reg_n_0_[2][22]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.650 r  pixel_processor/debayer_filter/output_o[65]_i_17/O
                         net (fo=4, unplaced)         0.198     2.848    pixel_processor/debayer_filter/B3_even[1]_45[2]
                         LUT3 (Prop_LUT3_I1_O)        0.070     2.918 r  pixel_processor/debayer_filter/output_o[95]_i_34/O
                         net (fo=4, unplaced)         0.152     3.070    pixel_processor/debayer_filter/p_0_in23_in[2]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.160 r  pixel_processor/debayer_filter/output_o[95]_i_6/O
                         net (fo=2, unplaced)         0.186     3.346    pixel_processor/debayer_filter/output_o[95]_i_6_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.037     3.383 r  pixel_processor/debayer_filter/output_o[95]_i_14/O
                         net (fo=1, unplaced)         0.032     3.415    pixel_processor/debayer_filter/output_o[95]_i_14_n_0
                         CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.170     3.585 r  pixel_processor/debayer_filter/output_o_reg[95]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     3.590    pixel_processor/debayer_filter/output_o_reg[95]_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[3])
                                                      0.060     3.650 r  pixel_processor/debayer_filter/output_o_reg[99]_i_1/CO[3]
                         net (fo=1, unplaced)         0.025     3.675    pixel_processor/debayer_filter/output_o124_out[11]
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    pixel_processor/debayer_filter/byte_clk_i
                         FDRE                                         r  pixel_processor/debayer_filter/output_o_reg[99]/C
                         clock pessimism              0.000    12.102    
                         clock uncertainty           -0.035    12.067    
                         FDRE (Setup_FDRE_C_D)        0.025    12.092    pixel_processor/debayer_filter/output_o_reg[99]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                  8.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_decoder.packet_decoder_4l/packet_length_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
                         FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/packet_length_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/packet_length_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/packet_length_reg[0]
                         LUT4 (Prop_LUT4_I3_O)        0.023     1.371 r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_i_1_n_0
                         FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg_0
                         FDRE                                         r  mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clkb
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     1.348    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     1.371 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, unplaced)         0.016     1.387    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     1.410    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.000     1.410    
                         FDRE (Hold_FDRE_C_D)         0.046     1.456    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_byte_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/IDELAYE3_inst1/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/IDELAYE3_inst2/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/IDELAYE3_inst3/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/ISERDESE3_inst0/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi_subsystem/mipi_dphy/ISERDESE3_inst1/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi_subsystem/mipi_dphy/ISERDESE3_inst2/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi_subsystem/mipi_dphy/ISERDESE3_inst3/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi_subsystem/mipi_dphy/IDELAYE3_inst0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.476ns,  Total Violation        0.000ns
Hold  :          593  Failing Endpoints,  Worst Slack       -1.765ns,  Total Violation      -36.817ns
PW    :            1  Failing Endpoint ,  Worst Slack       -1.667ns,  Total Violation       -1.667ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/DECODER_INST/wr_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.342ns (26.929%)  route 0.928ns (73.071%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, unplaced)         0.160     3.814    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[15]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.964 r  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, unplaced)         0.192     4.156    signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     4.194 f  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, unplaced)         0.192     4.386    signal_debug/inst/DECODER_INST/s_den_o
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.424 f  signal_debug/inst/DECODER_INST/wr_en[4]_i_3/O
                         net (fo=1, unplaced)         0.186     4.610    signal_debug/inst/DECODER_INST/wr_en[4]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.648 r  signal_debug/inst/DECODER_INST/wr_en[4]_i_1/O
                         net (fo=4, unplaced)         0.198     4.846    signal_debug/inst/DECODER_INST/wr_en[4]_i_4_0
                         FDRE                                         r  signal_debug/inst/DECODER_INST/wr_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    signal_debug/inst/DECODER_INST/out
                         FDRE                                         r  signal_debug/inst/DECODER_INST/wr_en_reg[2]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDRE (Setup_FDRE_C_R)       -0.074     8.321    signal_debug/inst/DECODER_INST/wr_en_reg[2]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/DECODER_INST/wr_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.342ns (26.929%)  route 0.928ns (73.071%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, unplaced)         0.160     3.814    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[15]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.964 r  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, unplaced)         0.192     4.156    signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     4.194 f  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, unplaced)         0.192     4.386    signal_debug/inst/DECODER_INST/s_den_o
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.424 f  signal_debug/inst/DECODER_INST/wr_en[4]_i_3/O
                         net (fo=1, unplaced)         0.186     4.610    signal_debug/inst/DECODER_INST/wr_en[4]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.648 r  signal_debug/inst/DECODER_INST/wr_en[4]_i_1/O
                         net (fo=4, unplaced)         0.198     4.846    signal_debug/inst/DECODER_INST/wr_en[4]_i_4_0
                         FDRE                                         r  signal_debug/inst/DECODER_INST/wr_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    signal_debug/inst/DECODER_INST/out
                         FDRE                                         r  signal_debug/inst/DECODER_INST/wr_en_reg[4]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDRE (Setup_FDRE_C_R)       -0.074     8.321    signal_debug/inst/DECODER_INST/wr_en_reg[4]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/Read_int_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.342ns (26.929%)  route 0.928ns (73.071%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, unplaced)         0.160     3.814    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[15]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.964 r  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, unplaced)         0.192     4.156    signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     4.194 f  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, unplaced)         0.192     4.386    signal_debug/inst/DECODER_INST/s_den_o
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.424 f  signal_debug/inst/DECODER_INST/wr_en[4]_i_3/O
                         net (fo=1, unplaced)         0.186     4.610    signal_debug/inst/DECODER_INST/wr_en[4]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.648 r  signal_debug/inst/DECODER_INST/wr_en[4]_i_1/O
                         net (fo=4, unplaced)         0.198     4.846    signal_debug/inst/PROBE_IN_INST/Read_int_reg_0
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/Read_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    signal_debug/inst/PROBE_IN_INST/out
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/Read_int_reg/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDRE (Setup_FDRE_C_R)       -0.074     8.321    signal_debug/inst/PROBE_IN_INST/Read_int_reg
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.342ns (26.929%)  route 0.928ns (73.071%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=3, unplaced)         0.160     3.814    signal_debug/inst/U_XSDB_SLAVE/sl_iport_i[15]
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.964 r  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, unplaced)         0.192     4.156    signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     4.194 f  signal_debug/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=3, unplaced)         0.192     4.386    signal_debug/inst/DECODER_INST/s_den_o
                         LUT6 (Prop_LUT6_I2_O)        0.038     4.424 f  signal_debug/inst/DECODER_INST/wr_en[4]_i_3/O
                         net (fo=1, unplaced)         0.186     4.610    signal_debug/inst/DECODER_INST/wr_en[4]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     4.648 r  signal_debug/inst/DECODER_INST/wr_en[4]_i_1/O
                         net (fo=4, unplaced)         0.198     4.846    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_0
                         FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    signal_debug/inst/PROBE_OUT_ALL_INST/out
                         FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDRE (Setup_FDRE_C_R)       -0.074     8.321    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.433ns (31.956%)  route 0.922ns (68.044%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, unplaced)         0.126     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, unplaced)         0.186     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, unplaced)         0.137     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.053     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, unplaced)        0.239     4.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, unplaced)         0.186     4.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, unplaced)         0.048     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Setup_FDCE_C_D)        0.025     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.433ns (31.956%)  route 0.922ns (68.044%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, unplaced)         0.126     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, unplaced)         0.186     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, unplaced)         0.137     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.053     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, unplaced)        0.239     4.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, unplaced)         0.186     4.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, unplaced)         0.048     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Setup_FDCE_C_D)        0.025     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.433ns (31.956%)  route 0.922ns (68.044%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, unplaced)         0.126     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, unplaced)         0.186     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, unplaced)         0.137     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.053     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, unplaced)        0.239     4.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
                         net (fo=1, unplaced)         0.186     4.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, unplaced)         0.048     4.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_13
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Setup_FDCE_C_D)        0.025     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.401ns (30.310%)  route 0.922ns (69.690%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, unplaced)         0.126     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, unplaced)         0.186     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, unplaced)         0.137     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.053     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, unplaced)        0.239     4.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
                         LUT5 (Prop_LUT5_I3_O)        0.038     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, unplaced)         0.186     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.038     4.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, unplaced)         0.048     4.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Setup_FDCE_C_D)        0.025     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.401ns (30.310%)  route 0.922ns (69.690%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, unplaced)         0.126     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, unplaced)         0.186     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, unplaced)         0.137     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.053     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, unplaced)        0.239     4.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
                         LUT5 (Prop_LUT5_I3_O)        0.038     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, unplaced)         0.186     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_16
                         LUT4 (Prop_LUT4_I2_O)        0.038     4.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
                         net (fo=1, unplaced)         0.048     4.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Setup_FDCE_C_D)        0.025     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.401ns (30.310%)  route 0.922ns (69.690%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, unplaced)         0.126     3.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
                         LUT5 (Prop_LUT5_I0_O)        0.125     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, unplaced)         0.186     4.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
                         LUT5 (Prop_LUT5_I4_O)        0.070     4.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, unplaced)         0.137     4.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.053     4.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, unplaced)        0.239     4.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
                         LUT5 (Prop_LUT5_I3_O)        0.038     4.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, unplaced)         0.186     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     4.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, unplaced)         0.048     4.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Setup_FDCE_C_D)        0.025     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  3.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.765ns  (arrival time - required time)
  Source:                 video_src_sel
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.282ns (32.353%)  route 0.589ns (67.647%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    G14                                               0.000     1.000 r  video_src_sel (IN)
                         net (fo=0)                   0.000     1.000    video_src_sel_IBUF_inst/I
    G14                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.282     1.282 r  video_src_sel_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.282    video_src_sel_IBUF_inst/OUT
    G14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.282 r  video_src_sel_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.589     1.871    signal_debug/inst/PROBE_IN_INST/D[6]
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    signal_debug/inst/PROBE_IN_INST/clk
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.000     3.576    
                         FDRE (Hold_FDRE_C_D)         0.060     3.636    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.715ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.288ns (31.239%)  route 0.633ns (68.761%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 f  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.610     1.875    reset_i_IBUF
                         LUT1 (Prop_LUT1_I0_O)        0.023     1.898 r  reset_n_x_inferred_i_1/O
                         net (fo=6, unplaced)         0.023     1.921    signal_debug/inst/PROBE_IN_INST/D[0]
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    signal_debug/inst/PROBE_IN_INST/clk
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                         clock pessimism              0.000     3.576    
                         FDRE (Hold_FDRE_C_D)         0.060     3.636    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, unplaced)        0.074     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
                         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.148     1.736    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                 -0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710                BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750                mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929                sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         5.000       3.936                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667               mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000               sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750                sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750                sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937                mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937                mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750                sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750                sys_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937                mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937                mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         2.500       1.968                dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.659ns,  Total Violation        0.000ns
Hold  :          131  Failing Endpoints,  Worst Slack       -4.053ns,  Total Violation      -14.682ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.659ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 5.802ns (89.427%)  route 0.686ns (10.573%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, unplaced)         0.686     7.022    hdmi_controller/hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.725    12.747 r  hdmi_controller/hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.747    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                 26.659    

Slack (MET) :             26.675ns  (required time - arrival time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 5.800ns (89.617%)  route 0.672ns (10.383%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, unplaced)         0.672     7.008    hdmi_controller/hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.723    12.731 r  hdmi_controller/hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.731    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                 26.675    

Slack (MET) :             29.379ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_nrst_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 3.188ns (84.606%)  route 0.580ns (15.394%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, unplaced)         0.580     6.916    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.111    10.026 r  hdmi_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.026    hdmi_nrst_o
    AF12                                                              r  hdmi_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                         -10.026    
  -------------------------------------------------------------------
                         slack                                 29.379    

Slack (MET) :             29.550ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[20]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 2.727ns (75.812%)  route 0.870ns (24.188%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.144     6.480    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.053     6.533 r  hdmi_controller/video_mux/video_data[20]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.259    hdmi_data_o_OBUF[20]
    AE10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.597     9.855 r  hdmi_data_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.855    hdmi_data_o[20]
    AE10                                                              r  hdmi_data_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 29.550    

Slack (MET) :             29.558ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[14]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 2.720ns (75.764%)  route 0.870ns (24.236%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.144     6.480    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.053     6.533 r  hdmi_controller/video_mux/video_data[14]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.259    hdmi_data_o_OBUF[14]
    AC8                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.590     9.848 r  hdmi_data_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.848    hdmi_data_o[14]
    AC8                                                               r  hdmi_data_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 29.558    

Slack (MET) :             29.566ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 2.708ns (75.623%)  route 0.873ns (24.377%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.147     6.483    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.090     6.573 r  hdmi_controller/video_mux/video_de_INST_0/O
                         net (fo=1, unplaced)         0.726     7.299    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     9.840 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.840    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 29.566    

Slack (MET) :             29.567ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[18]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 2.711ns (75.703%)  route 0.870ns (24.297%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.144     6.480    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.053     6.533 r  hdmi_controller/video_mux/video_data[18]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.259    hdmi_data_o_OBUF[18]
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.581     9.839 r  hdmi_data_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.839    hdmi_data_o[18]
    AD11                                                              r  hdmi_data_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 29.567    

Slack (MET) :             29.568ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[6]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.709ns (75.691%)  route 0.870ns (24.309%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.144     6.480    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.053     6.533 r  hdmi_controller/video_mux/video_data[6]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.259    hdmi_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.838 r  hdmi_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.838    hdmi_data_o[6]
    Y8                                                                r  hdmi_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 29.568    

Slack (MET) :             29.568ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[0]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.709ns (75.689%)  route 0.870ns (24.311%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.144     6.480    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.053     6.533 r  hdmi_controller/video_mux/video_data[0]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.259    hdmi_data_o_OBUF[0]
    AB10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.837 r  hdmi_data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.837    hdmi_data_o[0]
    AB10                                                              r  hdmi_data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 29.568    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 hdmi_controller/video_mux/s_vid_src_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_data_o[22]
                            (output port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 2.708ns (75.688%)  route 0.870ns (24.312%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 40.945 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.336 r  hdmi_controller/video_mux/s_vid_src_sel_reg/Q
                         net (fo=27, unplaced)        0.144     6.480    hdmi_controller/video_mux/s_vid_src_sel
                         LUT3 (Prop_LUT3_I1_O)        0.053     6.533 r  hdmi_controller/video_mux/video_data[22]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.259    hdmi_data_o_OBUF[22]
    AC9                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.578     9.837 r  hdmi_data_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.837    hdmi_data_o[22]
    AC9                                                               r  hdmi_data_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
                         clock pessimism             -0.459    36.578    
                         clock uncertainty           -0.080    36.498    
                         output delay                -1.000    35.498    
  -------------------------------------------------------------------
                         required time                         39.406    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 29.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.053ns  (arrival time - required time)
  Source:                 hdmi_i2c_sda_io
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.822ns (64.987%)  route 0.443ns (35.013%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AE16                                              0.000     1.000 r  hdmi_i2c_sda_io (INOUT)
                         net (fo=1, unset)            0.000     1.000    hdmi_controller/hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     1.822 r  hdmi_controller/hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.822    hdmi_controller/hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.822 r  hdmi_controller/hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.443     2.265    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
                         clock pessimism              0.000     6.259    
                         FDRE (Hold_FDRE_C_D)         0.060     6.319    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.319    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                 -4.053    

Slack (VIOLATED) :        -4.030ns  (arrival time - required time)
  Source:                 hdmi_i2c_scl_io
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.824ns (63.988%)  route 0.464ns (36.012%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    AF15                                              0.000     1.000 r  hdmi_i2c_scl_io (INOUT)
                         net (fo=1, unset)            0.000     1.000    hdmi_controller/hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     1.824 r  hdmi_controller/hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.824    hdmi_controller/hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.824 r  hdmi_controller/hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.464     2.288    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                         clock pessimism              0.000     6.259    
                         FDRE (Hold_FDRE_C_D)         0.060     6.319    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.319    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                 -4.030    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.056ns (46.281%)  route 0.065ns (53.719%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.108 r  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/Q
                         net (fo=2, unplaced)         0.058     3.166    hdmi_controller/reset_power_on_i2c/cnt[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.184 r  hdmi_controller/reset_power_on_i2c/cnt0_carry__0/O[1]
                         net (fo=1, unplaced)         0.007     3.191    hdmi_controller/reset_power_on_i2c/p_1_in[10]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.056ns (46.281%)  route 0.065ns (53.719%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.108 r  hdmi_controller/reset_power_on_i2c/cnt_reg[18]/Q
                         net (fo=2, unplaced)         0.058     3.166    hdmi_controller/reset_power_on_i2c/cnt[18]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.184 r  hdmi_controller/reset_power_on_i2c/cnt0_carry__1/O[1]
                         net (fo=1, unplaced)         0.007     3.191    hdmi_controller/reset_power_on_i2c/p_1_in[18]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[18]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.070ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.056ns (46.281%)  route 0.065ns (53.719%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.108 r  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/Q
                         net (fo=1, unplaced)         0.058     3.166    hdmi_controller/reset_power_on_i2c/cnt[2]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.184 r  hdmi_controller/reset_power_on_i2c/cnt0_carry/O[1]
                         net (fo=1, unplaced)         0.007     3.191    hdmi_controller/reset_power_on_i2c/p_1_in[2]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[2]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.056ns (45.902%)  route 0.066ns (54.098%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.037     3.107 r  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/Q
                         net (fo=2, unplaced)         0.059     3.166    hdmi_controller/reset_power_on_i2c/cnt[14]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.019     3.185 r  hdmi_controller/reset_power_on_i2c/cnt0_carry__0/O[5]
                         net (fo=1, unplaced)         0.007     3.192    hdmi_controller/reset_power_on_i2c/p_1_in[14]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.056ns (45.902%)  route 0.066ns (54.098%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.037     3.107 r  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/Q
                         net (fo=2, unplaced)         0.059     3.166    hdmi_controller/reset_power_on_i2c/cnt[6]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.019     3.185 r  hdmi_controller/reset_power_on_i2c/cnt0_carry/O[5]
                         net (fo=1, unplaced)         0.007     3.192    hdmi_controller/reset_power_on_i2c/p_1_in[6]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[6]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.108 r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/Q
                         net (fo=1, unplaced)         0.059     3.167    hdmi_controller/reset_power_on_i2c/cnt[1]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     3.186 r  hdmi_controller/reset_power_on_i2c/cnt0_carry/O[0]
                         net (fo=1, unplaced)         0.007     3.193    hdmi_controller/reset_power_on_i2c/p_1_in[1]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[1]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 hdmi_controller/reset_power_on_i2c/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.108 r  hdmi_controller/reset_power_on_i2c/cnt_reg[9]/Q
                         net (fo=2, unplaced)         0.059     3.167    hdmi_controller/reset_power_on_i2c/cnt[9]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     3.186 r  hdmi_controller/reset_power_on_i2c/cnt0_carry__0/O[0]
                         net (fo=1, unplaced)         0.007     3.193    hdmi_controller/reset_power_on_i2c/p_1_in[9]
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[9]/C
                         clock pessimism              0.216     3.215    
                         FDCE (Hold_FDCE_C_D)         0.046     3.261    hdmi_controller/reset_power_on_i2c/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.939    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.956 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.114     3.070    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     3.108 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/Q
                         net (fo=2, unplaced)         0.046     3.154    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.023     3.177 r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1/O
                         net (fo=1, unplaced)         0.016     3.193    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1_n_0
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
                         FDRE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                         clock pessimism              0.216     3.215    
                         FDRE (Hold_FDRE_C_D)         0.046     3.261    hdmi_controller/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                 -0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747               sys_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966               sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487               hdmi_controller/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244               hdmi_controller/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -4.793ns,  Total Violation     -116.074ns
Hold  :           86  Failing Endpoints,  Worst Slack       -4.464ns,  Total Violation      -12.495ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.793ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_de_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 2.770ns (65.704%)  route 1.446ns (34.296%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/Q
                         net (fo=7, unplaced)         0.162     6.571    pixel_processor/video_timing_ctrl/v_pos[6]
                         LUT2 (Prop_LUT2_I1_O)        0.038     6.609 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2_1/O
                         net (fo=2, unplaced)         0.186     6.795    pixel_processor/video_timing_ctrl/video_timing_ct_net_2
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.833 f  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6/O
                         net (fo=1, unplaced)         0.186     7.019    pixel_processor/video_timing_ctrl/video_timing_ct_net_4
                         LUT6 (Prop_LUT6_I4_O)        0.038     7.057 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_2/O
                         net (fo=1, unplaced)         0.186     7.243    hdmi_controller/video_mux/cam_video_de_in
                         LUT3 (Prop_LUT3_I0_O)        0.038     7.281 r  hdmi_controller/video_mux/video_de_INST_0/O
                         net (fo=1, unplaced)         0.726     8.007    hdmi_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541    10.548 r  hdmi_de_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.548    hdmi_de_o
    AA15                                                              r  hdmi_de_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 -4.793    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_vs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 2.769ns (67.080%)  route 1.359ns (32.920%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 f  pixel_processor/video_timing_ctrl/v_pos_reg[6]/Q
                         net (fo=7, unplaced)         0.162     6.571    pixel_processor/video_timing_ctrl/v_pos[6]
                         LUT2 (Prop_LUT2_I1_O)        0.038     6.609 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2_1/O
                         net (fo=2, unplaced)         0.186     6.795    pixel_processor/video_timing_ctrl/video_timing_ct_net_2
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.833 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_1/O
                         net (fo=1, unplaced)         0.186     7.019    pixel_processor/video_timing_ctrl/video_timing_ct_net_7
                         LUT5 (Prop_LUT5_I4_O)        0.038     7.057 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5_2/O
                         net (fo=1, unplaced)         0.186     7.243    hdmi_controller/video_mux/cam_video_vsync_in
                         LUT3 (Prop_LUT3_I0_O)        0.038     7.281 r  hdmi_controller/video_mux/video_vs_INST_0/O
                         net (fo=1, unplaced)         0.639     7.920    hdmi_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540    10.460 r  hdmi_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.460    hdmi_vs_o
    Y15                                                               r  hdmi_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -4.688ns  (required time - arrival time)
  Source:                 pixel_processor/video_timing_ctrl/h_pos_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_hs_o
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 2.771ns (67.408%)  route 1.340ns (32.592%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDCE                                         r  pixel_processor/video_timing_ctrl/h_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 f  pixel_processor/video_timing_ctrl/h_pos_reg[11]/Q
                         net (fo=3, unplaced)         0.143     6.552    pixel_processor/video_timing_ctrl/h_pos_reg_n_0_[11]
                         LUT2 (Prop_LUT2_I1_O)        0.038     6.590 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT2/O
                         net (fo=2, unplaced)         0.186     6.776    pixel_processor/video_timing_ctrl/video_timing_ct_net_3
                         LUT6 (Prop_LUT6_I5_O)        0.038     6.814 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_3/O
                         net (fo=1, unplaced)         0.186     7.000    pixel_processor/video_timing_ctrl/video_timing_ct_net_6
                         LUT5 (Prop_LUT5_I4_O)        0.038     7.038 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT5/O
                         net (fo=1, unplaced)         0.186     7.224    hdmi_controller/video_mux/cam_video_hsync_in
                         LUT3 (Prop_LUT3_I0_O)        0.038     7.262 r  hdmi_controller/video_mux/video_hs_INST_0/O
                         net (fo=1, unplaced)         0.639     7.901    hdmi_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542    10.443 r  hdmi_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.443    hdmi_hs_o
    AB15                                                              r  hdmi_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 -4.688    

Slack (VIOLATED) :        -4.180ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[20]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 2.712ns (75.270%)  route 0.891ns (24.730%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_r_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[20]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[20]
    AE10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.597     9.935 r  hdmi_data_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.935    hdmi_data_o[20]
    AE10                                                              r  hdmi_data_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                 -4.180    

Slack (VIOLATED) :        -4.172ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[14]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 2.705ns (75.220%)  route 0.891ns (24.780%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_g_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[14]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[14]
    AC8                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.590     9.928 r  hdmi_data_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.928    hdmi_data_o[14]
    AC8                                                               r  hdmi_data_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                 -4.172    

Slack (VIOLATED) :        -4.163ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[18]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 2.696ns (75.158%)  route 0.891ns (24.842%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_r_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[18]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[18]
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.581     9.919 r  hdmi_data_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.919    hdmi_data_o[18]
    AD11                                                              r  hdmi_data_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -4.163    

Slack (VIOLATED) :        -4.162ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[6]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.694ns (75.146%)  route 0.891ns (24.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_b_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[6]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.917 r  hdmi_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.917    hdmi_data_o[6]
    Y8                                                                r  hdmi_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 -4.162    

Slack (VIOLATED) :        -4.161ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[0]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.694ns (75.144%)  route 0.891ns (24.856%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_b_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[0]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[0]
    AB10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.579     9.917 r  hdmi_data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.917    hdmi_data_o[0]
    AB10                                                              r  hdmi_data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                 -4.161    

Slack (VIOLATED) :        -4.161ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[22]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 2.693ns (75.143%)  route 0.891ns (24.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_r_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[22]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[22]
    AC9                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.578     9.916 r  hdmi_data_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.916    hdmi_data_o[22]
    AC9                                                               r  hdmi_data_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 -4.161    

Slack (VIOLATED) :        -4.159ns  (required time - arrival time)
  Source:                 hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_data_o[5]
                            (output port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 2.691ns (75.128%)  route 0.891ns (24.872%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.275 - 3.367 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     6.409 r  hdmi_controller/color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=8, unplaced)         0.165     6.574    hdmi_controller/video_mux/rgb_b_reg[0]
                         LUT3 (Prop_LUT3_I2_O)        0.038     6.612 r  hdmi_controller/video_mux/video_data[5]_INST_0/O
                         net (fo=1, unplaced)         0.726     7.338    hdmi_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.914 r  hdmi_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.914    hdmi_data_o[5]
    W9                                                                r  hdmi_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
                         clock pessimism             -0.459     2.908    
                         clock uncertainty           -0.060     2.848    
                         output delay                -1.000     1.848    
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                 -4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.464ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.265ns (30.997%)  route 0.589ns (69.003%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.589     1.854    pixel_processor/video_timing_ctrl/lopt
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism              0.000     6.332    
                         FDRE (Hold_FDRE_C_CE)       -0.014     6.318    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                         -6.318    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                 -4.464    

Slack (VIOLATED) :        -4.464ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.265ns (30.997%)  route 0.589ns (69.003%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.589     1.854    pixel_processor/video_timing_ctrl/lopt
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_last_reg/C
                         clock pessimism              0.000     6.332    
                         FDRE (Hold_FDRE_C_CE)       -0.014     6.318    pixel_processor/video_timing_ctrl/ext_sync_last_reg
  -------------------------------------------------------------------
                         required time                         -6.318    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                 -4.464    

Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.056ns (45.902%)  route 0.066ns (54.098%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/h_cnt_reg[2]/Q
                         net (fo=8, unplaced)         0.059     3.556    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[2]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     3.574 r  hdmi_controller/color_bar_gen/active_x0_inferred__0/i__carry/O[1]
                         net (fo=1, unplaced)         0.007     3.581    hdmi_controller/color_bar_gen/active_x0[2]
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[2]/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/active_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.057ns (45.600%)  route 0.068ns (54.400%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/h_cnt_reg[1]/Q
                         net (fo=9, unplaced)         0.061     3.558    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[1]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     3.577 r  hdmi_controller/color_bar_gen/active_x0_inferred__0/i__carry/O[0]
                         net (fo=1, unplaced)         0.007     3.584    hdmi_controller/color_bar_gen/active_x0[1]
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[1]/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/active_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.057ns (44.531%)  route 0.071ns (55.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/h_cnt_reg[9]/Q
                         net (fo=12, unplaced)        0.064     3.561    hdmi_controller/color_bar_gen/h_cnt_reg_n_0_[9]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     3.580 r  hdmi_controller/color_bar_gen/active_x0_inferred__0/i__carry__0/O[0]
                         net (fo=1, unplaced)         0.007     3.587    hdmi_controller/color_bar_gen/active_x0[9]
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[9]/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/active_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/h_active_reg/Q
                         net (fo=4, unplaced)         0.051     3.548    hdmi_controller/color_bar_gen/h_active_reg_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.023     3.571 r  hdmi_controller/color_bar_gen/h_active_i_1/O
                         net (fo=1, unplaced)         0.016     3.587    hdmi_controller/color_bar_gen/h_active_i_1_n_0
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/h_active_reg
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.063ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/video_active_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/h_active_reg/Q
                         net (fo=4, unplaced)         0.051     3.548    hdmi_controller/color_bar_gen/h_active_reg_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.023     3.571 r  hdmi_controller/color_bar_gen/video_active_d0_i_1/O
                         net (fo=1, unplaced)         0.016     3.587    hdmi_controller/color_bar_gen/video_active
                         FDCE                                         r  hdmi_controller/color_bar_gen/video_active_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/video_active_d0_reg/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/video_active_d0_reg
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (VIOLATED) :        -0.060ns  (arrival time - required time)
  Source:                 pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/video_timing_ctrl/v_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/Q
                         net (fo=5, unplaced)         0.054     3.551    pixel_processor/video_timing_ctrl/v_pos[4]
                         LUT6 (Prop_LUT6_I4_O)        0.023     3.574 r  pixel_processor/video_timing_ctrl/video_timing_ct_LUT6_15/O
                         net (fo=1, unplaced)         0.016     3.590    pixel_processor/video_timing_ctrl/v_pos[4]_i_1_n_0
                         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDCE                                         r  pixel_processor/video_timing_ctrl/v_pos_reg[4]/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    pixel_processor/video_timing_ctrl/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.590    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/hs_reg_reg/Q
                         net (fo=2, unplaced)         0.094     3.591    hdmi_controller/color_bar_gen/hs_reg
                         FDCE                                         r  hdmi_controller/color_bar_gen/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/hs_reg_d0_reg/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 hdmi_controller/color_bar_gen/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     3.497 r  hdmi_controller/color_bar_gen/vs_reg_reg/Q
                         net (fo=2, unplaced)         0.094     3.591    hdmi_controller/color_bar_gen/vs_reg
                         FDCE                                         r  hdmi_controller/color_bar_gen/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/vs_reg_d0_reg/C
                         clock pessimism              0.215     3.604    
                         FDCE (Hold_FDCE_C_D)         0.046     3.650    hdmi_controller/color_bar_gen/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.591    
  -------------------------------------------------------------------
                         slack                                 -0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077                sys_clk_gen/inst/clkout2_buf/I
Min Period        n/a     BUFGCE_DIV/I        n/a            1.071         3.367       2.296                pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296                sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817                hdmi_controller/color_bar_gen/active_x_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409                hdmi_controller/color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  mutli_pixel_clk_x

Setup :            0  Failing Endpoints,  Worst Slack       11.973ns,  Total Violation        0.000ns
Hold  :          177  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -3.383ns
PW    :            0  Failing Endpoints,  Worst Slack        6.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.078ns (81.977%)  route 0.237ns (18.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966    10.034 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.189    10.223    pixel_processor/output_reformatter/ram_odd_o[104]
                         LUT3 (Prop_LUT3_I0_O)        0.112    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[104]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[104]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[104]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[104]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.078ns (81.977%)  route 0.237ns (18.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966    10.034 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.189    10.223    pixel_processor/output_reformatter/ram_odd_o[113]
                         LUT3 (Prop_LUT3_I0_O)        0.112    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[113]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[113]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[113]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[113]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.077ns (81.901%)  route 0.238ns (18.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977    10.045 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, unplaced)         0.190    10.235    pixel_processor/output_reformatter/ram_even_o[13]
                         LUT3 (Prop_LUT3_I1_O)        0.100    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[13]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[13]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[13]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[13]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.077ns (81.901%)  route 0.238ns (18.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977    10.045 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, unplaced)         0.190    10.235    pixel_processor/output_reformatter/ram_even_o[22]
                         LUT3 (Prop_LUT3_I1_O)        0.100    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[22]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[22]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[22]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[22]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.077ns (81.901%)  route 0.238ns (18.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977    10.045 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, unplaced)         0.190    10.235    pixel_processor/output_reformatter/ram_even_o[31]
                         LUT3 (Prop_LUT3_I1_O)        0.100    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[31]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[31]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[31]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[31]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.077ns (81.901%)  route 0.238ns (18.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.977    10.045 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[0]
                         net (fo=1, unplaced)         0.190    10.235    pixel_processor/output_reformatter/ram_even_o[4]
                         LUT3 (Prop_LUT3_I1_O)        0.100    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[4]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[4]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[4]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.078ns (81.977%)  route 0.237ns (18.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966    10.034 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.189    10.223    pixel_processor/output_reformatter/ram_odd_o[59]
                         LUT3 (Prop_LUT3_I0_O)        0.112    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[59]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[59]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[59]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[59]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.078ns (81.977%)  route 0.237ns (18.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966    10.034 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.189    10.223    pixel_processor/output_reformatter/ram_odd_o[68]
                         LUT3 (Prop_LUT3_I0_O)        0.112    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[68]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[68]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[68]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[68]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.078ns (81.977%)  route 0.237ns (18.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966    10.034 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.189    10.223    pixel_processor/output_reformatter/ram_odd_o[77]
                         LUT3 (Prop_LUT3_I0_O)        0.112    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[77]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[77]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[77]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[77]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/pixel_reg_x_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (mutli_pixel_clk_x rise@13.468ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 1.078ns (81.977%)  route 0.237ns (18.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 22.658 - 13.468 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.966    10.034 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[1]
                         net (fo=1, unplaced)         0.189    10.223    pixel_processor/output_reformatter/ram_odd_o[86]
                         LUT3 (Prop_LUT3_I0_O)        0.112    10.335 r  pixel_processor/output_reformatter/pixel_reg_x[86]_i_1/O
                         net (fo=1, unplaced)         0.048    10.383    pixel_processor/output_reformatter/pixel_reg_1x[86]
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                     13.468    13.468 r  
    D19                                               0.000    13.468 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    13.468    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    13.996 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    14.036    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.036 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    14.283    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    14.307 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    16.746    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630    17.376 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181    17.557    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    17.581 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506    20.087    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    20.219 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439    22.658    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[86]/C
                         clock pessimism             -0.267    22.391    
                         clock uncertainty           -0.060    22.331    
                         FDRE (Setup_FDRE_C_D)        0.025    22.356    pixel_processor/output_reformatter/pixel_reg_x_reg[86]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     4.746    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     4.769 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, unplaced)         0.016     4.785    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.594%)  route 0.062ns (50.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, unplaced)         0.046     4.746    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
                         LUT2 (Prop_LUT2_I0_O)        0.023     4.769 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, unplaced)         0.016     4.785    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_dly
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[10]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[1]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[2]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[3]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[4]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[5]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (VIOLATED) :        -0.059ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/Q
                         net (fo=1, unplaced)         0.094     4.794    pixel_processor/output_reformatter/input_pixel_count_meta1[6]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta2_reg[6]/C
                         clock pessimism              0.058     4.807    
                         FDRE (Hold_FDRE_C_D)         0.046     4.853    pixel_processor/output_reformatter/input_pixel_count_meta2_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.853    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                 -0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mutli_pixel_clk_x
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { pixel_processor/BUFGCE_DIV_PIXEL_CLK/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.468      12.113               pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.734       6.192                pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
                         FDCE (Setup_FDCE_C_D)        0.025     5.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  4.763    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           59  Failing Endpoints,  Worst Slack       -7.211ns,  Total Violation     -396.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.211ns  (required time - arrival time)
  Source:                 dphy_data_p_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/line_reset/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.713ns  (logic 8.113ns (93.114%)  route 0.600ns (6.886%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
                         input delay                  1.000     9.750    
    W20                                               0.000     9.750 r  dphy_data_p_i[0] (IN)
                         net (fo=0)                   0.000     9.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/I
    HPIOBDIFFINBUF_X0Y35 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    17.863 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY0_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=1, unplaced)         0.600    18.463    mipi_subsystem/line_reset/dphy_data_lp_p_x
                         FDRE                                         r  mipi_subsystem/line_reset/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    mipi_subsystem/line_reset/shift_reg_reg[0]_0
                         FDRE                                         r  mipi_subsystem/line_reset/shift_reg_reg[0]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDRE (Setup_FDRE_C_D)        0.023    11.252    mipi_subsystem/line_reset/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.252    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                 -7.211    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        9.133ns  (logic 8.147ns (89.204%)  route 0.986ns (10.796%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632    17.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.034    17.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.354    17.883    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.224    11.005    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                 -6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, unplaced)         0.023     7.124    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDRE (Hold_FDRE_C_D)         0.060     2.343    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, unplaced)         0.023     7.124    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDRE (Hold_FDRE_C_D)         0.060     2.343    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, unplaced)         0.023     7.124    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDRE (Hold_FDRE_C_D)         0.060     2.343    pixel_processor/debayer_filter/pixel_ram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=4, unplaced)         0.023     7.124    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/ram_rstram_a
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/clka
                         FDRE                                         r  pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDRE (Hold_FDRE_C_D)         0.060     2.343    pixel_processor/debayer_filter/pixel_ram3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.023     7.124    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDRE (Hold_FDRE_C_D)         0.060     2.343    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rsta
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=15, unplaced)        0.023     7.124    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_a
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clka
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDRE (Hold_FDRE_C_D)         0.060     2.343    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.883ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 6.554ns (91.319%)  route 0.623ns (8.681%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, unplaced)         0.076     7.177    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
                         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         RAMB18E2 (Hold_RAMB18E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     2.294    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           7.177    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 6.554ns (91.319%)  route 0.623ns (8.681%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, unplaced)         0.076     7.177    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     2.294    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           7.177    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 6.554ns (91.319%)  route 0.623ns (8.681%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, unplaced)         0.076     7.177    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     2.294    pixel_processor/debayer_filter/pixel_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           7.177    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dphy_byte_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 6.554ns (91.319%)  route 0.623ns (8.681%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=3, unplaced)         0.076     7.177    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
                         RAMB18E2                                     r  pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         RAMB18E2 (Hold_RAMB18E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     2.294    pixel_processor/debayer_filter/pixel_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           7.177    
  -------------------------------------------------------------------
                         slack                                  4.883    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       49.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    

Slack (MET) :             49.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, unplaced)         0.185     0.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         FDCE (Setup_FDCE_C_D)        0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                 49.763    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.278ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -1.569ns,  Total Violation       -1.910ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.115ns (36.859%)  route 0.197ns (63.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -1.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     2.324 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, unplaced)         0.149     2.473    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
                         LUT1 (Prop_LUT1_I0_O)        0.038     2.511 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, unplaced)         0.048     2.559    signal_debug/inst/PROBE_IN_INST/D[5]
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    signal_debug/inst/PROBE_IN_INST/clk
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism             -1.430     6.847    
                         clock uncertainty           -0.035     6.812    
                         FDRE (Setup_FDRE_C_D)        0.025     6.837    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@10.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        1.410ns  (logic 0.000ns (0.000%)  route 1.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 11.591 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
                         BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.410     6.410    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304    10.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    10.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116    10.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017    10.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114    11.591    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
                         FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000    11.591    
                         clock uncertainty           -0.035    11.555    
                         FDRE (Setup_FDRE_C_D)        0.023    11.578    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.569ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                            (clock source 'dphy_byte_clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - dphy_byte_clk fall@5.000ns)
  Data Path Delay:        2.102ns  (logic 0.000ns (0.000%)  route 2.102ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 8.576 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk fall edge)
                                                      5.000     5.000 f  
                         BUFGCE_DIV                   0.000     5.000 f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102     7.102    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDRE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     5.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     5.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     5.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     8.576    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
                         FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg/C
                         clock pessimism              0.000     8.576    
                         clock uncertainty            0.035     8.611    
                         FDRE (Hold_FDRE_C_D)         0.060     8.671    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -8.671    
                         arrival time                           7.102    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -0.341ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.052ns (37.143%)  route 0.088ns (62.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/Q
                         net (fo=4, unplaced)         0.072     1.374    mipi_subsystem/mipi_dphy/rx_clock_det_rst/Q[0]
                         LUT1 (Prop_LUT1_I0_O)        0.014     1.388 r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/mipi_subsystem_reset_o_INST_0/O
                         net (fo=2, unplaced)         0.016     1.405    signal_debug/inst/PROBE_IN_INST/D[5]
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    signal_debug/inst/PROBE_IN_INST/clk
                         FDRE                                         r  signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism             -0.219     1.664    
                         clock uncertainty            0.035     1.700    
                         FDRE (Hold_FDRE_C_D)         0.046     1.746    signal_debug/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                 -0.341    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  clk_27m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.709ns,  Total Violation       -0.709ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.530ns,  Total Violation       -0.530ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.709ns  (required time - arrival time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (clk_27m_clk_wiz_0 rise@185.185ns - sys_clk_p rise@185.000ns)
  Data Path Delay:        0.300ns  (logic 0.115ns (38.333%)  route 0.185ns (61.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 191.732 - 185.185 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 188.576 - 185.000 ) 
    Clock Pessimism Removal (CPR):    -3.371ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                    185.000   185.000 r  
    D19                                               0.000   185.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000   185.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638   185.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050   185.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276   185.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028   185.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584   188.576    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077   188.653 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, unplaced)         0.137   188.790    hdmi_controller/video_mux/video_src_sel
                         LUT1 (Prop_LUT1_I0_O)        0.038   188.828 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, unplaced)         0.048   188.876    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                    185.185   185.185 r  
    D19                                               0.000   185.185 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000   185.185    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   185.713 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   185.753    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   185.753 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247   186.000    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   186.024 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439   188.463    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630   189.093 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176   189.269    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   189.293 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439   191.732    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism             -3.371   188.361    
                         clock uncertainty           -0.219   188.142    
                         FDCE (Setup_FDCE_C_D)        0.025   188.167    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                        188.167    
                         arrival time                        -188.876    
  -------------------------------------------------------------------
                         slack                                 -0.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.530ns  (arrival time - required time)
  Source:                 signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.052ns (38.519%)  route 0.083ns (61.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    1.008ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
                         FDRE                                         r  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.629 f  signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, unplaced)         0.067     1.696    hdmi_controller/video_mux/video_src_sel
                         LUT1 (Prop_LUT1_I0_O)        0.014     1.710 r  hdmi_controller/video_mux/s_vid_src_sel_i_1/O
                         net (fo=1, unplaced)         0.016     1.726    hdmi_controller/video_mux/s_vid_src_sel_i_1_n_0
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     1.721    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.740 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       1.259     2.999    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism             -1.008     1.991    
                         clock uncertainty            0.219     2.209    
                         FDCE (Hold_FDCE_C_D)         0.046     2.255    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                 -0.530    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  clk_297m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.897ns,  Total Violation       -0.897ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.522ns,  Total Violation       -0.522ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_297m_clk_wiz_0 rise@670.034ns - dphy_byte_clk rise@670.000ns)
  Data Path Delay:        0.356ns  (logic 0.177ns (49.719%)  route 0.179ns (50.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 676.653 - 670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 672.247 - 670.000 ) 
    Clock Pessimism Removal (CPR):    -4.772ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                    670.000   670.000 r  
                         BUFGCE_DIV                   0.000   670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247   672.247    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
                         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077   672.324 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_o_reg/Q
                         net (fo=13, unplaced)        0.131   672.455    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/unpacked_data_valid_o
                         LUT4 (Prop_LUT4_I0_O)        0.100   672.555 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, unplaced)        0.048   672.603    pixel_processor/video_timing_ctrl/raw_line_valid_i
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                    670.034   670.034 r  
    D19                                               0.000   670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000   670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528   670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040   670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247   670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439   673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630   673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181   674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024   674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506   676.653    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism             -4.772   671.881    
                         clock uncertainty           -0.199   671.682    
                         FDRE (Setup_FDRE_C_D)        0.025   671.707    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                        671.707    
                         arrival time                        -672.603    
  -------------------------------------------------------------------
                         slack                                 -0.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.522ns  (arrival time - required time)
  Source:                 mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.061ns (49.593%)  route 0.062ns (50.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    1.724ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_o_reg[39]_0
                         FDRE                                         r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.302 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg_reg/Q
                         net (fo=2, unplaced)         0.046     1.348    mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/output_valid_reg
                         LUT4 (Prop_LUT4_I2_O)        0.023     1.371 r  mipi_subsystem/gen_packet_unpack.packet_unpack_8b4lane_4ppc/raw_line_valid_o_INST_0/O
                         net (fo=65, unplaced)        0.016     1.387    pixel_processor/video_timing_ctrl/raw_line_valid_i
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/video_timing_ctrl/pixel_clk_i
                         FDRE                                         r  pixel_processor/video_timing_ctrl/ext_sync_curr_reg/C
                         clock pessimism             -1.724     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/video_timing_ctrl/ext_sync_curr_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                 -0.522    





---------------------------------------------------------------------------------------------------
From Clock:  mutli_pixel_clk_x
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.937ns,  Total Violation        0.000ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.220ns,  Total Violation       -7.147ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.436ns (43.819%)  route 0.559ns (56.181%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[42]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[42]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 f  pixel_processor/output_reformatter/output_o[11]_i_3/O
                         net (fo=5, unplaced)         0.159     9.608    pixel_processor/output_reformatter/output_o[11]_i_3_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.139     9.747 r  pixel_processor/output_reformatter/output_o[15]_i_9/O
                         net (fo=4, unplaced)         0.198     9.945    pixel_processor/output_reformatter/output_o[15]_i_9_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.070    10.015 r  pixel_processor/output_reformatter/output_o[13]_i_1/O
                         net (fo=1, unplaced)         0.048    10.063    pixel_processor/output_reformatter/output_o[13]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[13]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_D)        0.025    12.000    pixel_processor/output_reformatter/output_o_reg[13]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.436ns (43.819%)  route 0.559ns (56.181%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[42]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[42]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 f  pixel_processor/output_reformatter/output_o[11]_i_3/O
                         net (fo=5, unplaced)         0.159     9.608    pixel_processor/output_reformatter/output_o[11]_i_3_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.139     9.747 r  pixel_processor/output_reformatter/output_o[15]_i_9/O
                         net (fo=4, unplaced)         0.198     9.945    pixel_processor/output_reformatter/output_o[15]_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.070    10.015 r  pixel_processor/output_reformatter/output_o[15]_i_2__0/O
                         net (fo=1, unplaced)         0.048    10.063    pixel_processor/output_reformatter/output_o[15]_i_2__0_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[15]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_D)        0.025    12.000    pixel_processor/output_reformatter/output_o_reg[15]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.436ns (43.819%)  route 0.559ns (56.181%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[52]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[52]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 f  pixel_processor/output_reformatter/output_o[19]_i_3/O
                         net (fo=5, unplaced)         0.159     9.608    pixel_processor/output_reformatter/output_o[19]_i_3_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.139     9.747 r  pixel_processor/output_reformatter/output_o[23]_i_9/O
                         net (fo=4, unplaced)         0.198     9.945    pixel_processor/output_reformatter/output_o[23]_i_9_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.070    10.015 r  pixel_processor/output_reformatter/output_o[21]_i_1/O
                         net (fo=1, unplaced)         0.048    10.063    pixel_processor/output_reformatter/output_o0[5]
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[21]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_D)        0.025    12.000    pixel_processor/output_reformatter/output_o_reg[21]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.436ns (43.819%)  route 0.559ns (56.181%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[52]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[52]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 f  pixel_processor/output_reformatter/output_o[19]_i_3/O
                         net (fo=5, unplaced)         0.159     9.608    pixel_processor/output_reformatter/output_o[19]_i_3_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.139     9.747 r  pixel_processor/output_reformatter/output_o[23]_i_9/O
                         net (fo=4, unplaced)         0.198     9.945    pixel_processor/output_reformatter/output_o[23]_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.070    10.015 r  pixel_processor/output_reformatter/output_o[23]_i_2/O
                         net (fo=1, unplaced)         0.048    10.063    pixel_processor/output_reformatter/output_o0[7]
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[23]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_D)        0.025    12.000    pixel_processor/output_reformatter/output_o_reg[23]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.377ns (43.433%)  route 0.491ns (56.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, unplaced)         0.123     9.572    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.722 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, unplaced)         0.214     9.936    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[0]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_S)       -0.074    11.901    pixel_processor/output_reformatter/output_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.377ns (43.433%)  route 0.491ns (56.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, unplaced)         0.123     9.572    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.722 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, unplaced)         0.214     9.936    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[1]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_S)       -0.074    11.901    pixel_processor/output_reformatter/output_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.377ns (43.433%)  route 0.491ns (56.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, unplaced)         0.123     9.572    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.722 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, unplaced)         0.214     9.936    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[2]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_S)       -0.074    11.901    pixel_processor/output_reformatter/output_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.377ns (43.433%)  route 0.491ns (56.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, unplaced)         0.123     9.572    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.722 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, unplaced)         0.214     9.936    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[3]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_S)       -0.074    11.901    pixel_processor/output_reformatter/output_o_reg[3]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.377ns (43.433%)  route 0.491ns (56.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, unplaced)         0.123     9.572    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.722 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, unplaced)         0.214     9.936    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[4]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_S)       -0.074    11.901    pixel_processor/output_reformatter/output_o_reg[4]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.377ns (43.433%)  route 0.491ns (56.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.619ns = ( 9.986 - 3.367 ) 
    Source Clock Delay      (SCD):    9.068ns
    Clock Pessimism Removal (CPR):    2.049ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.145 r  pixel_processor/output_reformatter/pixel_reg_x_reg[4]/Q
                         net (fo=1, unplaced)         0.154     9.299    pixel_processor/output_reformatter/pixel_reg_x[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.449 r  pixel_processor/output_reformatter/output_o[7]_i_3/O
                         net (fo=5, unplaced)         0.123     9.572    pixel_processor/output_reformatter/output_o[7]_i_3_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.722 r  pixel_processor/output_reformatter/output_o[7]_i_1/O
                         net (fo=8, unplaced)         0.214     9.936    pixel_processor/output_reformatter/output_o[7]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.895 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.935    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.935 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     4.182    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     4.206 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     6.645    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630     7.275 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181     7.456    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     7.480 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506     9.986    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism              2.049    12.035    
                         clock uncertainty           -0.060    11.975    
                         FDSE (Setup_FDSE_C_S)       -0.074    11.901    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.220ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.075ns (33.186%)  route 0.151ns (66.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[75]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/pixel_reg_x_reg[75]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[75]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[15]_i_6__0/O
                         net (fo=3, unplaced)         0.068     4.849    pixel_processor/output_reformatter/output_o[15]_i_6__0_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.023     4.872 r  pixel_processor/output_reformatter/output_o[11]_i_1/O
                         net (fo=1, unplaced)         0.016     4.888    pixel_processor/output_reformatter/output_o[11]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[11]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.888    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.075ns (33.186%)  route 0.151ns (66.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/pixel_reg_x_reg[115]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[115]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[23]_i_6/O
                         net (fo=3, unplaced)         0.068     4.849    pixel_processor/output_reformatter/output_o[23]_i_6_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.023     4.872 r  pixel_processor/output_reformatter/output_o[19]_i_1/O
                         net (fo=1, unplaced)         0.016     4.888    pixel_processor/output_reformatter/output_o0[3]
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[19]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.888    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.075ns (32.751%)  route 0.154ns (67.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 f  pixel_processor/output_reformatter/pixel_reg_x_reg[43]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[43]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[11]_i_4/O
                         net (fo=4, unplaced)         0.071     4.852    pixel_processor/output_reformatter/output_o[11]_i_4_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.023     4.875 r  pixel_processor/output_reformatter/output_o[10]_i_1/O
                         net (fo=1, unplaced)         0.016     4.891    pixel_processor/output_reformatter/output_o[10]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[10]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.075ns (32.751%)  route 0.154ns (67.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 f  pixel_processor/output_reformatter/pixel_reg_x_reg[17]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[17]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[15]_i_4/O
                         net (fo=4, unplaced)         0.071     4.852    pixel_processor/output_reformatter/output_o[15]_i_4_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.023     4.875 r  pixel_processor/output_reformatter/output_o[14]_i_1/O
                         net (fo=1, unplaced)         0.016     4.891    pixel_processor/output_reformatter/output_o[14]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[14]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.075ns (32.751%)  route 0.154ns (67.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 f  pixel_processor/output_reformatter/pixel_reg_x_reg[57]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[57]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[23]_i_4/O
                         net (fo=4, unplaced)         0.071     4.852    pixel_processor/output_reformatter/output_o[23]_i_4_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.023     4.875 r  pixel_processor/output_reformatter/output_o[22]_i_1/O
                         net (fo=1, unplaced)         0.016     4.891    pixel_processor/output_reformatter/output_o0[6]
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[22]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.075ns (32.751%)  route 0.154ns (67.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/pixel_reg_x_reg[7]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[7]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[7]_i_8/O
                         net (fo=4, unplaced)         0.071     4.852    pixel_processor/output_reformatter/output_o[7]_i_8_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.023     4.875 r  pixel_processor/output_reformatter/output_o[5]_i_1/O
                         net (fo=1, unplaced)         0.016     4.891    pixel_processor/output_reformatter/output_o[5]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[5]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.075ns (32.751%)  route 0.154ns (67.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/pixel_reg_x_reg[7]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[7]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[7]_i_8/O
                         net (fo=4, unplaced)         0.071     4.852    pixel_processor/output_reformatter/output_o[7]_i_8_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.023     4.875 r  pixel_processor/output_reformatter/output_o[6]_i_1/O
                         net (fo=1, unplaced)         0.016     4.891    pixel_processor/output_reformatter/output_o[6]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[6]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.214ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.075ns (32.328%)  route 0.157ns (67.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[76]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 r  pixel_processor/output_reformatter/pixel_reg_x_reg[76]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[76]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[15]_i_5/O
                         net (fo=5, unplaced)         0.074     4.855    pixel_processor/output_reformatter/output_o[15]_i_5_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.023     4.878 r  pixel_processor/output_reformatter/output_o[12]_i_1/O
                         net (fo=1, unplaced)         0.016     4.894    pixel_processor/output_reformatter/output_o[12]_i_1_n_0
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[12]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.075ns (32.328%)  route 0.157ns (67.672%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[82]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 f  pixel_processor/output_reformatter/pixel_reg_x_reg[82]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[82]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[19]_i_3/O
                         net (fo=5, unplaced)         0.074     4.855    pixel_processor/output_reformatter/output_o[19]_i_3_n_0
                         LUT2 (Prop_LUT2_I0_O)        0.023     4.878 r  pixel_processor/output_reformatter/output_o[16]_i_1/O
                         net (fo=1, unplaced)         0.016     4.894    pixel_processor/output_reformatter/output_o0[0]
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[16]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.214ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/pixel_reg_x_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            pixel_processor/output_reformatter/output_o_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - mutli_pixel_clk_x rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.075ns (32.328%)  route 0.157ns (67.672%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -1.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     1.821 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     1.942    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.959 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     3.459    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     3.548 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114     4.662    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/pixel_reg_x_reg[82]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     4.700 f  pixel_processor/output_reformatter/pixel_reg_x_reg[82]/Q
                         net (fo=1, unplaced)         0.067     4.767    pixel_processor/output_reformatter/pixel_reg_x[82]
                         LUT6 (Prop_LUT6_I5_O)        0.014     4.781 r  pixel_processor/output_reformatter/output_o[19]_i_3/O
                         net (fo=5, unplaced)         0.074     4.855    pixel_processor/output_reformatter/output_o[19]_i_3_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.023     4.878 r  pixel_processor/output_reformatter/output_o[17]_i_1/O
                         net (fo=1, unplaced)         0.016     4.894    pixel_processor/output_reformatter/output_o0[1]
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/output_reformatter/pixel_clk_i
                         FDSE                                         r  pixel_processor/output_reformatter/output_o_reg[17]/C
                         clock pessimism              1.673     5.062    
                         FDSE (Hold_FDSE_C_D)         0.046     5.108    pixel_processor/output_reformatter/output_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.108    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                 -0.214    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  mutli_pixel_clk_x

Setup :           30  Failing Endpoints,  Worst Slack       -4.857ns,  Total Violation     -144.249ns
Hold  :           30  Failing Endpoints,  Worst Slack       -2.203ns,  Total Violation      -56.723ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    

Slack (VIOLATED) :        -4.857ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.004ns  (mutli_pixel_clk_x rise@2208.754ns - csi fall@2208.750ns)
  Data Path Delay:        9.100ns  (logic 8.147ns (89.528%)  route 0.953ns (10.472%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        4.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 2213.416 - 2208.754 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2208.750 - 2208.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)     2208.750  2208.750 f  
    AA19                                              0.000  2208.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000  2208.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113  2216.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.632  2217.495    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.034  2217.529 f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.321  2217.850    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     f  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   2208.754  2208.754 r  
    D19                                               0.000  2208.754 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  2208.754    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304  2209.058 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  2209.098    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  2209.098 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116  2209.214    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2209.231 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114  2210.345    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230  2210.575 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121  2210.696    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017  2210.713 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500  2212.213    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089  2212.302 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.114  2213.416    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000  2213.416    
                         clock uncertainty           -0.199  2213.217    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                     -0.224  2212.993    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       2212.992    
                         arrival time                       -2217.850    
  -------------------------------------------------------------------
                         slack                                 -4.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.203ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.023     7.124    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_b
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         FDRE (Hold_FDRE_C_D)         0.060     9.327    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -9.327    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.203ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 6.554ns (91.999%)  route 0.570ns (8.001%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.023     7.124    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ram_rstram_b
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/clkb
                         FDRE                                         r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         FDRE (Hold_FDRE_C_D)         0.060     9.327    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg
  -------------------------------------------------------------------
                         required time                         -9.327    
                         arrival time                           7.124    
  -------------------------------------------------------------------
                         slack                                 -2.203    

Slack (VIOLATED) :        -2.067ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 6.554ns (90.889%)  route 0.657ns (9.111%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.110     7.211    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
                         RAMB18E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB18E2 (Hold_RAMB18E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.211    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -2.067ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
                            (rising edge-triggered cell RAMB18E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 6.554ns (90.889%)  route 0.657ns (9.111%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.110     7.211    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
                         RAMB18E2                                     r  pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB18E2 (Hold_RAMB18E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/odd_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.211    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -1.853ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 6.554ns (88.270%)  route 0.871ns (11.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.324     7.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.853ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 6.554ns (88.270%)  route 0.871ns (11.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.324     7.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.853ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 6.554ns (88.270%)  route 0.871ns (11.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.324     7.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.853ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 6.554ns (88.270%)  route 0.871ns (11.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.324     7.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.853ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 6.554ns (88.270%)  route 0.871ns (11.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.324     7.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.853ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 6.554ns (88.270%)  route 0.871ns (11.730%))
  Logic Levels:           2  (DPHY_DIFFINBUF=1 LUT2=1)
  Clock Path Skew:        9.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     6.518 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.547     7.065    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rstb
                         LUT2 (Prop_LUT2_I0_O)        0.036     7.101 r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=15, unplaced)        0.324     7.425    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.484 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.584     9.068    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
                         RAMB36E2                                     r  pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     9.068    
                         clock uncertainty            0.199     9.267    
                         RAMB36E2 (Hold_RAMB36E2_CLKBWRCLK_RSTRAMB)
                                                      0.011     9.278    pixel_processor/output_reformatter/even_line/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.278    
                         arrival time                           7.425    
  -------------------------------------------------------------------
                         slack                                 -1.853    





---------------------------------------------------------------------------------------------------
From Clock:  dphy_byte_clk
  To Clock:  mutli_pixel_clk_x

Setup :           11  Failing Endpoints,  Worst Slack       -0.926ns,  Total Violation       -8.951ns
Hold  :           11  Failing Endpoints,  Worst Slack       -0.513ns,  Total Violation       -5.603ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.300ns  (logic 0.077ns (25.667%)  route 0.223ns (74.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/Q
                         net (fo=16, unplaced)        0.223  1672.547    pixel_processor/output_reformatter/line_even_nodd_clk_i
                         SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         SRL16E                                       r  pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/CLK
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         SRL16E (Setup_SRL16E_CLK_D)
                                                     -0.060  1671.622    pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4
  -------------------------------------------------------------------
                         required time                       1671.622    
                         arrival time                       -1672.547    
  -------------------------------------------------------------------
                         slack                                 -0.926    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (mutli_pixel_clk_x rise@1670.034ns - dphy_byte_clk rise@1670.000ns)
  Data Path Delay:        0.262ns  (logic 0.077ns (29.389%)  route 0.185ns (70.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.190ns = ( 1679.224 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.247ns = ( 1672.247 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -7.343ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                   1670.000  1670.000 r  
                         BUFGCE_DIV                   0.000  1670.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247  1672.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077  1672.324 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, unplaced)         0.185  1672.509    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000  1670.034    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.561 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040  1670.601    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.601 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247  1670.848    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1670.872 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439  1673.311    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.630  1673.941 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.181  1674.122    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024  1674.146 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.506  1676.653    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132  1676.785 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       2.439  1679.224    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism             -7.343  1671.881    
                         clock uncertainty           -0.199  1671.682    
                         FDRE (Setup_FDRE_C_D)        0.025  1671.707    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                       1671.707    
                         arrival time                       -1672.509    
  -------------------------------------------------------------------
                         slack                                 -0.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[10]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[1]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[2]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[3]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[4]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[5]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[6]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[7]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[8]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mutli_pixel_clk_x  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             mutli_pixel_clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mutli_pixel_clk_x rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    3.084ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264     1.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.302 r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/Q
                         net (fo=1, unplaced)         0.094     1.396    pixel_processor/output_reformatter/input_pixel_count_clk_i[9]
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mutli_pixel_clk_x rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.295     1.589 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.136     1.725    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     1.744 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.645     3.389    pixel_processor/pixel_clk_i
                         BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     3.490 r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/O
                         net (fo=194, unplaced)       1.259     4.749    pixel_processor/output_reformatter/CLK
                         FDRE                                         r  pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/C
                         clock pessimism             -3.084     1.665    
                         clock uncertainty            0.199     1.864    
                         FDRE (Hold_FDRE_C_D)         0.046     1.910    pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                 -0.513    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.336ns,  Total Violation        0.000ns
Hold  :           24  Failing Endpoints,  Worst Slack       -4.370ns,  Total Violation     -103.867ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDPE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDPE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDPE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDPE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/read_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/start_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    

Slack (MET) :             36.336ns  (required time - arrival time)
  Source:                 hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.077ns (18.780%)  route 0.333ns (81.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.547ns = ( 43.584 - 37.037 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDRE                                         r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     6.336 r  hdmi_controller/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, unplaced)        0.333     6.669    hdmi_controller/i2c_config/i2c_master_top_m0/fSDA_reg[0]
                         FDCE                                         f  hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000    37.037    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.565 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040    37.605    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.605 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247    37.852    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    37.876 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439    40.315    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630    40.945 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176    41.121    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    41.145 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.439    43.584    hdmi_controller/i2c_config/i2c_master_top_m0/clk_27m
                         FDCE                                         r  hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg/C
                         clock pessimism             -0.433    43.151    
                         clock uncertainty           -0.080    43.071    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    43.005    hdmi_controller/i2c_config/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                         43.005    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 36.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.370ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[0]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.370    

Slack (VIOLATED) :        -4.370ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/video_mux/s_vid_src_sel_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 f  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 f  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 f  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/video_mux/lopt
                         FDCE                                         f  hdmi_controller/video_mux/s_vid_src_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/video_mux/clk_27m
                         FDCE                                         r  hdmi_controller/video_mux/s_vid_src_sel_reg/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/video_mux/s_vid_src_sel_reg
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.370    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[10]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[11]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[12]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[13]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[14]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[15]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[16]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    

Slack (VIOLATED) :        -4.324ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_controller/reset_power_on_i2c/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.265ns (29.314%)  route 0.638ns (70.686%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.638     1.903    hdmi_controller/reset_power_on_i2c/lopt
                         FDCE                                         f  hdmi_controller/reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     3.647    sys_clk_gen/inst/clk_27m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.675 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=134, unplaced)       2.584     6.259    hdmi_controller/reset_power_on_i2c/clk_27m
                         FDCE                                         r  hdmi_controller/reset_power_on_i2c/cnt_reg[17]/C
                         clock pessimism              0.000     6.259    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.227    hdmi_controller/reset_power_on_i2c/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.227    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                 -4.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :           83  Failing Endpoints,  Worst Slack       -4.443ns,  Total Violation     -368.038ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_processor/BUFGCE_DIV_PIXEL_CLK/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.335ns (35.797%)  route 0.600ns (64.203%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.600     1.935    pixel_processor/lopt
                         BUFGCE_DIV                                   f  pixel_processor/BUFGCE_DIV_PIXEL_CLK/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    pixel_processor/pixel_clk_i
                         BUFGCE_DIV                                   r  pixel_processor/BUFGCE_DIV_PIXEL_CLK/I
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.046     6.719    pixel_processor/BUFGCE_DIV_PIXEL_CLK
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[10]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[10]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[11]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[11]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[11]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[12]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[12]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[12]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[13]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[13]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[13]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[14]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[14]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[14]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[15]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[15]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[15]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[1]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[1]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[2]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[2]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.335ns (38.123%)  route 0.543ns (61.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 6.826 - 3.367 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.543     1.878    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     3.367    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     3.671 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     3.711    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.711 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     3.827    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     3.844 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     4.958    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                      0.230     5.188 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.121     5.309    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.326 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       1.500     6.826    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[3]/C
                         clock pessimism              0.000     6.826    
                         clock uncertainty           -0.060     6.765    
                         FDCE (Recov_FDCE_C_CLR)     -0.044     6.721    hdmi_controller/color_bar_gen/active_x_reg[3]
  -------------------------------------------------------------------
                         required time                          6.721    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  4.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/active_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/active_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/active_x_reg[0]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/active_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_active_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_active_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_active_reg/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_active_reg
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[0]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[10]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[11]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[12]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[13]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[14]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[15]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    

Slack (VIOLATED) :        -4.443ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            hdmi_controller/color_bar_gen/h_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.265ns (30.888%)  route 0.592ns (69.112%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        6.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.592     1.857    hdmi_controller/color_bar_gen/lopt
                         FDCE                                         f  hdmi_controller/color_bar_gen/h_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    sys_clk_gen/inst/clk_in1
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT1)
                                                     -0.127     3.449 r  sys_clk_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, unplaced)         0.204     3.653    sys_clk_gen/inst/clk_297m_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     3.681 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=112, unplaced)       2.651     6.332    hdmi_controller/color_bar_gen/pixel_ref_clk
                         FDCE                                         r  hdmi_controller/color_bar_gen/h_cnt_reg[1]/C
                         clock pessimism              0.000     6.332    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     6.300    hdmi_controller/color_bar_gen/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.300    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                 -4.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (csi rise@2.500ns - csi rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.515ns (33.862%)  route 1.005ns (66.138%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.596ns = ( 3.096 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     1.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       1.005     2.520    mipi_subsystem/mipi_dphy/lopt
                         BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     2.500    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.305     2.805 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.040     2.845    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.845 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.251     3.096    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     3.096    
                         clock uncertainty           -0.035     3.061    
                         BUFGCE_DIV (Recov_BUFGCE_DIV_I_CLR)
                                                     -0.081     2.980    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                  0.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (csi rise@0.000ns - csi rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.150ns (27.317%)  route 0.398ns (72.683%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi rise edge)        0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     1.150 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.150    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.150 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.398     1.548    mipi_subsystem/mipi_dphy/lopt
                         BUFGCE_DIV                                   f  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_HSRX_O)
                                                      0.285     0.285 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/HSRX_O
                         net (fo=1, estimated)        0.050     0.335    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.151     0.486    mipi_subsystem/mipi_dphy/dphy_hs_clk_x
                         BUFGCE_DIV                                   r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/I
                         clock pessimism              0.000     0.486    
                         BUFGCE_DIV (Remov_BUFGCE_DIV_I_CLR)
                                                     -0.015     0.471    mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  1.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    

Slack (MET) :             48.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.265ns (31.398%)  route 0.579ns (68.602%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 54.471 - 50.000 ) 
    Source Clock Delay      (SCD):    9.180ns
    Clock Pessimism Removal (CPR):    4.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         2.268     6.568    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     6.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.584     9.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     9.257 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, unplaced)         0.154     9.411    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
                         LUT6 (Prop_LUT6_I0_O)        0.150     9.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.204     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, unplaced)        0.221    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
                         BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.543    52.008    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.024    52.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       2.439    54.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.564    59.035    
                         clock uncertainty           -0.035    59.000    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    58.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.934    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 48.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.110     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.230     2.904    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, unplaced)         0.110     2.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.230     2.904    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.230     2.904    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.038ns (22.892%)  route 0.128ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.134ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    4.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.163     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.114     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     2.797 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, unplaced)        0.128     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
                         BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         BSCANE2 (Prop_BSCANE2_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, unplaced)         1.556     5.856    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     5.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=478, unplaced)       1.259     7.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.230     2.904    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     2.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  csi
  To Clock:  dphy_byte_clk

Setup :           27  Failing Endpoints,  Worst Slack       -6.292ns,  Total Violation     -169.880ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/debayer_filter/frame_sync_i
                         FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/debayer_filter/byte_clk_i
                         FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg2_reg/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/debayer_filter/data_valid_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/debayer_filter/frame_sync_i
                         FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/debayer_filter/byte_clk_i
                         FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg_reg/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/debayer_filter/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/output_valid_o_reg/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/debayer_filter/frame_sync_i
                         FDCE                                         f  pixel_processor/debayer_filter/output_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/debayer_filter/byte_clk_i
                         FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/debayer_filter/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    

Slack (VIOLATED) :        -6.292ns  (required time - arrival time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            1.250ns  (dphy_byte_clk rise@10.000ns - csi fall@8.750ns)
  Data Path Delay:        8.727ns  (logic 8.113ns (92.964%)  route 0.614ns (7.036%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.750 - 8.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        8.750     8.750 f  
    AA19                                              0.000     8.750 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.750    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      8.113    16.863 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.614    17.477    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -6.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/debayer_filter/frame_sync_i
                         FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg2_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/debayer_filter/data_valid_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/data_valid_reg_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/debayer_filter/frame_sync_i
                         FDCE                                         f  pixel_processor/debayer_filter/data_valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDCE                                         r  pixel_processor/debayer_filter/data_valid_reg_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/debayer_filter/data_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/debayer_filter/output_valid_o_reg/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/debayer_filter/frame_sync_i
                         FDCE                                         f  pixel_processor/debayer_filter/output_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/debayer_filter/byte_clk_i
                         FDCE                                         r  pixel_processor/debayer_filter/output_valid_o_reg/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/debayer_filter/output_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (arrival time - required time)
  Source:                 dphy_clk_i[1]
                            (clock source 'csi'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -1.250ns  (dphy_byte_clk rise@0.000ns - csi fall@1.250ns)
  Data Path Delay:        7.047ns  (logic 6.518ns (92.493%)  route 0.529ns (7.507%))
  Logic Levels:           1  (DPHY_DIFFINBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.000     1.250    mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/I
    HPIOBDIFFINBUF_X0Y36 DPHY_DIFFINBUF (Prop_DPHY_DIFFINBUF_HPIOBDIFFINBUF_I_LPRX_O_P)
                                                      6.518     7.768 f  mipi_subsystem/mipi_dphy/IBUFDS_DPHY_inst/DIFFINBUF_INST/LPRX_O_P
                         net (fo=59, unplaced)        0.529     8.297    pixel_processor/output_reformatter/frame_sync_i
                         FDCE                                         f  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    pixel_processor/output_reformatter/byte_clk_i
                         FDCE                                         r  pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C
                         clock pessimism              0.000     2.247    
                         clock uncertainty            0.035     2.283    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.251    pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           8.297    
  -------------------------------------------------------------------
                         slack                                  6.046    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dphy_byte_clk
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.154ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.169ns,  Total Violation       -0.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.429ns (41.544%)  route 0.603ns (58.456%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.502     1.837    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
                         LUT6 (Prop_LUT6_I0_O)        0.094     1.931 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.101     2.032    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                  9.154    

Slack (MET) :             9.154ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (dphy_byte_clk rise@10.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.429ns (41.544%)  route 0.603ns (58.456%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 11.264 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.502     1.837    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
                         LUT6 (Prop_LUT6_I0_O)        0.094     1.931 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.101     2.032    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      1.264    11.264    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000    11.264    
                         clock uncertainty           -0.035    11.229    
                         FDCE (Recov_FDCE_C_CLR)     -0.044    11.185    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -2.032    
  -------------------------------------------------------------------
                         slack                                  9.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.169ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.360ns (34.358%)  route 0.687ns (65.642%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.587     1.852    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
                         LUT6 (Prop_LUT6_I0_O)        0.095     1.947 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.100     2.047    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              0.000     2.247    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.215    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.169ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - dphy_byte_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.360ns (34.358%)  route 0.687ns (65.642%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.587     1.852    mipi_subsystem/mipi_dphy/rx_clock_det_rst/lopt
                         LUT6 (Prop_LUT6_I0_O)        0.095     1.947 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.100     2.047    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              0.000     2.247    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     2.215    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                 -0.169    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  dphy_byte_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.007ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -0.263ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.202ns (41.057%)  route 0.290ns (58.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 8.576 - 5.000 ) 
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     5.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     5.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     5.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     8.576    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
                         FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.653 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/Q
                         net (fo=3, unplaced)         0.104     8.757    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]
                         LUT6 (Prop_LUT6_I1_O)        0.125     8.882 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.186     9.068    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              1.073    13.176    
                         clock uncertainty           -0.035    13.140    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    13.074    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (dphy_byte_clk rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.492ns  (logic 0.202ns (41.057%)  route 0.290ns (58.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    3.576ns = ( 8.576 - 5.000 ) 
    Clock Pessimism Removal (CPR):    1.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     5.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     5.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     5.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     8.576    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
                         FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     8.653 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]/Q
                         net (fo=3, unplaced)         0.104     8.757    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[7]
                         LUT6 (Prop_LUT6_I1_O)        0.125     8.882 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.186     9.068    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                     10.000    10.000 r  
                         BUFGCE_DIV                   0.000    10.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.102    12.102    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              1.073    13.176    
                         clock uncertainty           -0.035    13.140    
                         FDCE (Recov_FDCE_C_CLR)     -0.066    13.074    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  4.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.094ns (34.559%)  route 0.178ns (65.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -1.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     3.278    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
                         FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     3.336 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]/Q
                         net (fo=5, unplaced)         0.078     3.414    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]
                         LUT6 (Prop_LUT6_I4_O)        0.036     3.450 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.100     3.550    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]/C
                         clock pessimism              1.430     3.678    
                         clock uncertainty            0.035     3.713    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.681    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
                            (removal check against rising-edge clock dphy_byte_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_byte_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.094ns (34.559%)  route 0.178ns (65.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -1.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     0.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     0.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     3.278    mipi_subsystem/mipi_dphy/rx_clock_det_rst/sys_clk_bufg_i
                         FDRE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.058     3.336 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]/Q
                         net (fo=5, unplaced)         0.078     3.414    mipi_subsystem/mipi_dphy/rx_clock_det_rst/clk_fail_count_reg[4]
                         LUT6 (Prop_LUT6_I4_O)        0.036     3.450 f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3/O
                         net (fo=2, unplaced)         0.100     3.550    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value[1]_i_3_n_0
                         FDCE                                         f  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dphy_byte_clk rise edge)
                                                      0.000     0.000 r  
                         BUFGCE_DIV                   0.000     0.000 r  mipi_subsystem/mipi_dphy/BUFGCE_DIV_inst/O
                         net (fo=1373, unplaced)      2.247     2.247    mipi_subsystem/mipi_dphy/rx_clock_det_rst/ext_clk_lat_reg_0
                         FDCE                                         r  mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]/C
                         clock pessimism              1.430     3.678    
                         clock uncertainty            0.035     3.713    
                         FDCE (Remov_FDCE_C_CLR)     -0.032     3.681    mipi_subsystem/mipi_dphy/rx_clock_det_rst/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.681    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                 -0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.237ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.805ns,  Total Violation       -1.805ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.356ns (30.875%)  route 0.796ns (69.125%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 6.591 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.335     1.335 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.335    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.335 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.519     1.854    reset_i_IBUF
                         LUT1 (Prop_LUT1_I0_O)        0.021     1.875 f  reset_n_x_inferred_i_1/O
                         net (fo=6, unplaced)         0.277     2.152    mipi_subsystem/mipi_dphy/reset_n_i
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     5.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     5.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     6.591    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
                         clock pessimism              0.000     6.591    
                         clock uncertainty           -0.035     6.555    
                         IDELAYCTRL (Recov_IDELAYCTRL_REFCLK_RST)
                                                     -0.167     6.388    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl
  -------------------------------------------------------------------
                         required time                          6.388    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.137     3.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, unplaced)         0.192     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.077ns (18.033%)  route 0.350ns (81.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, unplaced)       0.350     4.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDPE (Recov_FDPE_C_PRE)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.077ns (18.033%)  route 0.350ns (81.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, unplaced)       0.350     4.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.077ns (18.033%)  route 0.350ns (81.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns = ( 8.278 - 5.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
                         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.653 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, unplaced)       0.350     4.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.528 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     5.568    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.568 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.247     5.815    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     5.839 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.439     8.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.153     8.431    
                         clock uncertainty           -0.035     8.395    
                         FDCE (Recov_FDCE_C_CLR)     -0.066     8.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  4.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.805ns  (arrival time - required time)
  Source:                 reset_i
                            (input port clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.288ns (24.886%)  route 0.868ns (75.114%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Input Delay:            1.000ns
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E22                                               0.000     1.000 r  reset_i (IN)
                         net (fo=0)                   0.000     1.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.265     1.265 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.265    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     1.265 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=113, unplaced)       0.610     1.875    reset_i_IBUF
                         LUT1 (Prop_LUT1_I0_O)        0.023     1.898 f  reset_n_x_inferred_i_1/O
                         net (fo=6, unplaced)         0.258     2.156    mipi_subsystem/mipi_dphy/reset_n_i
                         IDELAYCTRL                                   f  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.638 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.688    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.688 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.276     0.964    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.992 r  BUFG_inst/O
                         net (fo=603, unplaced)       2.584     3.576    mipi_subsystem/mipi_dphy/sys_clk_bufg_i
                         IDELAYCTRL                                   r  mipi_subsystem/mipi_dphy/gen_idctl.delayctrl/REFCLK
                         clock pessimism              0.000     3.576    
                         IDELAYCTRL (Remov_IDELAYCTRL_REFCLK_RST)
                                                      0.385     3.961    mipi_subsystem/mipi_dphy/gen_idctl.delayctrl
  -------------------------------------------------------------------
                         required time                         -3.961    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                 -1.805    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, unplaced)         0.110     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.148     1.736    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, unplaced)         0.110     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.148     1.736    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, unplaced)         0.110     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.148     1.736    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, unplaced)         0.110     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.148     1.736    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, unplaced)        0.126     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.148     1.736    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, unplaced)        0.126     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
                         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.148     1.736    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, unplaced)        0.126     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.148     1.736    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, unplaced)        0.126     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.148     1.736    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.038ns (23.171%)  route 0.126ns (76.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.304 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.344    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.116     0.460    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.477 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.114     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
                         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_FDPE_C_Q)         0.038     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, unplaced)        0.126     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
                         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.409 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.459    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.459 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.147     0.606    sys_clk_ibuf_x
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.625 r  BUFG_inst/O
                         net (fo=603, unplaced)       1.259     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
                         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.148     1.736    
                         FDCE (Remov_FDCE_C_CLR)     -0.020     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.039    





