\doxysubsubsubsubsection{Break}
\label{group___s_y_s_c_f_g___break}\index{Break@{Break}}
\doxysubsubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BREAK\+\_\+\+SP}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}
\item 
\#define \textbf{ SYSCFG\+\_\+\+BREAK\+\_\+\+ECC}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsubsection{Macro Definition Documentation}
\label{group___s_y_s_c_f_g___break_ga0072a6cf39044d79a06fa10de0f8ec22} 
\index{Break@{Break}!SYSCFG\_BREAK\_ECC@{SYSCFG\_BREAK\_ECC}}
\index{SYSCFG\_BREAK\_ECC@{SYSCFG\_BREAK\_ECC}!Break@{Break}}
\doxysubsubsubsubsubsubsection{SYSCFG\_BREAK\_ECC}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BREAK\+\_\+\+ECC~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}

Enables and locks the ECC of Cortex\+M0+ with Break Input of TIM1/15/16/17 \label{group___s_y_s_c_f_g___break_gafa4da24adf8bc1a333276ad5955af133} 
\index{Break@{Break}!SYSCFG\_BREAK\_LOCKUP@{SYSCFG\_BREAK\_LOCKUP}}
\index{SYSCFG\_BREAK\_LOCKUP@{SYSCFG\_BREAK\_LOCKUP}!Break@{Break}}
\doxysubsubsubsubsubsubsection{SYSCFG\_BREAK\_LOCKUP}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BREAK\+\_\+\+LOCKUP~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}

Enables and locks the LOCKUP output of Cortex\+M0+ with Break Input of TIM1/15/16/17 \label{group___s_y_s_c_f_g___break_ga0b12fed7483ef8feb8b29601d8e31ab5} 
\index{Break@{Break}!SYSCFG\_BREAK\_SP@{SYSCFG\_BREAK\_SP}}
\index{SYSCFG\_BREAK\_SP@{SYSCFG\_BREAK\_SP}!Break@{Break}}
\doxysubsubsubsubsubsubsection{SYSCFG\_BREAK\_SP}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+BREAK\+\_\+\+SP~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}

Enables and locks the SRAM Parity error signal with Break Input of TIM1/15/16/17 