vlib work
vlib activehdl

vlib activehdl/xilinx_vip
vlib activehdl/xpm
vlib activehdl/xlconcat_v2_1_4
vlib activehdl/xil_defaultlib
vlib activehdl/axis_infrastructure_v1_1_0
vlib activehdl/axis_register_slice_v1_1_26
vlib activehdl/axis_subset_converter_v1_1_26
vlib activehdl/xbip_utils_v3_0_10
vlib activehdl/axi_utils_v2_0_6
vlib activehdl/xbip_pipe_v3_0_6
vlib activehdl/xbip_dsp48_wrapper_v3_0_4
vlib activehdl/xbip_dsp48_addsub_v3_0_6
vlib activehdl/xbip_bram18k_v3_0_6
vlib activehdl/mult_gen_v12_0_18
vlib activehdl/floating_point_v7_0_20
vlib activehdl/xbip_dsp48_mult_v3_0_6
vlib activehdl/xbip_dsp48_multadd_v3_0_6
vlib activehdl/div_gen_v5_1_19
vlib activehdl/v_frmbuf_wr_v2_4_0
vlib activehdl/v_frmbuf_rd_v2_4_0
vlib activehdl/axi_lite_ipif_v3_0_4
vlib activehdl/axi_intc_v4_1_17
vlib activehdl/generic_baseblocks_v2_1_0
vlib activehdl/axi_infrastructure_v1_1_0
vlib activehdl/axi_register_slice_v2_1_26
vlib activehdl/fifo_generator_v13_2_7
vlib activehdl/axi_data_fifo_v2_1_25
vlib activehdl/axi_crossbar_v2_1_27
vlib activehdl/lib_pkg_v1_0_2
vlib activehdl/lib_cdc_v1_0_2
vlib activehdl/interrupt_control_v3_1_4
vlib activehdl/axi_iic_v2_1_2
vlib activehdl/xlconstant_v1_1_7
vlib activehdl/proc_sys_reset_v5_0_13
vlib activehdl/smartconnect_v1_0
vlib activehdl/axi_vip_v1_1_12
vlib activehdl/zynq_ultra_ps_e_vip_v1_0_12
vlib activehdl/axi_gpio_v2_0_28
vlib activehdl/xlslice_v1_0_2
vlib activehdl/axi_protocol_converter_v2_1_26
vlib activehdl/axi_clock_converter_v2_1_25
vlib activehdl/blk_mem_gen_v8_4_5
vlib activehdl/axi_dwidth_converter_v2_1_26

vmap xilinx_vip activehdl/xilinx_vip
vmap xpm activehdl/xpm
vmap xlconcat_v2_1_4 activehdl/xlconcat_v2_1_4
vmap xil_defaultlib activehdl/xil_defaultlib
vmap axis_infrastructure_v1_1_0 activehdl/axis_infrastructure_v1_1_0
vmap axis_register_slice_v1_1_26 activehdl/axis_register_slice_v1_1_26
vmap axis_subset_converter_v1_1_26 activehdl/axis_subset_converter_v1_1_26
vmap xbip_utils_v3_0_10 activehdl/xbip_utils_v3_0_10
vmap axi_utils_v2_0_6 activehdl/axi_utils_v2_0_6
vmap xbip_pipe_v3_0_6 activehdl/xbip_pipe_v3_0_6
vmap xbip_dsp48_wrapper_v3_0_4 activehdl/xbip_dsp48_wrapper_v3_0_4
vmap xbip_dsp48_addsub_v3_0_6 activehdl/xbip_dsp48_addsub_v3_0_6
vmap xbip_bram18k_v3_0_6 activehdl/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_18 activehdl/mult_gen_v12_0_18
vmap floating_point_v7_0_20 activehdl/floating_point_v7_0_20
vmap xbip_dsp48_mult_v3_0_6 activehdl/xbip_dsp48_mult_v3_0_6
vmap xbip_dsp48_multadd_v3_0_6 activehdl/xbip_dsp48_multadd_v3_0_6
vmap div_gen_v5_1_19 activehdl/div_gen_v5_1_19
vmap v_frmbuf_wr_v2_4_0 activehdl/v_frmbuf_wr_v2_4_0
vmap v_frmbuf_rd_v2_4_0 activehdl/v_frmbuf_rd_v2_4_0
vmap axi_lite_ipif_v3_0_4 activehdl/axi_lite_ipif_v3_0_4
vmap axi_intc_v4_1_17 activehdl/axi_intc_v4_1_17
vmap generic_baseblocks_v2_1_0 activehdl/generic_baseblocks_v2_1_0
vmap axi_infrastructure_v1_1_0 activehdl/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_26 activehdl/axi_register_slice_v2_1_26
vmap fifo_generator_v13_2_7 activehdl/fifo_generator_v13_2_7
vmap axi_data_fifo_v2_1_25 activehdl/axi_data_fifo_v2_1_25
vmap axi_crossbar_v2_1_27 activehdl/axi_crossbar_v2_1_27
vmap lib_pkg_v1_0_2 activehdl/lib_pkg_v1_0_2
vmap lib_cdc_v1_0_2 activehdl/lib_cdc_v1_0_2
vmap interrupt_control_v3_1_4 activehdl/interrupt_control_v3_1_4
vmap axi_iic_v2_1_2 activehdl/axi_iic_v2_1_2
vmap xlconstant_v1_1_7 activehdl/xlconstant_v1_1_7
vmap proc_sys_reset_v5_0_13 activehdl/proc_sys_reset_v5_0_13
vmap smartconnect_v1_0 activehdl/smartconnect_v1_0
vmap axi_vip_v1_1_12 activehdl/axi_vip_v1_1_12
vmap zynq_ultra_ps_e_vip_v1_0_12 activehdl/zynq_ultra_ps_e_vip_v1_0_12
vmap axi_gpio_v2_0_28 activehdl/axi_gpio_v2_0_28
vmap xlslice_v1_0_2 activehdl/xlslice_v1_0_2
vmap axi_protocol_converter_v2_1_26 activehdl/axi_protocol_converter_v2_1_26
vmap axi_clock_converter_v2_1_25 activehdl/axi_clock_converter_v2_1_25
vmap blk_mem_gen_v8_4_5 activehdl/blk_mem_gen_v8_4_5
vmap axi_dwidth_converter_v2_1_26 activehdl/axi_dwidth_converter_v2_1_26

vlog -work xilinx_vip  -sv2k12 "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93 \
"D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xlconcat_v2_1_4  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \

vlog -work axis_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_register_slice_v1_1_26  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/aca3/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v" \

vlog -work axis_subset_converter_v1_1_26  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/1676/hdl/axis_subset_converter_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_0/sim/design_1_axis_subset_converter_0_0.v" \

vcom -work xbip_utils_v3_0_10 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_6 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_18 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work floating_point_v7_0_20 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/1b8e/hdl/floating_point_v7_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_mult_v3_0_6 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/490d/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_6 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work div_gen_v5_1_19 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/163a/hdl/div_gen_v5_1_vh_rfs.vhd" \

vlog -work v_frmbuf_wr_v2_4_0  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/3984/hdl/v_frmbuf_wr_v2_4_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_0/sim/design_1_v_frmbuf_wr_0_0.v" \
"../../../bd/design_1/ipshared/6a38/hdl/csi2_rx_to_pixel.v" \
"../../../bd/design_1/ipshared/6a38/hdl/dphy_rx_to_byte.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/6a38/hdl/mipi_rx_to_video_v1_0.v" \
"../../../bd/design_1/ip/design_1_mipi_rx_to_video_0_0/sim/design_1_mipi_rx_to_video_0_0.v" \
"../../../bd/design_1/ipshared/xil_isp_lite_1.0/hdl/isp_lite/isp_utils.v" \
"../../../bd/design_1/ipshared/8829/hdl/video_to_axis.v" \
"../../../bd/design_1/ipshared/8829/hdl/video_to_axis_v1_0.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_0/sim/design_1_video_to_axis_0_0.v" \
"../../../bd/design_1/ipshared/2133/hdl/axis_to_video.v" \
"../../../bd/design_1/ipshared/2133/hdl/video_timing_gen.v" \
"../../../bd/design_1/ipshared/2133/hdl/axis_to_video_v1_0.v" \
"../../../bd/design_1/ip/design_1_axis_to_video_0_0/sim/design_1_axis_to_video_0_0.v" \

vlog -work v_frmbuf_rd_v2_4_0  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frmbuf_rd_0_0/hdl/v_frmbuf_rd_v2_4_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_v_frmbuf_rd_0_0/sim/design_1_v_frmbuf_rd_0_0.v" \
"../../../bd/design_1/ip/design_1_v_frmbuf_wr_0_1/sim/design_1_v_frmbuf_wr_0_1.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_1_0/sim/design_1_video_to_axis_1_0.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_crop.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_dscale.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_hist_equ.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_osd.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_sobel.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_top.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_yuv2rgb.v" \
"../../../bd/design_1/ipshared/3450/hdl/vip/vip_yuv444to422.v" \
"../../../bd/design_1/ipshared/3450/hdl/xil_vip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3450/hdl/xil_vip_v1_0.v" \
"../../../bd/design_1/ip/design_1_xil_vip_0_0/sim/design_1_xil_vip_0_0.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_2dnr.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_blc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_bnr.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_ccm.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_csc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_demosaic.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_dgain.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_dpc.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_ee.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_gamma.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_stat_ae.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_stat_awb.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_top.v" \
"../../../bd/design_1/ipshared/f095/hdl/isp_lite/isp_wb.v" \
"../../../bd/design_1/ipshared/f095/hdl/xil_isp_lite_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/f095/hdl/xil_isp_lite_v1_0.v" \
"../../../bd/design_1/ip/design_1_xil_isp_lite_0_0/sim/design_1_xil_isp_lite_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tdata_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tuser_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tstrb_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tkeep_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tid_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tdest_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/tlast_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/hdl/top_design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_axis_subset_converter_0_2/sim/design_1_axis_subset_converter_0_2.v" \
"../../../bd/design_1/ip/design_1_v_frm_wr_0_0/sim/design_1_v_frm_wr_0_0.v" \
"../../../bd/design_1/ip/design_1_mipi_rx_to_video_ias1_0/sim/design_1_mipi_rx_to_video_ias1_0.v" \
"../../../bd/design_1/ip/design_1_video_to_axis_0_1/sim/design_1_video_to_axis_0_1.v" \

vcom -work axi_lite_ipif_v3_0_4 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_intc_v4_1_17 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_26  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/0a3f/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_7  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_7 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_7  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_25  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/5390/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_27  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/3fa0/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

vcom -work lib_pkg_v1_0_2 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_4 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_iic_v2_1_2 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/eddf/hdl/axi_iic_v2_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \

vlog -work xlconstant_v1_1_7  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

vcom -work proc_sys_reset_v5_0_13 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_bsw_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ea34/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8047/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_sarn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_srn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sawn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_swn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sbn_1.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_s02mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_s02tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_s02sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_s02a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_sarn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_srn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_sawn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_swn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_sbn_2.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/sim/bd_afc3_s03mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/sim/bd_afc3_s03tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/sim/bd_afc3_s03sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/sim/bd_afc3_s03a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/sim/bd_afc3_sarn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_39/sim/bd_afc3_srn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_40/sim/bd_afc3_sawn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_41/sim/bd_afc3_swn_3.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_42/sim/bd_afc3_sbn_3.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_43/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_44/sim/bd_afc3_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_45/sim/bd_afc3_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_46/sim/bd_afc3_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_47/sim/bd_afc3_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_48/sim/bd_afc3_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_49/sim/bd_afc3_m00e_0.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \

vlog -work axi_vip_v1_1_12  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/1033/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \

vlog -work zynq_ultra_ps_e_vip_v1_0_12  -sv2k12 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

vcom -work axi_gpio_v2_0_28 -93 \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/3ed9/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93 \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \

vlog -work xlslice_v1_0_2  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_2_0/sim/design_1_xlslice_2_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_3_0/sim/design_1_xlslice_3_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_150M_0/sim/design_1_rst_clk_wiz_150M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_sys_0/sim/design_1_rst_clk_sys_0.vhd" \

vlog -work axi_protocol_converter_v2_1_26  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/90c8/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work axi_clock_converter_v2_1_25  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/e893/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work blk_mem_gen_v8_4_5  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

vlog -work axi_dwidth_converter_v2_1_26  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/b3c7/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8713/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/8cdf/hdl" "+incdir+../../../../zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ipshared/4e49" "+incdir+D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

