// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "03/22/2018 23:27:40"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache_example (
	data,
	addr,
	wr,
	clk,
	q);
input 	[31:0] data;
input 	[4:0] addr;
input 	wr;
input 	clk;
output 	[31:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \q[8]~output_o ;
wire \q[9]~output_o ;
wire \q[10]~output_o ;
wire \q[11]~output_o ;
wire \q[12]~output_o ;
wire \q[13]~output_o ;
wire \q[14]~output_o ;
wire \q[15]~output_o ;
wire \q[16]~output_o ;
wire \q[17]~output_o ;
wire \q[18]~output_o ;
wire \q[19]~output_o ;
wire \q[20]~output_o ;
wire \q[21]~output_o ;
wire \q[22]~output_o ;
wire \q[23]~output_o ;
wire \q[24]~output_o ;
wire \q[25]~output_o ;
wire \q[26]~output_o ;
wire \q[27]~output_o ;
wire \q[28]~output_o ;
wire \q[29]~output_o ;
wire \q[30]~output_o ;
wire \q[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \addr[4]~input_o ;
wire \addr[1]~input_o ;
wire \addr[2]~input_o ;
wire \data[0]~input_o ;
wire \wr~input_o ;
wire \addr[0]~input_o ;
wire \valid_array[1]~0_combout ;
wire \valid_array[1]~1_combout ;
wire \valid_array[3]~6_combout ;
wire \valid_array[3]~7_combout ;
wire \valid_array[0]~4_combout ;
wire \valid_array[0]~5_combout ;
wire \valid_array[2]~2_combout ;
wire \valid_array[2]~3_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \addr[3]~input_o ;
wire \tag_array~10feeder_combout ;
wire \data_array~196_combout ;
wire \tag_array~10_q ;
wire \data_array~194_combout ;
wire \tag_array~4_q ;
wire \data_array~195_combout ;
wire \tag_array~1_q ;
wire \tag_array~7feeder_combout ;
wire \tag_array~7_q ;
wire \tag_array~12_combout ;
wire \tag_array~13_combout ;
wire \tag_array~6_q ;
wire \tag_array~9_q ;
wire \tag_array~0_q ;
wire \tag_array~3_q ;
wire \tag_array~14_combout ;
wire \tag_array~15_combout ;
wire \always0~0_combout ;
wire \data_array~192_combout ;
wire \data_array~193_combout ;
wire \tag_array~8_q ;
wire \tag_array~11_q ;
wire \tag_array~2_q ;
wire \tag_array~5feeder_combout ;
wire \tag_array~5_q ;
wire \tag_array~16_combout ;
wire \tag_array~17_combout ;
wire \always0~1_combout ;
wire \valid_array~8_combout ;
wire \enable_reg~q ;
wire \simple_ram|ram~1688_combout ;
wire \simple_ram|ram~1689_combout ;
wire \simple_ram|ram~224_q ;
wire \simple_ram|ram~1694_combout ;
wire \simple_ram|ram~1695_combout ;
wire \simple_ram|ram~480_q ;
wire \simple_ram|ram~1692_combout ;
wire \simple_ram|ram~1693_combout ;
wire \simple_ram|ram~96_q ;
wire \simple_ram|ram~352feeder_combout ;
wire \simple_ram|ram~1690_combout ;
wire \simple_ram|ram~1691_combout ;
wire \simple_ram|ram~352_q ;
wire \simple_ram|ram~1031_combout ;
wire \simple_ram|ram~1032_combout ;
wire \simple_ram|ram~1670_combout ;
wire \simple_ram|ram~1671_combout ;
wire \simple_ram|ram~448_q ;
wire \simple_ram|ram~1664_combout ;
wire \simple_ram|ram~1665_combout ;
wire \simple_ram|ram~320_q ;
wire \simple_ram|ram~1668_combout ;
wire \simple_ram|ram~1669_combout ;
wire \simple_ram|ram~64_q ;
wire \simple_ram|ram~192feeder_combout ;
wire \simple_ram|ram~1666_combout ;
wire \simple_ram|ram~1667_combout ;
wire \simple_ram|ram~192_q ;
wire \simple_ram|ram~1024_combout ;
wire \simple_ram|ram~1025_combout ;
wire \simple_ram|ram~256feeder_combout ;
wire \simple_ram|ram~1680_combout ;
wire \simple_ram|ram~1681_combout ;
wire \simple_ram|ram~256_q ;
wire \simple_ram|ram~1686_combout ;
wire \simple_ram|ram~1687_combout ;
wire \simple_ram|ram~384_q ;
wire \simple_ram|ram~1684_combout ;
wire \simple_ram|ram~1685_combout ;
wire \simple_ram|ram~0_q ;
wire \simple_ram|ram~128feeder_combout ;
wire \simple_ram|ram~1682_combout ;
wire \simple_ram|ram~1683_combout ;
wire \simple_ram|ram~128_q ;
wire \simple_ram|ram~1028_combout ;
wire \simple_ram|ram~1029_combout ;
wire \simple_ram|ram~1672_combout ;
wire \simple_ram|ram~1673_combout ;
wire \simple_ram|ram~160_q ;
wire \simple_ram|ram~1678_combout ;
wire \simple_ram|ram~1679_combout ;
wire \simple_ram|ram~416_q ;
wire \simple_ram|ram~1676_combout ;
wire \simple_ram|ram~1677_combout ;
wire \simple_ram|ram~32_q ;
wire \simple_ram|ram~1674_combout ;
wire \simple_ram|ram~1675_combout ;
wire \simple_ram|ram~288_q ;
wire \simple_ram|ram~1026_combout ;
wire \simple_ram|ram~1027_combout ;
wire \simple_ram|ram~1030_combout ;
wire \simple_ram|ram~1033_combout ;
wire \simple_ram|ram~736feeder_combout ;
wire \simple_ram|ram~1708_combout ;
wire \simple_ram|ram~736_q ;
wire \simple_ram|ram~1711_combout ;
wire \simple_ram|ram~992_q ;
wire \simple_ram|ram~1710_combout ;
wire \simple_ram|ram~608_q ;
wire \simple_ram|ram~864feeder_combout ;
wire \simple_ram|ram~1709_combout ;
wire \simple_ram|ram~864_q ;
wire \simple_ram|ram~1041_combout ;
wire \simple_ram|ram~1042_combout ;
wire \simple_ram|ram~832feeder_combout ;
wire \simple_ram|ram~1700_combout ;
wire \simple_ram|ram~832_q ;
wire \simple_ram|ram~1703_combout ;
wire \simple_ram|ram~960_q ;
wire \simple_ram|ram~1702_combout ;
wire \simple_ram|ram~576_q ;
wire \simple_ram|ram~1701_combout ;
wire \simple_ram|ram~704_q ;
wire \simple_ram|ram~1036_combout ;
wire \simple_ram|ram~1037_combout ;
wire \simple_ram|ram~768feeder_combout ;
wire \simple_ram|ram~1704_combout ;
wire \simple_ram|ram~768_q ;
wire \simple_ram|ram~1707_combout ;
wire \simple_ram|ram~896_q ;
wire \simple_ram|ram~1706_combout ;
wire \simple_ram|ram~512_q ;
wire \simple_ram|ram~640feeder_combout ;
wire \simple_ram|ram~1705_combout ;
wire \simple_ram|ram~640_q ;
wire \simple_ram|ram~1038_combout ;
wire \simple_ram|ram~1039_combout ;
wire \simple_ram|ram~1040_combout ;
wire \simple_ram|ram~928feeder_combout ;
wire \simple_ram|ram~1699_combout ;
wire \simple_ram|ram~928_q ;
wire \simple_ram|ram~1696_combout ;
wire \simple_ram|ram~672_q ;
wire \simple_ram|ram~1698_combout ;
wire \simple_ram|ram~544_q ;
wire \simple_ram|ram~1697_combout ;
wire \simple_ram|ram~800_q ;
wire \simple_ram|ram~1034_combout ;
wire \simple_ram|ram~1035_combout ;
wire \simple_ram|ram~1043_combout ;
wire \out_data[0]~0_combout ;
wire \data_array~64feeder_combout ;
wire \data_array~64_q ;
wire \data_array~96_q ;
wire \data_array~0_q ;
wire \data_array~32feeder_combout ;
wire \data_array~32_q ;
wire \data_array~128_combout ;
wire \data_array~129_combout ;
wire \data[1]~input_o ;
wire \simple_ram|ram~449_q ;
wire \simple_ram|ram~321_q ;
wire \simple_ram|ram~65_q ;
wire \simple_ram|ram~193_q ;
wire \simple_ram|ram~1044_combout ;
wire \simple_ram|ram~1045_combout ;
wire \simple_ram|ram~97_q ;
wire \simple_ram|ram~353_q ;
wire \simple_ram|ram~1051_combout ;
wire \simple_ram|ram~481_q ;
wire \simple_ram|ram~225_q ;
wire \simple_ram|ram~1052_combout ;
wire \simple_ram|ram~161_q ;
wire \simple_ram|ram~417_q ;
wire \simple_ram|ram~33_q ;
wire \simple_ram|ram~289feeder_combout ;
wire \simple_ram|ram~289_q ;
wire \simple_ram|ram~1046_combout ;
wire \simple_ram|ram~1047_combout ;
wire \simple_ram|ram~257_q ;
wire \simple_ram|ram~385_q ;
wire \simple_ram|ram~1_q ;
wire \simple_ram|ram~129feeder_combout ;
wire \simple_ram|ram~129_q ;
wire \simple_ram|ram~1048_combout ;
wire \simple_ram|ram~1049_combout ;
wire \simple_ram|ram~1050_combout ;
wire \simple_ram|ram~1053_combout ;
wire \simple_ram|ram~737feeder_combout ;
wire \simple_ram|ram~737_q ;
wire \simple_ram|ram~993_q ;
wire \simple_ram|ram~609_q ;
wire \simple_ram|ram~865feeder_combout ;
wire \simple_ram|ram~865_q ;
wire \simple_ram|ram~1061_combout ;
wire \simple_ram|ram~1062_combout ;
wire \simple_ram|ram~929_q ;
wire \simple_ram|ram~673_q ;
wire \simple_ram|ram~545_q ;
wire \simple_ram|ram~801_q ;
wire \simple_ram|ram~1054_combout ;
wire \simple_ram|ram~1055_combout ;
wire \simple_ram|ram~833feeder_combout ;
wire \simple_ram|ram~833_q ;
wire \simple_ram|ram~961_q ;
wire \simple_ram|ram~577_q ;
wire \simple_ram|ram~705feeder_combout ;
wire \simple_ram|ram~705_q ;
wire \simple_ram|ram~1056_combout ;
wire \simple_ram|ram~1057_combout ;
wire \simple_ram|ram~769feeder_combout ;
wire \simple_ram|ram~769_q ;
wire \simple_ram|ram~897_q ;
wire \simple_ram|ram~513_q ;
wire \simple_ram|ram~641_q ;
wire \simple_ram|ram~1058_combout ;
wire \simple_ram|ram~1059_combout ;
wire \simple_ram|ram~1060_combout ;
wire \simple_ram|ram~1063_combout ;
wire \out_data[1]~1_combout ;
wire \data_array~33feeder_combout ;
wire \data_array~33_q ;
wire \data_array~97_q ;
wire \data_array~1_q ;
wire \data_array~65feeder_combout ;
wire \data_array~65_q ;
wire \data_array~130_combout ;
wire \data_array~131_combout ;
wire \data[2]~input_o ;
wire \simple_ram|ram~226_q ;
wire \simple_ram|ram~482_q ;
wire \simple_ram|ram~98_q ;
wire \simple_ram|ram~354_q ;
wire \simple_ram|ram~1071_combout ;
wire \simple_ram|ram~1072_combout ;
wire \simple_ram|ram~450feeder_combout ;
wire \simple_ram|ram~450_q ;
wire \simple_ram|ram~322_q ;
wire \simple_ram|ram~66_q ;
wire \simple_ram|ram~194_q ;
wire \simple_ram|ram~1064_combout ;
wire \simple_ram|ram~1065_combout ;
wire \simple_ram|ram~162_q ;
wire \simple_ram|ram~418_q ;
wire \simple_ram|ram~34_q ;
wire \simple_ram|ram~290feeder_combout ;
wire \simple_ram|ram~290_q ;
wire \simple_ram|ram~1066_combout ;
wire \simple_ram|ram~1067_combout ;
wire \simple_ram|ram~2_q ;
wire \simple_ram|ram~130_q ;
wire \simple_ram|ram~1068_combout ;
wire \simple_ram|ram~386_q ;
wire \simple_ram|ram~258feeder_combout ;
wire \simple_ram|ram~258_q ;
wire \simple_ram|ram~1069_combout ;
wire \simple_ram|ram~1070_combout ;
wire \simple_ram|ram~1073_combout ;
wire \simple_ram|ram~930_q ;
wire \simple_ram|ram~674_q ;
wire \simple_ram|ram~546_q ;
wire \simple_ram|ram~802feeder_combout ;
wire \simple_ram|ram~802_q ;
wire \simple_ram|ram~1074_combout ;
wire \simple_ram|ram~1075_combout ;
wire \simple_ram|ram~834feeder_combout ;
wire \simple_ram|ram~834_q ;
wire \simple_ram|ram~962_q ;
wire \simple_ram|ram~578_q ;
wire \simple_ram|ram~706feeder_combout ;
wire \simple_ram|ram~706_q ;
wire \simple_ram|ram~1076_combout ;
wire \simple_ram|ram~1077_combout ;
wire \simple_ram|ram~770_q ;
wire \simple_ram|ram~898_q ;
wire \simple_ram|ram~514_q ;
wire \simple_ram|ram~642feeder_combout ;
wire \simple_ram|ram~642_q ;
wire \simple_ram|ram~1078_combout ;
wire \simple_ram|ram~1079_combout ;
wire \simple_ram|ram~1080_combout ;
wire \simple_ram|ram~738_q ;
wire \simple_ram|ram~994_q ;
wire \simple_ram|ram~610_q ;
wire \simple_ram|ram~866feeder_combout ;
wire \simple_ram|ram~866_q ;
wire \simple_ram|ram~1081_combout ;
wire \simple_ram|ram~1082_combout ;
wire \simple_ram|ram~1083_combout ;
wire \out_data[2]~2_combout ;
wire \data_array~66feeder_combout ;
wire \data_array~66_q ;
wire \data_array~98_q ;
wire \data_array~2_q ;
wire \data_array~34feeder_combout ;
wire \data_array~34_q ;
wire \data_array~132_combout ;
wire \data_array~133_combout ;
wire \data[3]~input_o ;
wire \simple_ram|ram~931_q ;
wire \simple_ram|ram~675_q ;
wire \simple_ram|ram~547_q ;
wire \simple_ram|ram~803_q ;
wire \simple_ram|ram~1094_combout ;
wire \simple_ram|ram~1095_combout ;
wire \simple_ram|ram~739_q ;
wire \simple_ram|ram~995_q ;
wire \simple_ram|ram~611_q ;
wire \simple_ram|ram~867_q ;
wire \simple_ram|ram~1101_combout ;
wire \simple_ram|ram~1102_combout ;
wire \simple_ram|ram~835_q ;
wire \simple_ram|ram~963_q ;
wire \simple_ram|ram~579_q ;
wire \simple_ram|ram~707_q ;
wire \simple_ram|ram~1096_combout ;
wire \simple_ram|ram~1097_combout ;
wire \simple_ram|ram~771feeder_combout ;
wire \simple_ram|ram~771_q ;
wire \simple_ram|ram~899_q ;
wire \simple_ram|ram~515_q ;
wire \simple_ram|ram~643feeder_combout ;
wire \simple_ram|ram~643_q ;
wire \simple_ram|ram~1098_combout ;
wire \simple_ram|ram~1099_combout ;
wire \simple_ram|ram~1100_combout ;
wire \simple_ram|ram~1103_combout ;
wire \simple_ram|ram~99_q ;
wire \simple_ram|ram~355_q ;
wire \simple_ram|ram~1091_combout ;
wire \simple_ram|ram~483_q ;
wire \simple_ram|ram~227_q ;
wire \simple_ram|ram~1092_combout ;
wire \simple_ram|ram~451_q ;
wire \simple_ram|ram~323_q ;
wire \simple_ram|ram~67_q ;
wire \simple_ram|ram~195_q ;
wire \simple_ram|ram~1084_combout ;
wire \simple_ram|ram~1085_combout ;
wire \simple_ram|ram~259feeder_combout ;
wire \simple_ram|ram~259_q ;
wire \simple_ram|ram~387_q ;
wire \simple_ram|ram~3_q ;
wire \simple_ram|ram~131feeder_combout ;
wire \simple_ram|ram~131_q ;
wire \simple_ram|ram~1088_combout ;
wire \simple_ram|ram~1089_combout ;
wire \simple_ram|ram~291feeder_combout ;
wire \simple_ram|ram~291_q ;
wire \simple_ram|ram~35_q ;
wire \simple_ram|ram~1086_combout ;
wire \simple_ram|ram~419_q ;
wire \simple_ram|ram~163_q ;
wire \simple_ram|ram~1087_combout ;
wire \simple_ram|ram~1090_combout ;
wire \simple_ram|ram~1093_combout ;
wire \out_data[3]~3_combout ;
wire \data_array~35feeder_combout ;
wire \data_array~35_q ;
wire \data_array~99_q ;
wire \data_array~3_q ;
wire \data_array~67feeder_combout ;
wire \data_array~67_q ;
wire \data_array~134_combout ;
wire \data_array~135_combout ;
wire \data[4]~input_o ;
wire \simple_ram|ram~452_q ;
wire \simple_ram|ram~68_q ;
wire \simple_ram|ram~196_q ;
wire \simple_ram|ram~1104_combout ;
wire \simple_ram|ram~324_q ;
wire \simple_ram|ram~1105_combout ;
wire \simple_ram|ram~260feeder_combout ;
wire \simple_ram|ram~260_q ;
wire \simple_ram|ram~388_q ;
wire \simple_ram|ram~4_q ;
wire \simple_ram|ram~132feeder_combout ;
wire \simple_ram|ram~132_q ;
wire \simple_ram|ram~1108_combout ;
wire \simple_ram|ram~1109_combout ;
wire \simple_ram|ram~164feeder_combout ;
wire \simple_ram|ram~164_q ;
wire \simple_ram|ram~420_q ;
wire \simple_ram|ram~36_q ;
wire \simple_ram|ram~292_q ;
wire \simple_ram|ram~1106_combout ;
wire \simple_ram|ram~1107_combout ;
wire \simple_ram|ram~1110_combout ;
wire \simple_ram|ram~228_q ;
wire \simple_ram|ram~484_q ;
wire \simple_ram|ram~100_q ;
wire \simple_ram|ram~356_q ;
wire \simple_ram|ram~1111_combout ;
wire \simple_ram|ram~1112_combout ;
wire \simple_ram|ram~1113_combout ;
wire \simple_ram|ram~548_q ;
wire \simple_ram|ram~804_q ;
wire \simple_ram|ram~1114_combout ;
wire \simple_ram|ram~676_q ;
wire \simple_ram|ram~932feeder_combout ;
wire \simple_ram|ram~932_q ;
wire \simple_ram|ram~1115_combout ;
wire \simple_ram|ram~740feeder_combout ;
wire \simple_ram|ram~740_q ;
wire \simple_ram|ram~996_q ;
wire \simple_ram|ram~612_q ;
wire \simple_ram|ram~868feeder_combout ;
wire \simple_ram|ram~868_q ;
wire \simple_ram|ram~1121_combout ;
wire \simple_ram|ram~1122_combout ;
wire \simple_ram|ram~836feeder_combout ;
wire \simple_ram|ram~836_q ;
wire \simple_ram|ram~964_q ;
wire \simple_ram|ram~580_q ;
wire \simple_ram|ram~708_q ;
wire \simple_ram|ram~1116_combout ;
wire \simple_ram|ram~1117_combout ;
wire \simple_ram|ram~772feeder_combout ;
wire \simple_ram|ram~772_q ;
wire \simple_ram|ram~900_q ;
wire \simple_ram|ram~516_q ;
wire \simple_ram|ram~644_q ;
wire \simple_ram|ram~1118_combout ;
wire \simple_ram|ram~1119_combout ;
wire \simple_ram|ram~1120_combout ;
wire \simple_ram|ram~1123_combout ;
wire \out_data[4]~4_combout ;
wire \data_array~4_q ;
wire \data_array~36feeder_combout ;
wire \data_array~36_q ;
wire \data_array~136_combout ;
wire \data_array~100_q ;
wire \data_array~68feeder_combout ;
wire \data_array~68_q ;
wire \data_array~137_combout ;
wire \data[5]~input_o ;
wire \simple_ram|ram~453_q ;
wire \simple_ram|ram~325_q ;
wire \simple_ram|ram~69_q ;
wire \simple_ram|ram~197_q ;
wire \simple_ram|ram~1124_combout ;
wire \simple_ram|ram~1125_combout ;
wire \simple_ram|ram~101feeder_combout ;
wire \simple_ram|ram~101_q ;
wire \simple_ram|ram~357_q ;
wire \simple_ram|ram~1131_combout ;
wire \simple_ram|ram~485_q ;
wire \simple_ram|ram~229feeder_combout ;
wire \simple_ram|ram~229_q ;
wire \simple_ram|ram~1132_combout ;
wire \simple_ram|ram~37_q ;
wire \simple_ram|ram~293feeder_combout ;
wire \simple_ram|ram~293_q ;
wire \simple_ram|ram~1126_combout ;
wire \simple_ram|ram~421_q ;
wire \simple_ram|ram~165feeder_combout ;
wire \simple_ram|ram~165_q ;
wire \simple_ram|ram~1127_combout ;
wire \simple_ram|ram~261feeder_combout ;
wire \simple_ram|ram~261_q ;
wire \simple_ram|ram~389_q ;
wire \simple_ram|ram~5_q ;
wire \simple_ram|ram~133feeder_combout ;
wire \simple_ram|ram~133_q ;
wire \simple_ram|ram~1128_combout ;
wire \simple_ram|ram~1129_combout ;
wire \simple_ram|ram~1130_combout ;
wire \simple_ram|ram~1133_combout ;
wire \simple_ram|ram~933_q ;
wire \simple_ram|ram~677_q ;
wire \simple_ram|ram~549_q ;
wire \simple_ram|ram~805_q ;
wire \simple_ram|ram~1134_combout ;
wire \simple_ram|ram~1135_combout ;
wire \simple_ram|ram~741_q ;
wire \simple_ram|ram~997_q ;
wire \simple_ram|ram~613_q ;
wire \simple_ram|ram~869_q ;
wire \simple_ram|ram~1141_combout ;
wire \simple_ram|ram~1142_combout ;
wire \simple_ram|ram~837_q ;
wire \simple_ram|ram~965_q ;
wire \simple_ram|ram~581_q ;
wire \simple_ram|ram~709feeder_combout ;
wire \simple_ram|ram~709_q ;
wire \simple_ram|ram~1136_combout ;
wire \simple_ram|ram~1137_combout ;
wire \simple_ram|ram~773_q ;
wire \simple_ram|ram~901_q ;
wire \simple_ram|ram~517_q ;
wire \simple_ram|ram~645_q ;
wire \simple_ram|ram~1138_combout ;
wire \simple_ram|ram~1139_combout ;
wire \simple_ram|ram~1140_combout ;
wire \simple_ram|ram~1143_combout ;
wire \out_data[5]~5_combout ;
wire \data_array~37feeder_combout ;
wire \data_array~37_q ;
wire \data_array~101_q ;
wire \data_array~5_q ;
wire \data_array~69feeder_combout ;
wire \data_array~69_q ;
wire \data_array~138_combout ;
wire \data_array~139_combout ;
wire \data[6]~input_o ;
wire \simple_ram|ram~262_q ;
wire \simple_ram|ram~390_q ;
wire \simple_ram|ram~6_q ;
wire \simple_ram|ram~134feeder_combout ;
wire \simple_ram|ram~134_q ;
wire \simple_ram|ram~1148_combout ;
wire \simple_ram|ram~1149_combout ;
wire \simple_ram|ram~38_q ;
wire \simple_ram|ram~294feeder_combout ;
wire \simple_ram|ram~294_q ;
wire \simple_ram|ram~1146_combout ;
wire \simple_ram|ram~422_q ;
wire \simple_ram|ram~166feeder_combout ;
wire \simple_ram|ram~166_q ;
wire \simple_ram|ram~1147_combout ;
wire \simple_ram|ram~1150_combout ;
wire \simple_ram|ram~454_q ;
wire \simple_ram|ram~326_q ;
wire \simple_ram|ram~70_q ;
wire \simple_ram|ram~198feeder_combout ;
wire \simple_ram|ram~198_q ;
wire \simple_ram|ram~1144_combout ;
wire \simple_ram|ram~1145_combout ;
wire \simple_ram|ram~230_q ;
wire \simple_ram|ram~486_q ;
wire \simple_ram|ram~102_q ;
wire \simple_ram|ram~358_q ;
wire \simple_ram|ram~1151_combout ;
wire \simple_ram|ram~1152_combout ;
wire \simple_ram|ram~1153_combout ;
wire \simple_ram|ram~774_q ;
wire \simple_ram|ram~838_q ;
wire \simple_ram|ram~1154_combout ;
wire \simple_ram|ram~806_q ;
wire \simple_ram|ram~870_q ;
wire \simple_ram|ram~1155_combout ;
wire \simple_ram|ram~966feeder_combout ;
wire \simple_ram|ram~966_q ;
wire \simple_ram|ram~998_q ;
wire \simple_ram|ram~902_q ;
wire \simple_ram|ram~934feeder_combout ;
wire \simple_ram|ram~934_q ;
wire \simple_ram|ram~1161_combout ;
wire \simple_ram|ram~1162_combout ;
wire \simple_ram|ram~518_q ;
wire \simple_ram|ram~582feeder_combout ;
wire \simple_ram|ram~582_q ;
wire \simple_ram|ram~1158_combout ;
wire \simple_ram|ram~614_q ;
wire \simple_ram|ram~550feeder_combout ;
wire \simple_ram|ram~550_q ;
wire \simple_ram|ram~1159_combout ;
wire \simple_ram|ram~710feeder_combout ;
wire \simple_ram|ram~710_q ;
wire \simple_ram|ram~742_q ;
wire \simple_ram|ram~646_q ;
wire \simple_ram|ram~678_q ;
wire \simple_ram|ram~1156_combout ;
wire \simple_ram|ram~1157_combout ;
wire \simple_ram|ram~1160_combout ;
wire \simple_ram|ram~1163_combout ;
wire \out_data[6]~6_combout ;
wire \data_array~6_q ;
wire \data_array~38feeder_combout ;
wire \data_array~38_q ;
wire \data_array~140_combout ;
wire \data_array~102_q ;
wire \data_array~70feeder_combout ;
wire \data_array~70_q ;
wire \data_array~141_combout ;
wire \data[7]~input_o ;
wire \simple_ram|ram~935feeder_combout ;
wire \simple_ram|ram~935_q ;
wire \simple_ram|ram~999_q ;
wire \simple_ram|ram~903_q ;
wire \simple_ram|ram~967_q ;
wire \simple_ram|ram~1181_combout ;
wire \simple_ram|ram~1182_combout ;
wire \simple_ram|ram~743feeder_combout ;
wire \simple_ram|ram~743_q ;
wire \simple_ram|ram~679_q ;
wire \simple_ram|ram~647_q ;
wire \simple_ram|ram~711_q ;
wire \simple_ram|ram~1174_combout ;
wire \simple_ram|ram~1175_combout ;
wire \simple_ram|ram~583feeder_combout ;
wire \simple_ram|ram~583_q ;
wire \simple_ram|ram~615_q ;
wire \simple_ram|ram~519_q ;
wire \simple_ram|ram~551feeder_combout ;
wire \simple_ram|ram~551_q ;
wire \simple_ram|ram~1178_combout ;
wire \simple_ram|ram~1179_combout ;
wire \simple_ram|ram~839_q ;
wire \simple_ram|ram~871_q ;
wire \simple_ram|ram~775_q ;
wire \simple_ram|ram~807_q ;
wire \simple_ram|ram~1176_combout ;
wire \simple_ram|ram~1177_combout ;
wire \simple_ram|ram~1180_combout ;
wire \simple_ram|ram~1183_combout ;
wire \simple_ram|ram~135_q ;
wire \simple_ram|ram~391_q ;
wire \simple_ram|ram~7_q ;
wire \simple_ram|ram~263_q ;
wire \simple_ram|ram~1168_combout ;
wire \simple_ram|ram~1169_combout ;
wire \simple_ram|ram~199_q ;
wire \simple_ram|ram~455_q ;
wire \simple_ram|ram~71_q ;
wire \simple_ram|ram~327_q ;
wire \simple_ram|ram~1166_combout ;
wire \simple_ram|ram~1167_combout ;
wire \simple_ram|ram~1170_combout ;
wire \simple_ram|ram~359_q ;
wire \simple_ram|ram~487_q ;
wire \simple_ram|ram~103_q ;
wire \simple_ram|ram~231_q ;
wire \simple_ram|ram~1171_combout ;
wire \simple_ram|ram~1172_combout ;
wire \simple_ram|ram~423_q ;
wire \simple_ram|ram~295_q ;
wire \simple_ram|ram~39_q ;
wire \simple_ram|ram~167feeder_combout ;
wire \simple_ram|ram~167_q ;
wire \simple_ram|ram~1164_combout ;
wire \simple_ram|ram~1165_combout ;
wire \simple_ram|ram~1173_combout ;
wire \out_data[7]~7_combout ;
wire \data_array~39feeder_combout ;
wire \data_array~39_q ;
wire \data_array~103_q ;
wire \data_array~7_q ;
wire \data_array~71feeder_combout ;
wire \data_array~71_q ;
wire \data_array~142_combout ;
wire \data_array~143_combout ;
wire \data[8]~input_o ;
wire \simple_ram|ram~904_q ;
wire \simple_ram|ram~936_q ;
wire \simple_ram|ram~1201_combout ;
wire \simple_ram|ram~1000_q ;
wire \simple_ram|ram~968_q ;
wire \simple_ram|ram~1202_combout ;
wire \simple_ram|ram~872_q ;
wire \simple_ram|ram~808_q ;
wire \simple_ram|ram~776_q ;
wire \simple_ram|ram~840_q ;
wire \simple_ram|ram~1194_combout ;
wire \simple_ram|ram~1195_combout ;
wire \simple_ram|ram~712feeder_combout ;
wire \simple_ram|ram~712_q ;
wire \simple_ram|ram~744_q ;
wire \simple_ram|ram~680feeder_combout ;
wire \simple_ram|ram~680_q ;
wire \simple_ram|ram~648_q ;
wire \simple_ram|ram~1196_combout ;
wire \simple_ram|ram~1197_combout ;
wire \simple_ram|ram~552_q ;
wire \simple_ram|ram~616_q ;
wire \simple_ram|ram~520_q ;
wire \simple_ram|ram~584feeder_combout ;
wire \simple_ram|ram~584_q ;
wire \simple_ram|ram~1198_combout ;
wire \simple_ram|ram~1199_combout ;
wire \simple_ram|ram~1200_combout ;
wire \simple_ram|ram~1203_combout ;
wire \simple_ram|ram~456_q ;
wire \simple_ram|ram~328_q ;
wire \simple_ram|ram~72_q ;
wire \simple_ram|ram~200_q ;
wire \simple_ram|ram~1184_combout ;
wire \simple_ram|ram~1185_combout ;
wire \simple_ram|ram~264_q ;
wire \simple_ram|ram~392_q ;
wire \simple_ram|ram~8_q ;
wire \simple_ram|ram~136feeder_combout ;
wire \simple_ram|ram~136_q ;
wire \simple_ram|ram~1188_combout ;
wire \simple_ram|ram~1189_combout ;
wire \simple_ram|ram~168feeder_combout ;
wire \simple_ram|ram~168_q ;
wire \simple_ram|ram~424_q ;
wire \simple_ram|ram~40_q ;
wire \simple_ram|ram~296_q ;
wire \simple_ram|ram~1186_combout ;
wire \simple_ram|ram~1187_combout ;
wire \simple_ram|ram~1190_combout ;
wire \simple_ram|ram~104_q ;
wire \simple_ram|ram~360_q ;
wire \simple_ram|ram~1191_combout ;
wire \simple_ram|ram~488_q ;
wire \simple_ram|ram~232_q ;
wire \simple_ram|ram~1192_combout ;
wire \simple_ram|ram~1193_combout ;
wire \out_data[8]~8_combout ;
wire \data_array~8_q ;
wire \data_array~40feeder_combout ;
wire \data_array~40_q ;
wire \data_array~144_combout ;
wire \data_array~104_q ;
wire \data_array~72feeder_combout ;
wire \data_array~72_q ;
wire \data_array~145_combout ;
wire \data[9]~input_o ;
wire \simple_ram|ram~905_q ;
wire \simple_ram|ram~969feeder_combout ;
wire \simple_ram|ram~969_q ;
wire \simple_ram|ram~1221_combout ;
wire \simple_ram|ram~1001_q ;
wire \simple_ram|ram~937feeder_combout ;
wire \simple_ram|ram~937_q ;
wire \simple_ram|ram~1222_combout ;
wire \simple_ram|ram~745_q ;
wire \simple_ram|ram~681_q ;
wire \simple_ram|ram~649_q ;
wire \simple_ram|ram~713feeder_combout ;
wire \simple_ram|ram~713_q ;
wire \simple_ram|ram~1214_combout ;
wire \simple_ram|ram~1215_combout ;
wire \simple_ram|ram~585feeder_combout ;
wire \simple_ram|ram~585_q ;
wire \simple_ram|ram~617_q ;
wire \simple_ram|ram~521_q ;
wire \simple_ram|ram~553feeder_combout ;
wire \simple_ram|ram~553_q ;
wire \simple_ram|ram~1218_combout ;
wire \simple_ram|ram~1219_combout ;
wire \simple_ram|ram~777_q ;
wire \simple_ram|ram~809_q ;
wire \simple_ram|ram~1216_combout ;
wire \simple_ram|ram~873_q ;
wire \simple_ram|ram~841_q ;
wire \simple_ram|ram~1217_combout ;
wire \simple_ram|ram~1220_combout ;
wire \simple_ram|ram~1223_combout ;
wire \simple_ram|ram~41_q ;
wire \simple_ram|ram~169_q ;
wire \simple_ram|ram~1204_combout ;
wire \simple_ram|ram~425_q ;
wire \simple_ram|ram~297feeder_combout ;
wire \simple_ram|ram~297_q ;
wire \simple_ram|ram~1205_combout ;
wire \simple_ram|ram~361_q ;
wire \simple_ram|ram~489_q ;
wire \simple_ram|ram~105_q ;
wire \simple_ram|ram~233_q ;
wire \simple_ram|ram~1211_combout ;
wire \simple_ram|ram~1212_combout ;
wire \simple_ram|ram~201_q ;
wire \simple_ram|ram~457_q ;
wire \simple_ram|ram~73_q ;
wire \simple_ram|ram~329_q ;
wire \simple_ram|ram~1206_combout ;
wire \simple_ram|ram~1207_combout ;
wire \simple_ram|ram~9_q ;
wire \simple_ram|ram~265feeder_combout ;
wire \simple_ram|ram~265_q ;
wire \simple_ram|ram~1208_combout ;
wire \simple_ram|ram~393_q ;
wire \simple_ram|ram~137feeder_combout ;
wire \simple_ram|ram~137_q ;
wire \simple_ram|ram~1209_combout ;
wire \simple_ram|ram~1210_combout ;
wire \simple_ram|ram~1213_combout ;
wire \out_data[9]~9_combout ;
wire \data_array~41feeder_combout ;
wire \data_array~41_q ;
wire \data_array~105_q ;
wire \data_array~9_q ;
wire \data_array~73feeder_combout ;
wire \data_array~73_q ;
wire \data_array~146_combout ;
wire \data_array~147_combout ;
wire \data[10]~input_o ;
wire \simple_ram|ram~906_q ;
wire \simple_ram|ram~938_q ;
wire \simple_ram|ram~1241_combout ;
wire \simple_ram|ram~1002_q ;
wire \simple_ram|ram~970_q ;
wire \simple_ram|ram~1242_combout ;
wire \simple_ram|ram~874_q ;
wire \simple_ram|ram~810_q ;
wire \simple_ram|ram~842_q ;
wire \simple_ram|ram~778_q ;
wire \simple_ram|ram~1234_combout ;
wire \simple_ram|ram~1235_combout ;
wire \simple_ram|ram~554_q ;
wire \simple_ram|ram~618_q ;
wire \simple_ram|ram~522_q ;
wire \simple_ram|ram~586feeder_combout ;
wire \simple_ram|ram~586_q ;
wire \simple_ram|ram~1238_combout ;
wire \simple_ram|ram~1239_combout ;
wire \simple_ram|ram~714_q ;
wire \simple_ram|ram~746_q ;
wire \simple_ram|ram~650_q ;
wire \simple_ram|ram~682feeder_combout ;
wire \simple_ram|ram~682_q ;
wire \simple_ram|ram~1236_combout ;
wire \simple_ram|ram~1237_combout ;
wire \simple_ram|ram~1240_combout ;
wire \simple_ram|ram~1243_combout ;
wire \simple_ram|ram~234_q ;
wire \simple_ram|ram~490_q ;
wire \simple_ram|ram~106_q ;
wire \simple_ram|ram~362_q ;
wire \simple_ram|ram~1231_combout ;
wire \simple_ram|ram~1232_combout ;
wire \simple_ram|ram~458feeder_combout ;
wire \simple_ram|ram~458_q ;
wire \simple_ram|ram~330_q ;
wire \simple_ram|ram~74_q ;
wire \simple_ram|ram~202_q ;
wire \simple_ram|ram~1224_combout ;
wire \simple_ram|ram~1225_combout ;
wire \simple_ram|ram~170feeder_combout ;
wire \simple_ram|ram~170_q ;
wire \simple_ram|ram~426_q ;
wire \simple_ram|ram~42_q ;
wire \simple_ram|ram~298feeder_combout ;
wire \simple_ram|ram~298_q ;
wire \simple_ram|ram~1226_combout ;
wire \simple_ram|ram~1227_combout ;
wire \simple_ram|ram~266feeder_combout ;
wire \simple_ram|ram~266_q ;
wire \simple_ram|ram~394_q ;
wire \simple_ram|ram~10_q ;
wire \simple_ram|ram~138_q ;
wire \simple_ram|ram~1228_combout ;
wire \simple_ram|ram~1229_combout ;
wire \simple_ram|ram~1230_combout ;
wire \simple_ram|ram~1233_combout ;
wire \out_data[10]~10_combout ;
wire \data_array~74feeder_combout ;
wire \data_array~74_q ;
wire \data_array~106_q ;
wire \data_array~10_q ;
wire \data_array~42feeder_combout ;
wire \data_array~42_q ;
wire \data_array~148_combout ;
wire \data_array~149_combout ;
wire \data[11]~input_o ;
wire \simple_ram|ram~939_q ;
wire \simple_ram|ram~1003_q ;
wire \simple_ram|ram~907_q ;
wire \simple_ram|ram~971_q ;
wire \simple_ram|ram~1261_combout ;
wire \simple_ram|ram~1262_combout ;
wire \simple_ram|ram~843feeder_combout ;
wire \simple_ram|ram~843_q ;
wire \simple_ram|ram~875_q ;
wire \simple_ram|ram~779_q ;
wire \simple_ram|ram~811_q ;
wire \simple_ram|ram~1256_combout ;
wire \simple_ram|ram~1257_combout ;
wire \simple_ram|ram~587feeder_combout ;
wire \simple_ram|ram~587_q ;
wire \simple_ram|ram~619_q ;
wire \simple_ram|ram~523_q ;
wire \simple_ram|ram~555feeder_combout ;
wire \simple_ram|ram~555_q ;
wire \simple_ram|ram~1258_combout ;
wire \simple_ram|ram~1259_combout ;
wire \simple_ram|ram~1260_combout ;
wire \simple_ram|ram~747_q ;
wire \simple_ram|ram~683_q ;
wire \simple_ram|ram~651_q ;
wire \simple_ram|ram~715feeder_combout ;
wire \simple_ram|ram~715_q ;
wire \simple_ram|ram~1254_combout ;
wire \simple_ram|ram~1255_combout ;
wire \simple_ram|ram~1263_combout ;
wire \simple_ram|ram~427_q ;
wire \simple_ram|ram~299_q ;
wire \simple_ram|ram~43_q ;
wire \simple_ram|ram~171_q ;
wire \simple_ram|ram~1244_combout ;
wire \simple_ram|ram~1245_combout ;
wire \simple_ram|ram~363_q ;
wire \simple_ram|ram~491_q ;
wire \simple_ram|ram~107_q ;
wire \simple_ram|ram~235_q ;
wire \simple_ram|ram~1251_combout ;
wire \simple_ram|ram~1252_combout ;
wire \simple_ram|ram~203feeder_combout ;
wire \simple_ram|ram~203_q ;
wire \simple_ram|ram~459_q ;
wire \simple_ram|ram~75_q ;
wire \simple_ram|ram~331feeder_combout ;
wire \simple_ram|ram~331_q ;
wire \simple_ram|ram~1246_combout ;
wire \simple_ram|ram~1247_combout ;
wire \simple_ram|ram~11_q ;
wire \simple_ram|ram~267_q ;
wire \simple_ram|ram~1248_combout ;
wire \simple_ram|ram~395_q ;
wire \simple_ram|ram~139feeder_combout ;
wire \simple_ram|ram~139_q ;
wire \simple_ram|ram~1249_combout ;
wire \simple_ram|ram~1250_combout ;
wire \simple_ram|ram~1253_combout ;
wire \out_data[11]~11_combout ;
wire \data_array~11_q ;
wire \data_array~75feeder_combout ;
wire \data_array~75_q ;
wire \data_array~150_combout ;
wire \data_array~107_q ;
wire \data_array~43feeder_combout ;
wire \data_array~43_q ;
wire \data_array~151_combout ;
wire \data[12]~input_o ;
wire \simple_ram|ram~972_q ;
wire \simple_ram|ram~1004_q ;
wire \simple_ram|ram~908_q ;
wire \simple_ram|ram~940_q ;
wire \simple_ram|ram~1281_combout ;
wire \simple_ram|ram~1282_combout ;
wire \simple_ram|ram~876_q ;
wire \simple_ram|ram~812_q ;
wire \simple_ram|ram~780_q ;
wire \simple_ram|ram~844_q ;
wire \simple_ram|ram~1274_combout ;
wire \simple_ram|ram~1275_combout ;
wire \simple_ram|ram~524_q ;
wire \simple_ram|ram~588_q ;
wire \simple_ram|ram~1278_combout ;
wire \simple_ram|ram~620_q ;
wire \simple_ram|ram~556_q ;
wire \simple_ram|ram~1279_combout ;
wire \simple_ram|ram~716feeder_combout ;
wire \simple_ram|ram~716_q ;
wire \simple_ram|ram~748_q ;
wire \simple_ram|ram~652_q ;
wire \simple_ram|ram~684feeder_combout ;
wire \simple_ram|ram~684_q ;
wire \simple_ram|ram~1276_combout ;
wire \simple_ram|ram~1277_combout ;
wire \simple_ram|ram~1280_combout ;
wire \simple_ram|ram~1283_combout ;
wire \simple_ram|ram~460_q ;
wire \simple_ram|ram~332_q ;
wire \simple_ram|ram~76_q ;
wire \simple_ram|ram~204_q ;
wire \simple_ram|ram~1264_combout ;
wire \simple_ram|ram~1265_combout ;
wire \simple_ram|ram~236_q ;
wire \simple_ram|ram~492_q ;
wire \simple_ram|ram~108_q ;
wire \simple_ram|ram~364_q ;
wire \simple_ram|ram~1271_combout ;
wire \simple_ram|ram~1272_combout ;
wire \simple_ram|ram~172feeder_combout ;
wire \simple_ram|ram~172_q ;
wire \simple_ram|ram~428_q ;
wire \simple_ram|ram~44_q ;
wire \simple_ram|ram~300feeder_combout ;
wire \simple_ram|ram~300_q ;
wire \simple_ram|ram~1266_combout ;
wire \simple_ram|ram~1267_combout ;
wire \simple_ram|ram~268feeder_combout ;
wire \simple_ram|ram~268_q ;
wire \simple_ram|ram~396_q ;
wire \simple_ram|ram~12_q ;
wire \simple_ram|ram~140feeder_combout ;
wire \simple_ram|ram~140_q ;
wire \simple_ram|ram~1268_combout ;
wire \simple_ram|ram~1269_combout ;
wire \simple_ram|ram~1270_combout ;
wire \simple_ram|ram~1273_combout ;
wire \out_data[12]~12_combout ;
wire \data_array~76feeder_combout ;
wire \data_array~76_q ;
wire \data_array~108_q ;
wire \data_array~12_q ;
wire \data_array~44feeder_combout ;
wire \data_array~44_q ;
wire \data_array~152_combout ;
wire \data_array~153_combout ;
wire \data[13]~input_o ;
wire \simple_ram|ram~941feeder_combout ;
wire \simple_ram|ram~941_q ;
wire \simple_ram|ram~1005_q ;
wire \simple_ram|ram~909_q ;
wire \simple_ram|ram~973_q ;
wire \simple_ram|ram~1301_combout ;
wire \simple_ram|ram~1302_combout ;
wire \simple_ram|ram~813_q ;
wire \simple_ram|ram~781_q ;
wire \simple_ram|ram~1296_combout ;
wire \simple_ram|ram~877_q ;
wire \simple_ram|ram~845feeder_combout ;
wire \simple_ram|ram~845_q ;
wire \simple_ram|ram~1297_combout ;
wire \simple_ram|ram~589feeder_combout ;
wire \simple_ram|ram~589_q ;
wire \simple_ram|ram~621_q ;
wire \simple_ram|ram~525_q ;
wire \simple_ram|ram~557feeder_combout ;
wire \simple_ram|ram~557_q ;
wire \simple_ram|ram~1298_combout ;
wire \simple_ram|ram~1299_combout ;
wire \simple_ram|ram~1300_combout ;
wire \simple_ram|ram~749_q ;
wire \simple_ram|ram~685_q ;
wire \simple_ram|ram~653_q ;
wire \simple_ram|ram~717feeder_combout ;
wire \simple_ram|ram~717_q ;
wire \simple_ram|ram~1294_combout ;
wire \simple_ram|ram~1295_combout ;
wire \simple_ram|ram~1303_combout ;
wire \simple_ram|ram~365_q ;
wire \simple_ram|ram~493_q ;
wire \simple_ram|ram~109_q ;
wire \simple_ram|ram~237_q ;
wire \simple_ram|ram~1291_combout ;
wire \simple_ram|ram~1292_combout ;
wire \simple_ram|ram~45_q ;
wire \simple_ram|ram~173_q ;
wire \simple_ram|ram~1284_combout ;
wire \simple_ram|ram~301_q ;
wire \simple_ram|ram~429feeder_combout ;
wire \simple_ram|ram~429_q ;
wire \simple_ram|ram~1285_combout ;
wire \simple_ram|ram~141feeder_combout ;
wire \simple_ram|ram~141_q ;
wire \simple_ram|ram~397_q ;
wire \simple_ram|ram~13_q ;
wire \simple_ram|ram~269_q ;
wire \simple_ram|ram~1288_combout ;
wire \simple_ram|ram~1289_combout ;
wire \simple_ram|ram~205_q ;
wire \simple_ram|ram~461_q ;
wire \simple_ram|ram~77_q ;
wire \simple_ram|ram~333_q ;
wire \simple_ram|ram~1286_combout ;
wire \simple_ram|ram~1287_combout ;
wire \simple_ram|ram~1290_combout ;
wire \simple_ram|ram~1293_combout ;
wire \out_data[13]~13_combout ;
wire \data_array~45feeder_combout ;
wire \data_array~45_q ;
wire \data_array~109_q ;
wire \data_array~13_q ;
wire \data_array~77feeder_combout ;
wire \data_array~77_q ;
wire \data_array~154_combout ;
wire \data_array~155_combout ;
wire \data[14]~input_o ;
wire \simple_ram|ram~46_q ;
wire \simple_ram|ram~302_q ;
wire \simple_ram|ram~1306_combout ;
wire \simple_ram|ram~430_q ;
wire \simple_ram|ram~174_q ;
wire \simple_ram|ram~1307_combout ;
wire \simple_ram|ram~270_q ;
wire \simple_ram|ram~398_q ;
wire \simple_ram|ram~14_q ;
wire \simple_ram|ram~142feeder_combout ;
wire \simple_ram|ram~142_q ;
wire \simple_ram|ram~1308_combout ;
wire \simple_ram|ram~1309_combout ;
wire \simple_ram|ram~1310_combout ;
wire \simple_ram|ram~238_q ;
wire \simple_ram|ram~494_q ;
wire \simple_ram|ram~110_q ;
wire \simple_ram|ram~366_q ;
wire \simple_ram|ram~1311_combout ;
wire \simple_ram|ram~1312_combout ;
wire \simple_ram|ram~462_q ;
wire \simple_ram|ram~334_q ;
wire \simple_ram|ram~78_q ;
wire \simple_ram|ram~206feeder_combout ;
wire \simple_ram|ram~206_q ;
wire \simple_ram|ram~1304_combout ;
wire \simple_ram|ram~1305_combout ;
wire \simple_ram|ram~1313_combout ;
wire \simple_ram|ram~846_q ;
wire \simple_ram|ram~782_q ;
wire \simple_ram|ram~1314_combout ;
wire \simple_ram|ram~814_q ;
wire \simple_ram|ram~878_q ;
wire \simple_ram|ram~1315_combout ;
wire \simple_ram|ram~718_q ;
wire \simple_ram|ram~750_q ;
wire \simple_ram|ram~654_q ;
wire \simple_ram|ram~686feeder_combout ;
wire \simple_ram|ram~686_q ;
wire \simple_ram|ram~1316_combout ;
wire \simple_ram|ram~1317_combout ;
wire \simple_ram|ram~558feeder_combout ;
wire \simple_ram|ram~558_q ;
wire \simple_ram|ram~622_q ;
wire \simple_ram|ram~526_q ;
wire \simple_ram|ram~590feeder_combout ;
wire \simple_ram|ram~590_q ;
wire \simple_ram|ram~1318_combout ;
wire \simple_ram|ram~1319_combout ;
wire \simple_ram|ram~1320_combout ;
wire \simple_ram|ram~974_q ;
wire \simple_ram|ram~1006_q ;
wire \simple_ram|ram~910_q ;
wire \simple_ram|ram~942_q ;
wire \simple_ram|ram~1321_combout ;
wire \simple_ram|ram~1322_combout ;
wire \simple_ram|ram~1323_combout ;
wire \out_data[14]~14_combout ;
wire \data_array~14_q ;
wire \data_array~46feeder_combout ;
wire \data_array~46_q ;
wire \data_array~156_combout ;
wire \data_array~110_q ;
wire \data_array~78feeder_combout ;
wire \data_array~78_q ;
wire \data_array~157_combout ;
wire \data[15]~input_o ;
wire \simple_ram|ram~655_q ;
wire \simple_ram|ram~719_q ;
wire \simple_ram|ram~1334_combout ;
wire \simple_ram|ram~687_q ;
wire \simple_ram|ram~751_q ;
wire \simple_ram|ram~1335_combout ;
wire \simple_ram|ram~943_q ;
wire \simple_ram|ram~1007_q ;
wire \simple_ram|ram~911_q ;
wire \simple_ram|ram~975feeder_combout ;
wire \simple_ram|ram~975_q ;
wire \simple_ram|ram~1341_combout ;
wire \simple_ram|ram~1342_combout ;
wire \simple_ram|ram~591_q ;
wire \simple_ram|ram~623_q ;
wire \simple_ram|ram~527_q ;
wire \simple_ram|ram~559_q ;
wire \simple_ram|ram~1338_combout ;
wire \simple_ram|ram~1339_combout ;
wire \simple_ram|ram~847feeder_combout ;
wire \simple_ram|ram~847_q ;
wire \simple_ram|ram~879_q ;
wire \simple_ram|ram~783_q ;
wire \simple_ram|ram~815feeder_combout ;
wire \simple_ram|ram~815_q ;
wire \simple_ram|ram~1336_combout ;
wire \simple_ram|ram~1337_combout ;
wire \simple_ram|ram~1340_combout ;
wire \simple_ram|ram~1343_combout ;
wire \simple_ram|ram~367_q ;
wire \simple_ram|ram~495_q ;
wire \simple_ram|ram~111_q ;
wire \simple_ram|ram~239_q ;
wire \simple_ram|ram~1331_combout ;
wire \simple_ram|ram~1332_combout ;
wire \simple_ram|ram~431_q ;
wire \simple_ram|ram~303_q ;
wire \simple_ram|ram~47_q ;
wire \simple_ram|ram~175_q ;
wire \simple_ram|ram~1324_combout ;
wire \simple_ram|ram~1325_combout ;
wire \simple_ram|ram~207feeder_combout ;
wire \simple_ram|ram~207_q ;
wire \simple_ram|ram~463_q ;
wire \simple_ram|ram~79_q ;
wire \simple_ram|ram~335feeder_combout ;
wire \simple_ram|ram~335_q ;
wire \simple_ram|ram~1326_combout ;
wire \simple_ram|ram~1327_combout ;
wire \simple_ram|ram~143_q ;
wire \simple_ram|ram~399_q ;
wire \simple_ram|ram~15_q ;
wire \simple_ram|ram~271feeder_combout ;
wire \simple_ram|ram~271_q ;
wire \simple_ram|ram~1328_combout ;
wire \simple_ram|ram~1329_combout ;
wire \simple_ram|ram~1330_combout ;
wire \simple_ram|ram~1333_combout ;
wire \out_data[15]~15_combout ;
wire \data_array~47feeder_combout ;
wire \data_array~47_q ;
wire \data_array~111_q ;
wire \data_array~15_q ;
wire \data_array~79feeder_combout ;
wire \data_array~79_q ;
wire \data_array~158_combout ;
wire \data_array~159_combout ;
wire \data[16]~input_o ;
wire \simple_ram|ram~880_q ;
wire \simple_ram|ram~816_q ;
wire \simple_ram|ram~784_q ;
wire \simple_ram|ram~848feeder_combout ;
wire \simple_ram|ram~848_q ;
wire \simple_ram|ram~1354_combout ;
wire \simple_ram|ram~1355_combout ;
wire \simple_ram|ram~976_q ;
wire \simple_ram|ram~1008_q ;
wire \simple_ram|ram~912_q ;
wire \simple_ram|ram~944feeder_combout ;
wire \simple_ram|ram~944_q ;
wire \simple_ram|ram~1361_combout ;
wire \simple_ram|ram~1362_combout ;
wire \simple_ram|ram~560_q ;
wire \simple_ram|ram~624_q ;
wire \simple_ram|ram~528_q ;
wire \simple_ram|ram~592_q ;
wire \simple_ram|ram~1358_combout ;
wire \simple_ram|ram~1359_combout ;
wire \simple_ram|ram~720feeder_combout ;
wire \simple_ram|ram~720_q ;
wire \simple_ram|ram~752_q ;
wire \simple_ram|ram~656_q ;
wire \simple_ram|ram~688feeder_combout ;
wire \simple_ram|ram~688_q ;
wire \simple_ram|ram~1356_combout ;
wire \simple_ram|ram~1357_combout ;
wire \simple_ram|ram~1360_combout ;
wire \simple_ram|ram~1363_combout ;
wire \simple_ram|ram~112_q ;
wire \simple_ram|ram~368_q ;
wire \simple_ram|ram~1351_combout ;
wire \simple_ram|ram~496_q ;
wire \simple_ram|ram~240_q ;
wire \simple_ram|ram~1352_combout ;
wire \simple_ram|ram~464_q ;
wire \simple_ram|ram~336_q ;
wire \simple_ram|ram~80_q ;
wire \simple_ram|ram~208feeder_combout ;
wire \simple_ram|ram~208_q ;
wire \simple_ram|ram~1344_combout ;
wire \simple_ram|ram~1345_combout ;
wire \simple_ram|ram~272_q ;
wire \simple_ram|ram~400_q ;
wire \simple_ram|ram~16_q ;
wire \simple_ram|ram~144_q ;
wire \simple_ram|ram~1348_combout ;
wire \simple_ram|ram~1349_combout ;
wire \simple_ram|ram~176feeder_combout ;
wire \simple_ram|ram~176_q ;
wire \simple_ram|ram~432_q ;
wire \simple_ram|ram~48_q ;
wire \simple_ram|ram~304feeder_combout ;
wire \simple_ram|ram~304_q ;
wire \simple_ram|ram~1346_combout ;
wire \simple_ram|ram~1347_combout ;
wire \simple_ram|ram~1350_combout ;
wire \simple_ram|ram~1353_combout ;
wire \out_data[16]~16_combout ;
wire \data_array~16_q ;
wire \data_array~48feeder_combout ;
wire \data_array~48_q ;
wire \data_array~160_combout ;
wire \data_array~112_q ;
wire \data_array~80feeder_combout ;
wire \data_array~80_q ;
wire \data_array~161_combout ;
wire \data[17]~input_o ;
wire \simple_ram|ram~945_q ;
wire \simple_ram|ram~1009_q ;
wire \simple_ram|ram~913_q ;
wire \simple_ram|ram~977_q ;
wire \simple_ram|ram~1381_combout ;
wire \simple_ram|ram~1382_combout ;
wire \simple_ram|ram~753_q ;
wire \simple_ram|ram~689_q ;
wire \simple_ram|ram~657_q ;
wire \simple_ram|ram~721feeder_combout ;
wire \simple_ram|ram~721_q ;
wire \simple_ram|ram~1374_combout ;
wire \simple_ram|ram~1375_combout ;
wire \simple_ram|ram~529_q ;
wire \simple_ram|ram~561_q ;
wire \simple_ram|ram~1378_combout ;
wire \simple_ram|ram~625_q ;
wire \simple_ram|ram~593_q ;
wire \simple_ram|ram~1379_combout ;
wire \simple_ram|ram~849_q ;
wire \simple_ram|ram~881_q ;
wire \simple_ram|ram~817feeder_combout ;
wire \simple_ram|ram~817_q ;
wire \simple_ram|ram~785_q ;
wire \simple_ram|ram~1376_combout ;
wire \simple_ram|ram~1377_combout ;
wire \simple_ram|ram~1380_combout ;
wire \simple_ram|ram~1383_combout ;
wire \simple_ram|ram~369_q ;
wire \simple_ram|ram~497_q ;
wire \simple_ram|ram~113_q ;
wire \simple_ram|ram~241_q ;
wire \simple_ram|ram~1371_combout ;
wire \simple_ram|ram~1372_combout ;
wire \simple_ram|ram~433_q ;
wire \simple_ram|ram~305_q ;
wire \simple_ram|ram~49_q ;
wire \simple_ram|ram~177_q ;
wire \simple_ram|ram~1364_combout ;
wire \simple_ram|ram~1365_combout ;
wire \simple_ram|ram~209_q ;
wire \simple_ram|ram~465_q ;
wire \simple_ram|ram~81_q ;
wire \simple_ram|ram~337_q ;
wire \simple_ram|ram~1366_combout ;
wire \simple_ram|ram~1367_combout ;
wire \simple_ram|ram~145feeder_combout ;
wire \simple_ram|ram~145_q ;
wire \simple_ram|ram~401_q ;
wire \simple_ram|ram~17_q ;
wire \simple_ram|ram~273feeder_combout ;
wire \simple_ram|ram~273_q ;
wire \simple_ram|ram~1368_combout ;
wire \simple_ram|ram~1369_combout ;
wire \simple_ram|ram~1370_combout ;
wire \simple_ram|ram~1373_combout ;
wire \out_data[17]~17_combout ;
wire \data_array~49feeder_combout ;
wire \data_array~49_q ;
wire \data_array~113_q ;
wire \data_array~17_q ;
wire \data_array~81feeder_combout ;
wire \data_array~81_q ;
wire \data_array~162_combout ;
wire \data_array~163_combout ;
wire \data[18]~input_o ;
wire \simple_ram|ram~242_q ;
wire \simple_ram|ram~498_q ;
wire \simple_ram|ram~114_q ;
wire \simple_ram|ram~370_q ;
wire \simple_ram|ram~1391_combout ;
wire \simple_ram|ram~1392_combout ;
wire \simple_ram|ram~274feeder_combout ;
wire \simple_ram|ram~274_q ;
wire \simple_ram|ram~402_q ;
wire \simple_ram|ram~18_q ;
wire \simple_ram|ram~146feeder_combout ;
wire \simple_ram|ram~146_q ;
wire \simple_ram|ram~1388_combout ;
wire \simple_ram|ram~1389_combout ;
wire \simple_ram|ram~50_q ;
wire \simple_ram|ram~306feeder_combout ;
wire \simple_ram|ram~306_q ;
wire \simple_ram|ram~1386_combout ;
wire \simple_ram|ram~434_q ;
wire \simple_ram|ram~178feeder_combout ;
wire \simple_ram|ram~178_q ;
wire \simple_ram|ram~1387_combout ;
wire \simple_ram|ram~1390_combout ;
wire \simple_ram|ram~466_q ;
wire \simple_ram|ram~338_q ;
wire \simple_ram|ram~82_q ;
wire \simple_ram|ram~210_q ;
wire \simple_ram|ram~1384_combout ;
wire \simple_ram|ram~1385_combout ;
wire \simple_ram|ram~1393_combout ;
wire \simple_ram|ram~882feeder_combout ;
wire \simple_ram|ram~882_q ;
wire \simple_ram|ram~818_q ;
wire \simple_ram|ram~786_q ;
wire \simple_ram|ram~850feeder_combout ;
wire \simple_ram|ram~850_q ;
wire \simple_ram|ram~1394_combout ;
wire \simple_ram|ram~1395_combout ;
wire \simple_ram|ram~978feeder_combout ;
wire \simple_ram|ram~978_q ;
wire \simple_ram|ram~1010_q ;
wire \simple_ram|ram~914_q ;
wire \simple_ram|ram~946_q ;
wire \simple_ram|ram~1401_combout ;
wire \simple_ram|ram~1402_combout ;
wire \simple_ram|ram~562_q ;
wire \simple_ram|ram~626_q ;
wire \simple_ram|ram~530_q ;
wire \simple_ram|ram~594_q ;
wire \simple_ram|ram~1398_combout ;
wire \simple_ram|ram~1399_combout ;
wire \simple_ram|ram~722_q ;
wire \simple_ram|ram~754_q ;
wire \simple_ram|ram~658_q ;
wire \simple_ram|ram~690_q ;
wire \simple_ram|ram~1396_combout ;
wire \simple_ram|ram~1397_combout ;
wire \simple_ram|ram~1400_combout ;
wire \simple_ram|ram~1403_combout ;
wire \out_data[18]~18_combout ;
wire \data_array~82feeder_combout ;
wire \data_array~82_q ;
wire \data_array~114_q ;
wire \data_array~18_q ;
wire \data_array~50feeder_combout ;
wire \data_array~50_q ;
wire \data_array~164_combout ;
wire \data_array~165_combout ;
wire \data[19]~input_o ;
wire \simple_ram|ram~435feeder_combout ;
wire \simple_ram|ram~435_q ;
wire \simple_ram|ram~307_q ;
wire \simple_ram|ram~51_q ;
wire \simple_ram|ram~179feeder_combout ;
wire \simple_ram|ram~179_q ;
wire \simple_ram|ram~1404_combout ;
wire \simple_ram|ram~1405_combout ;
wire \simple_ram|ram~147_q ;
wire \simple_ram|ram~403_q ;
wire \simple_ram|ram~19_q ;
wire \simple_ram|ram~275feeder_combout ;
wire \simple_ram|ram~275_q ;
wire \simple_ram|ram~1408_combout ;
wire \simple_ram|ram~1409_combout ;
wire \simple_ram|ram~211feeder_combout ;
wire \simple_ram|ram~211_q ;
wire \simple_ram|ram~467_q ;
wire \simple_ram|ram~83_q ;
wire \simple_ram|ram~339feeder_combout ;
wire \simple_ram|ram~339_q ;
wire \simple_ram|ram~1406_combout ;
wire \simple_ram|ram~1407_combout ;
wire \simple_ram|ram~1410_combout ;
wire \simple_ram|ram~371_q ;
wire \simple_ram|ram~499_q ;
wire \simple_ram|ram~115_q ;
wire \simple_ram|ram~243_q ;
wire \simple_ram|ram~1411_combout ;
wire \simple_ram|ram~1412_combout ;
wire \simple_ram|ram~1413_combout ;
wire \simple_ram|ram~947_q ;
wire \simple_ram|ram~1011_q ;
wire \simple_ram|ram~915_q ;
wire \simple_ram|ram~979_q ;
wire \simple_ram|ram~1421_combout ;
wire \simple_ram|ram~1422_combout ;
wire \simple_ram|ram~659_q ;
wire \simple_ram|ram~723feeder_combout ;
wire \simple_ram|ram~723_q ;
wire \simple_ram|ram~1414_combout ;
wire \simple_ram|ram~691_q ;
wire \simple_ram|ram~755feeder_combout ;
wire \simple_ram|ram~755_q ;
wire \simple_ram|ram~1415_combout ;
wire \simple_ram|ram~531_q ;
wire \simple_ram|ram~563feeder_combout ;
wire \simple_ram|ram~563_q ;
wire \simple_ram|ram~1418_combout ;
wire \simple_ram|ram~627_q ;
wire \simple_ram|ram~595feeder_combout ;
wire \simple_ram|ram~595_q ;
wire \simple_ram|ram~1419_combout ;
wire \simple_ram|ram~851feeder_combout ;
wire \simple_ram|ram~851_q ;
wire \simple_ram|ram~883_q ;
wire \simple_ram|ram~787_q ;
wire \simple_ram|ram~819feeder_combout ;
wire \simple_ram|ram~819_q ;
wire \simple_ram|ram~1416_combout ;
wire \simple_ram|ram~1417_combout ;
wire \simple_ram|ram~1420_combout ;
wire \simple_ram|ram~1423_combout ;
wire \out_data[19]~19_combout ;
wire \data_array~51feeder_combout ;
wire \data_array~51_q ;
wire \data_array~115_q ;
wire \data_array~19_q ;
wire \data_array~83feeder_combout ;
wire \data_array~83_q ;
wire \data_array~166_combout ;
wire \data_array~167_combout ;
wire \data[20]~input_o ;
wire \simple_ram|ram~468feeder_combout ;
wire \simple_ram|ram~468_q ;
wire \simple_ram|ram~340_q ;
wire \simple_ram|ram~84_q ;
wire \simple_ram|ram~212_q ;
wire \simple_ram|ram~1424_combout ;
wire \simple_ram|ram~1425_combout ;
wire \simple_ram|ram~276_q ;
wire \simple_ram|ram~404_q ;
wire \simple_ram|ram~20_q ;
wire \simple_ram|ram~148_q ;
wire \simple_ram|ram~1428_combout ;
wire \simple_ram|ram~1429_combout ;
wire \simple_ram|ram~52_q ;
wire \simple_ram|ram~308_q ;
wire \simple_ram|ram~1426_combout ;
wire \simple_ram|ram~436_q ;
wire \simple_ram|ram~180feeder_combout ;
wire \simple_ram|ram~180_q ;
wire \simple_ram|ram~1427_combout ;
wire \simple_ram|ram~1430_combout ;
wire \simple_ram|ram~244_q ;
wire \simple_ram|ram~500_q ;
wire \simple_ram|ram~116_q ;
wire \simple_ram|ram~372_q ;
wire \simple_ram|ram~1431_combout ;
wire \simple_ram|ram~1432_combout ;
wire \simple_ram|ram~1433_combout ;
wire \simple_ram|ram~884_q ;
wire \simple_ram|ram~820_q ;
wire \simple_ram|ram~788_q ;
wire \simple_ram|ram~852feeder_combout ;
wire \simple_ram|ram~852_q ;
wire \simple_ram|ram~1434_combout ;
wire \simple_ram|ram~1435_combout ;
wire \simple_ram|ram~916_q ;
wire \simple_ram|ram~948_q ;
wire \simple_ram|ram~1441_combout ;
wire \simple_ram|ram~1012_q ;
wire \simple_ram|ram~980_q ;
wire \simple_ram|ram~1442_combout ;
wire \simple_ram|ram~532_q ;
wire \simple_ram|ram~596feeder_combout ;
wire \simple_ram|ram~596_q ;
wire \simple_ram|ram~1438_combout ;
wire \simple_ram|ram~628_q ;
wire \simple_ram|ram~564_q ;
wire \simple_ram|ram~1439_combout ;
wire \simple_ram|ram~724_q ;
wire \simple_ram|ram~756_q ;
wire \simple_ram|ram~660_q ;
wire \simple_ram|ram~692_q ;
wire \simple_ram|ram~1436_combout ;
wire \simple_ram|ram~1437_combout ;
wire \simple_ram|ram~1440_combout ;
wire \simple_ram|ram~1443_combout ;
wire \out_data[20]~20_combout ;
wire \data_array~84feeder_combout ;
wire \data_array~84_q ;
wire \data_array~116_q ;
wire \data_array~20_q ;
wire \data_array~52feeder_combout ;
wire \data_array~52_q ;
wire \data_array~168_combout ;
wire \data_array~169_combout ;
wire \data[21]~input_o ;
wire \simple_ram|ram~373feeder_combout ;
wire \simple_ram|ram~373_q ;
wire \simple_ram|ram~501_q ;
wire \simple_ram|ram~117_q ;
wire \simple_ram|ram~245_q ;
wire \simple_ram|ram~1451_combout ;
wire \simple_ram|ram~1452_combout ;
wire \simple_ram|ram~437_q ;
wire \simple_ram|ram~309_q ;
wire \simple_ram|ram~53_q ;
wire \simple_ram|ram~181_q ;
wire \simple_ram|ram~1444_combout ;
wire \simple_ram|ram~1445_combout ;
wire \simple_ram|ram~213_q ;
wire \simple_ram|ram~469_q ;
wire \simple_ram|ram~85_q ;
wire \simple_ram|ram~341feeder_combout ;
wire \simple_ram|ram~341_q ;
wire \simple_ram|ram~1446_combout ;
wire \simple_ram|ram~1447_combout ;
wire \simple_ram|ram~149feeder_combout ;
wire \simple_ram|ram~149_q ;
wire \simple_ram|ram~405_q ;
wire \simple_ram|ram~21_q ;
wire \simple_ram|ram~277_q ;
wire \simple_ram|ram~1448_combout ;
wire \simple_ram|ram~1449_combout ;
wire \simple_ram|ram~1450_combout ;
wire \simple_ram|ram~1453_combout ;
wire \simple_ram|ram~533_q ;
wire \simple_ram|ram~565feeder_combout ;
wire \simple_ram|ram~565_q ;
wire \simple_ram|ram~1458_combout ;
wire \simple_ram|ram~629_q ;
wire \simple_ram|ram~597feeder_combout ;
wire \simple_ram|ram~597_q ;
wire \simple_ram|ram~1459_combout ;
wire \simple_ram|ram~789_q ;
wire \simple_ram|ram~821_q ;
wire \simple_ram|ram~1456_combout ;
wire \simple_ram|ram~885_q ;
wire \simple_ram|ram~853_q ;
wire \simple_ram|ram~1457_combout ;
wire \simple_ram|ram~1460_combout ;
wire \simple_ram|ram~949_q ;
wire \simple_ram|ram~1013_q ;
wire \simple_ram|ram~917_q ;
wire \simple_ram|ram~981_q ;
wire \simple_ram|ram~1461_combout ;
wire \simple_ram|ram~1462_combout ;
wire \simple_ram|ram~757feeder_combout ;
wire \simple_ram|ram~757_q ;
wire \simple_ram|ram~693_q ;
wire \simple_ram|ram~661_q ;
wire \simple_ram|ram~725_q ;
wire \simple_ram|ram~1454_combout ;
wire \simple_ram|ram~1455_combout ;
wire \simple_ram|ram~1463_combout ;
wire \out_data[21]~21_combout ;
wire \data_array~21_q ;
wire \data_array~85feeder_combout ;
wire \data_array~85_q ;
wire \data_array~170_combout ;
wire \data_array~117_q ;
wire \data_array~53feeder_combout ;
wire \data_array~53_q ;
wire \data_array~171_combout ;
wire \data[22]~input_o ;
wire \simple_ram|ram~886feeder_combout ;
wire \simple_ram|ram~886_q ;
wire \simple_ram|ram~822_q ;
wire \simple_ram|ram~790_q ;
wire \simple_ram|ram~854_q ;
wire \simple_ram|ram~1474_combout ;
wire \simple_ram|ram~1475_combout ;
wire \simple_ram|ram~982_q ;
wire \simple_ram|ram~1014_q ;
wire \simple_ram|ram~918_q ;
wire \simple_ram|ram~950_q ;
wire \simple_ram|ram~1481_combout ;
wire \simple_ram|ram~1482_combout ;
wire \simple_ram|ram~566_q ;
wire \simple_ram|ram~630_q ;
wire \simple_ram|ram~534_q ;
wire \simple_ram|ram~598_q ;
wire \simple_ram|ram~1478_combout ;
wire \simple_ram|ram~1479_combout ;
wire \simple_ram|ram~726_q ;
wire \simple_ram|ram~758_q ;
wire \simple_ram|ram~662_q ;
wire \simple_ram|ram~694_q ;
wire \simple_ram|ram~1476_combout ;
wire \simple_ram|ram~1477_combout ;
wire \simple_ram|ram~1480_combout ;
wire \simple_ram|ram~1483_combout ;
wire \simple_ram|ram~470_q ;
wire \simple_ram|ram~342_q ;
wire \simple_ram|ram~86_q ;
wire \simple_ram|ram~214_q ;
wire \simple_ram|ram~1464_combout ;
wire \simple_ram|ram~1465_combout ;
wire \simple_ram|ram~118_q ;
wire \simple_ram|ram~374_q ;
wire \simple_ram|ram~1471_combout ;
wire \simple_ram|ram~502_q ;
wire \simple_ram|ram~246_q ;
wire \simple_ram|ram~1472_combout ;
wire \simple_ram|ram~54_q ;
wire \simple_ram|ram~310_q ;
wire \simple_ram|ram~1466_combout ;
wire \simple_ram|ram~438_q ;
wire \simple_ram|ram~182_q ;
wire \simple_ram|ram~1467_combout ;
wire \simple_ram|ram~278feeder_combout ;
wire \simple_ram|ram~278_q ;
wire \simple_ram|ram~406_q ;
wire \simple_ram|ram~22_q ;
wire \simple_ram|ram~150_q ;
wire \simple_ram|ram~1468_combout ;
wire \simple_ram|ram~1469_combout ;
wire \simple_ram|ram~1470_combout ;
wire \simple_ram|ram~1473_combout ;
wire \out_data[22]~22_combout ;
wire \data_array~86feeder_combout ;
wire \data_array~86_q ;
wire \data_array~118_q ;
wire \data_array~22_q ;
wire \data_array~54feeder_combout ;
wire \data_array~54_q ;
wire \data_array~172_combout ;
wire \data_array~173_combout ;
wire \data[23]~input_o ;
wire \simple_ram|ram~439_q ;
wire \simple_ram|ram~311_q ;
wire \simple_ram|ram~55_q ;
wire \simple_ram|ram~183_q ;
wire \simple_ram|ram~1484_combout ;
wire \simple_ram|ram~1485_combout ;
wire \simple_ram|ram~151feeder_combout ;
wire \simple_ram|ram~151_q ;
wire \simple_ram|ram~407_q ;
wire \simple_ram|ram~23_q ;
wire \simple_ram|ram~279_q ;
wire \simple_ram|ram~1488_combout ;
wire \simple_ram|ram~1489_combout ;
wire \simple_ram|ram~87_q ;
wire \simple_ram|ram~343feeder_combout ;
wire \simple_ram|ram~343_q ;
wire \simple_ram|ram~1486_combout ;
wire \simple_ram|ram~471_q ;
wire \simple_ram|ram~215feeder_combout ;
wire \simple_ram|ram~215_q ;
wire \simple_ram|ram~1487_combout ;
wire \simple_ram|ram~1490_combout ;
wire \simple_ram|ram~375feeder_combout ;
wire \simple_ram|ram~375_q ;
wire \simple_ram|ram~503_q ;
wire \simple_ram|ram~119_q ;
wire \simple_ram|ram~247feeder_combout ;
wire \simple_ram|ram~247_q ;
wire \simple_ram|ram~1491_combout ;
wire \simple_ram|ram~1492_combout ;
wire \simple_ram|ram~1493_combout ;
wire \simple_ram|ram~919_q ;
wire \simple_ram|ram~983_q ;
wire \simple_ram|ram~1501_combout ;
wire \simple_ram|ram~1015_q ;
wire \simple_ram|ram~951_q ;
wire \simple_ram|ram~1502_combout ;
wire \simple_ram|ram~759feeder_combout ;
wire \simple_ram|ram~759_q ;
wire \simple_ram|ram~695_q ;
wire \simple_ram|ram~663_q ;
wire \simple_ram|ram~727feeder_combout ;
wire \simple_ram|ram~727_q ;
wire \simple_ram|ram~1494_combout ;
wire \simple_ram|ram~1495_combout ;
wire \simple_ram|ram~855_q ;
wire \simple_ram|ram~887_q ;
wire \simple_ram|ram~791_q ;
wire \simple_ram|ram~823feeder_combout ;
wire \simple_ram|ram~823_q ;
wire \simple_ram|ram~1496_combout ;
wire \simple_ram|ram~1497_combout ;
wire \simple_ram|ram~599_q ;
wire \simple_ram|ram~631_q ;
wire \simple_ram|ram~535_q ;
wire \simple_ram|ram~567feeder_combout ;
wire \simple_ram|ram~567_q ;
wire \simple_ram|ram~1498_combout ;
wire \simple_ram|ram~1499_combout ;
wire \simple_ram|ram~1500_combout ;
wire \simple_ram|ram~1503_combout ;
wire \out_data[23]~23_combout ;
wire \data_array~87feeder_combout ;
wire \data_array~87_q ;
wire \data_array~23_q ;
wire \data_array~174_combout ;
wire \data_array~119_q ;
wire \data_array~55feeder_combout ;
wire \data_array~55_q ;
wire \data_array~175_combout ;
wire \data[24]~input_o ;
wire \simple_ram|ram~88_q ;
wire \simple_ram|ram~216_q ;
wire \simple_ram|ram~1504_combout ;
wire \simple_ram|ram~344_q ;
wire \simple_ram|ram~472feeder_combout ;
wire \simple_ram|ram~472_q ;
wire \simple_ram|ram~1505_combout ;
wire \simple_ram|ram~120_q ;
wire \simple_ram|ram~376_q ;
wire \simple_ram|ram~1511_combout ;
wire \simple_ram|ram~504_q ;
wire \simple_ram|ram~248_q ;
wire \simple_ram|ram~1512_combout ;
wire \simple_ram|ram~184feeder_combout ;
wire \simple_ram|ram~184_q ;
wire \simple_ram|ram~440_q ;
wire \simple_ram|ram~56_q ;
wire \simple_ram|ram~312feeder_combout ;
wire \simple_ram|ram~312_q ;
wire \simple_ram|ram~1506_combout ;
wire \simple_ram|ram~1507_combout ;
wire \simple_ram|ram~280feeder_combout ;
wire \simple_ram|ram~280_q ;
wire \simple_ram|ram~408_q ;
wire \simple_ram|ram~24_q ;
wire \simple_ram|ram~152_q ;
wire \simple_ram|ram~1508_combout ;
wire \simple_ram|ram~1509_combout ;
wire \simple_ram|ram~1510_combout ;
wire \simple_ram|ram~1513_combout ;
wire \simple_ram|ram~888feeder_combout ;
wire \simple_ram|ram~888_q ;
wire \simple_ram|ram~824_q ;
wire \simple_ram|ram~792_q ;
wire \simple_ram|ram~856_q ;
wire \simple_ram|ram~1514_combout ;
wire \simple_ram|ram~1515_combout ;
wire \simple_ram|ram~984_q ;
wire \simple_ram|ram~1016_q ;
wire \simple_ram|ram~920_q ;
wire \simple_ram|ram~952_q ;
wire \simple_ram|ram~1521_combout ;
wire \simple_ram|ram~1522_combout ;
wire \simple_ram|ram~728_q ;
wire \simple_ram|ram~760_q ;
wire \simple_ram|ram~664_q ;
wire \simple_ram|ram~696_q ;
wire \simple_ram|ram~1516_combout ;
wire \simple_ram|ram~1517_combout ;
wire \simple_ram|ram~568_q ;
wire \simple_ram|ram~632_q ;
wire \simple_ram|ram~536_q ;
wire \simple_ram|ram~600feeder_combout ;
wire \simple_ram|ram~600_q ;
wire \simple_ram|ram~1518_combout ;
wire \simple_ram|ram~1519_combout ;
wire \simple_ram|ram~1520_combout ;
wire \simple_ram|ram~1523_combout ;
wire \out_data[24]~24_combout ;
wire \data_array~88feeder_combout ;
wire \data_array~88_q ;
wire \data_array~120_q ;
wire \data_array~24_q ;
wire \data_array~56feeder_combout ;
wire \data_array~56_q ;
wire \data_array~176_combout ;
wire \data_array~177_combout ;
wire \data[25]~input_o ;
wire \simple_ram|ram~377_q ;
wire \simple_ram|ram~505_q ;
wire \simple_ram|ram~121_q ;
wire \simple_ram|ram~249_q ;
wire \simple_ram|ram~1531_combout ;
wire \simple_ram|ram~1532_combout ;
wire \simple_ram|ram~441feeder_combout ;
wire \simple_ram|ram~441_q ;
wire \simple_ram|ram~313_q ;
wire \simple_ram|ram~185_q ;
wire \simple_ram|ram~57_q ;
wire \simple_ram|ram~1524_combout ;
wire \simple_ram|ram~1525_combout ;
wire \simple_ram|ram~153_q ;
wire \simple_ram|ram~409_q ;
wire \simple_ram|ram~25_q ;
wire \simple_ram|ram~281_q ;
wire \simple_ram|ram~1528_combout ;
wire \simple_ram|ram~1529_combout ;
wire \simple_ram|ram~217_q ;
wire \simple_ram|ram~473_q ;
wire \simple_ram|ram~89_q ;
wire \simple_ram|ram~345_q ;
wire \simple_ram|ram~1526_combout ;
wire \simple_ram|ram~1527_combout ;
wire \simple_ram|ram~1530_combout ;
wire \simple_ram|ram~1533_combout ;
wire \simple_ram|ram~953_q ;
wire \simple_ram|ram~1017_q ;
wire \simple_ram|ram~921_q ;
wire \simple_ram|ram~985_q ;
wire \simple_ram|ram~1541_combout ;
wire \simple_ram|ram~1542_combout ;
wire \simple_ram|ram~857feeder_combout ;
wire \simple_ram|ram~857_q ;
wire \simple_ram|ram~889_q ;
wire \simple_ram|ram~793_q ;
wire \simple_ram|ram~825feeder_combout ;
wire \simple_ram|ram~825_q ;
wire \simple_ram|ram~1536_combout ;
wire \simple_ram|ram~1537_combout ;
wire \simple_ram|ram~601_q ;
wire \simple_ram|ram~633_q ;
wire \simple_ram|ram~537_q ;
wire \simple_ram|ram~569_q ;
wire \simple_ram|ram~1538_combout ;
wire \simple_ram|ram~1539_combout ;
wire \simple_ram|ram~1540_combout ;
wire \simple_ram|ram~761feeder_combout ;
wire \simple_ram|ram~761_q ;
wire \simple_ram|ram~697_q ;
wire \simple_ram|ram~665_q ;
wire \simple_ram|ram~729feeder_combout ;
wire \simple_ram|ram~729_q ;
wire \simple_ram|ram~1534_combout ;
wire \simple_ram|ram~1535_combout ;
wire \simple_ram|ram~1543_combout ;
wire \out_data[25]~25_combout ;
wire \data_array~57feeder_combout ;
wire \data_array~57_q ;
wire \data_array~121_q ;
wire \data_array~25_q ;
wire \data_array~89feeder_combout ;
wire \data_array~89_q ;
wire \data_array~178_combout ;
wire \data_array~179_combout ;
wire \data[26]~input_o ;
wire \simple_ram|ram~890feeder_combout ;
wire \simple_ram|ram~890_q ;
wire \simple_ram|ram~826_q ;
wire \simple_ram|ram~794_q ;
wire \simple_ram|ram~858feeder_combout ;
wire \simple_ram|ram~858_q ;
wire \simple_ram|ram~1554_combout ;
wire \simple_ram|ram~1555_combout ;
wire \simple_ram|ram~922_q ;
wire \simple_ram|ram~954feeder_combout ;
wire \simple_ram|ram~954_q ;
wire \simple_ram|ram~1561_combout ;
wire \simple_ram|ram~1018_q ;
wire \simple_ram|ram~986_q ;
wire \simple_ram|ram~1562_combout ;
wire \simple_ram|ram~730_q ;
wire \simple_ram|ram~762_q ;
wire \simple_ram|ram~666_q ;
wire \simple_ram|ram~698feeder_combout ;
wire \simple_ram|ram~698_q ;
wire \simple_ram|ram~1556_combout ;
wire \simple_ram|ram~1557_combout ;
wire \simple_ram|ram~570_q ;
wire \simple_ram|ram~634_q ;
wire \simple_ram|ram~538_q ;
wire \simple_ram|ram~602_q ;
wire \simple_ram|ram~1558_combout ;
wire \simple_ram|ram~1559_combout ;
wire \simple_ram|ram~1560_combout ;
wire \simple_ram|ram~1563_combout ;
wire \simple_ram|ram~122_q ;
wire \simple_ram|ram~378feeder_combout ;
wire \simple_ram|ram~378_q ;
wire \simple_ram|ram~1551_combout ;
wire \simple_ram|ram~506_q ;
wire \simple_ram|ram~250_q ;
wire \simple_ram|ram~1552_combout ;
wire \simple_ram|ram~474_q ;
wire \simple_ram|ram~90_q ;
wire \simple_ram|ram~218feeder_combout ;
wire \simple_ram|ram~218_q ;
wire \simple_ram|ram~1544_combout ;
wire \simple_ram|ram~346_q ;
wire \simple_ram|ram~1545_combout ;
wire \simple_ram|ram~186feeder_combout ;
wire \simple_ram|ram~186_q ;
wire \simple_ram|ram~442_q ;
wire \simple_ram|ram~314feeder_combout ;
wire \simple_ram|ram~314_q ;
wire \simple_ram|ram~58_q ;
wire \simple_ram|ram~1546_combout ;
wire \simple_ram|ram~1547_combout ;
wire \simple_ram|ram~282_q ;
wire \simple_ram|ram~410_q ;
wire \simple_ram|ram~26_q ;
wire \simple_ram|ram~154_q ;
wire \simple_ram|ram~1548_combout ;
wire \simple_ram|ram~1549_combout ;
wire \simple_ram|ram~1550_combout ;
wire \simple_ram|ram~1553_combout ;
wire \out_data[26]~26_combout ;
wire \data_array~90feeder_combout ;
wire \data_array~90_q ;
wire \data_array~122_q ;
wire \data_array~26_q ;
wire \data_array~58feeder_combout ;
wire \data_array~58_q ;
wire \data_array~180_combout ;
wire \data_array~181_combout ;
wire \data[27]~input_o ;
wire \simple_ram|ram~443feeder_combout ;
wire \simple_ram|ram~443_q ;
wire \simple_ram|ram~315_q ;
wire \simple_ram|ram~59_q ;
wire \simple_ram|ram~187_q ;
wire \simple_ram|ram~1564_combout ;
wire \simple_ram|ram~1565_combout ;
wire \simple_ram|ram~379_q ;
wire \simple_ram|ram~507_q ;
wire \simple_ram|ram~123_q ;
wire \simple_ram|ram~251_q ;
wire \simple_ram|ram~1571_combout ;
wire \simple_ram|ram~1572_combout ;
wire \simple_ram|ram~155feeder_combout ;
wire \simple_ram|ram~155_q ;
wire \simple_ram|ram~411_q ;
wire \simple_ram|ram~27_q ;
wire \simple_ram|ram~283_q ;
wire \simple_ram|ram~1568_combout ;
wire \simple_ram|ram~1569_combout ;
wire \simple_ram|ram~219_q ;
wire \simple_ram|ram~475_q ;
wire \simple_ram|ram~91_q ;
wire \simple_ram|ram~347feeder_combout ;
wire \simple_ram|ram~347_q ;
wire \simple_ram|ram~1566_combout ;
wire \simple_ram|ram~1567_combout ;
wire \simple_ram|ram~1570_combout ;
wire \simple_ram|ram~1573_combout ;
wire \simple_ram|ram~763feeder_combout ;
wire \simple_ram|ram~763_q ;
wire \simple_ram|ram~699_q ;
wire \simple_ram|ram~667_q ;
wire \simple_ram|ram~731feeder_combout ;
wire \simple_ram|ram~731_q ;
wire \simple_ram|ram~1574_combout ;
wire \simple_ram|ram~1575_combout ;
wire \simple_ram|ram~603_q ;
wire \simple_ram|ram~635_q ;
wire \simple_ram|ram~539_q ;
wire \simple_ram|ram~571_q ;
wire \simple_ram|ram~1578_combout ;
wire \simple_ram|ram~1579_combout ;
wire \simple_ram|ram~859feeder_combout ;
wire \simple_ram|ram~859_q ;
wire \simple_ram|ram~891_q ;
wire \simple_ram|ram~795_q ;
wire \simple_ram|ram~827_q ;
wire \simple_ram|ram~1576_combout ;
wire \simple_ram|ram~1577_combout ;
wire \simple_ram|ram~1580_combout ;
wire \simple_ram|ram~955feeder_combout ;
wire \simple_ram|ram~955_q ;
wire \simple_ram|ram~1019_q ;
wire \simple_ram|ram~923_q ;
wire \simple_ram|ram~987_q ;
wire \simple_ram|ram~1581_combout ;
wire \simple_ram|ram~1582_combout ;
wire \simple_ram|ram~1583_combout ;
wire \out_data[27]~27_combout ;
wire \data_array~59feeder_combout ;
wire \data_array~59_q ;
wire \data_array~123_q ;
wire \data_array~27_q ;
wire \data_array~91feeder_combout ;
wire \data_array~91_q ;
wire \data_array~182_combout ;
wire \data_array~183_combout ;
wire \data[28]~input_o ;
wire \simple_ram|ram~476feeder_combout ;
wire \simple_ram|ram~476_q ;
wire \simple_ram|ram~348_q ;
wire \simple_ram|ram~92_q ;
wire \simple_ram|ram~220_q ;
wire \simple_ram|ram~1584_combout ;
wire \simple_ram|ram~1585_combout ;
wire \simple_ram|ram~252_q ;
wire \simple_ram|ram~508_q ;
wire \simple_ram|ram~124_q ;
wire \simple_ram|ram~380_q ;
wire \simple_ram|ram~1591_combout ;
wire \simple_ram|ram~1592_combout ;
wire \simple_ram|ram~60_q ;
wire \simple_ram|ram~316feeder_combout ;
wire \simple_ram|ram~316_q ;
wire \simple_ram|ram~1586_combout ;
wire \simple_ram|ram~444_q ;
wire \simple_ram|ram~188_q ;
wire \simple_ram|ram~1587_combout ;
wire \simple_ram|ram~284_q ;
wire \simple_ram|ram~412_q ;
wire \simple_ram|ram~28_q ;
wire \simple_ram|ram~156feeder_combout ;
wire \simple_ram|ram~156_q ;
wire \simple_ram|ram~1588_combout ;
wire \simple_ram|ram~1589_combout ;
wire \simple_ram|ram~1590_combout ;
wire \simple_ram|ram~1593_combout ;
wire \simple_ram|ram~892feeder_combout ;
wire \simple_ram|ram~892_q ;
wire \simple_ram|ram~828_q ;
wire \simple_ram|ram~796_q ;
wire \simple_ram|ram~860feeder_combout ;
wire \simple_ram|ram~860_q ;
wire \simple_ram|ram~1594_combout ;
wire \simple_ram|ram~1595_combout ;
wire \simple_ram|ram~988_q ;
wire \simple_ram|ram~1020_q ;
wire \simple_ram|ram~956_q ;
wire \simple_ram|ram~924_q ;
wire \simple_ram|ram~1601_combout ;
wire \simple_ram|ram~1602_combout ;
wire \simple_ram|ram~572_q ;
wire \simple_ram|ram~636_q ;
wire \simple_ram|ram~540_q ;
wire \simple_ram|ram~604feeder_combout ;
wire \simple_ram|ram~604_q ;
wire \simple_ram|ram~1598_combout ;
wire \simple_ram|ram~1599_combout ;
wire \simple_ram|ram~732_q ;
wire \simple_ram|ram~764_q ;
wire \simple_ram|ram~668_q ;
wire \simple_ram|ram~700_q ;
wire \simple_ram|ram~1596_combout ;
wire \simple_ram|ram~1597_combout ;
wire \simple_ram|ram~1600_combout ;
wire \simple_ram|ram~1603_combout ;
wire \out_data[28]~28_combout ;
wire \data_array~92feeder_combout ;
wire \data_array~92_q ;
wire \data_array~124_q ;
wire \data_array~28_q ;
wire \data_array~60feeder_combout ;
wire \data_array~60_q ;
wire \data_array~184_combout ;
wire \data_array~185_combout ;
wire \data[29]~input_o ;
wire \simple_ram|ram~445_q ;
wire \simple_ram|ram~317_q ;
wire \simple_ram|ram~61_q ;
wire \simple_ram|ram~189_q ;
wire \simple_ram|ram~1604_combout ;
wire \simple_ram|ram~1605_combout ;
wire \simple_ram|ram~381_q ;
wire \simple_ram|ram~509_q ;
wire \simple_ram|ram~125_q ;
wire \simple_ram|ram~253_q ;
wire \simple_ram|ram~1611_combout ;
wire \simple_ram|ram~1612_combout ;
wire \simple_ram|ram~157_q ;
wire \simple_ram|ram~413_q ;
wire \simple_ram|ram~29_q ;
wire \simple_ram|ram~285_q ;
wire \simple_ram|ram~1608_combout ;
wire \simple_ram|ram~1609_combout ;
wire \simple_ram|ram~221_q ;
wire \simple_ram|ram~477_q ;
wire \simple_ram|ram~93_q ;
wire \simple_ram|ram~349_q ;
wire \simple_ram|ram~1606_combout ;
wire \simple_ram|ram~1607_combout ;
wire \simple_ram|ram~1610_combout ;
wire \simple_ram|ram~1613_combout ;
wire \simple_ram|ram~765feeder_combout ;
wire \simple_ram|ram~765_q ;
wire \simple_ram|ram~701_q ;
wire \simple_ram|ram~733feeder_combout ;
wire \simple_ram|ram~733_q ;
wire \simple_ram|ram~669_q ;
wire \simple_ram|ram~1614_combout ;
wire \simple_ram|ram~1615_combout ;
wire \simple_ram|ram~861_q ;
wire \simple_ram|ram~893_q ;
wire \simple_ram|ram~797_q ;
wire \simple_ram|ram~829_q ;
wire \simple_ram|ram~1616_combout ;
wire \simple_ram|ram~1617_combout ;
wire \simple_ram|ram~605_q ;
wire \simple_ram|ram~637_q ;
wire \simple_ram|ram~541_q ;
wire \simple_ram|ram~573_q ;
wire \simple_ram|ram~1618_combout ;
wire \simple_ram|ram~1619_combout ;
wire \simple_ram|ram~1620_combout ;
wire \simple_ram|ram~957feeder_combout ;
wire \simple_ram|ram~957_q ;
wire \simple_ram|ram~1021_q ;
wire \simple_ram|ram~925_q ;
wire \simple_ram|ram~989feeder_combout ;
wire \simple_ram|ram~989_q ;
wire \simple_ram|ram~1621_combout ;
wire \simple_ram|ram~1622_combout ;
wire \simple_ram|ram~1623_combout ;
wire \out_data[29]~29_combout ;
wire \data_array~29_q ;
wire \data_array~93feeder_combout ;
wire \data_array~93_q ;
wire \data_array~186_combout ;
wire \data_array~125_q ;
wire \data_array~61feeder_combout ;
wire \data_array~61_q ;
wire \data_array~187_combout ;
wire \data[30]~input_o ;
wire \simple_ram|ram~478_q ;
wire \simple_ram|ram~350_q ;
wire \simple_ram|ram~94_q ;
wire \simple_ram|ram~222_q ;
wire \simple_ram|ram~1624_combout ;
wire \simple_ram|ram~1625_combout ;
wire \simple_ram|ram~190feeder_combout ;
wire \simple_ram|ram~190_q ;
wire \simple_ram|ram~446_q ;
wire \simple_ram|ram~62_q ;
wire \simple_ram|ram~318feeder_combout ;
wire \simple_ram|ram~318_q ;
wire \simple_ram|ram~1626_combout ;
wire \simple_ram|ram~1627_combout ;
wire \simple_ram|ram~286_q ;
wire \simple_ram|ram~414_q ;
wire \simple_ram|ram~30_q ;
wire \simple_ram|ram~158feeder_combout ;
wire \simple_ram|ram~158_q ;
wire \simple_ram|ram~1628_combout ;
wire \simple_ram|ram~1629_combout ;
wire \simple_ram|ram~1630_combout ;
wire \simple_ram|ram~254_q ;
wire \simple_ram|ram~510_q ;
wire \simple_ram|ram~126_q ;
wire \simple_ram|ram~382_q ;
wire \simple_ram|ram~1631_combout ;
wire \simple_ram|ram~1632_combout ;
wire \simple_ram|ram~1633_combout ;
wire \simple_ram|ram~894_q ;
wire \simple_ram|ram~830_q ;
wire \simple_ram|ram~798_q ;
wire \simple_ram|ram~862feeder_combout ;
wire \simple_ram|ram~862_q ;
wire \simple_ram|ram~1634_combout ;
wire \simple_ram|ram~1635_combout ;
wire \simple_ram|ram~990feeder_combout ;
wire \simple_ram|ram~990_q ;
wire \simple_ram|ram~1022_q ;
wire \simple_ram|ram~926_q ;
wire \simple_ram|ram~958_q ;
wire \simple_ram|ram~1641_combout ;
wire \simple_ram|ram~1642_combout ;
wire \simple_ram|ram~574_q ;
wire \simple_ram|ram~638_q ;
wire \simple_ram|ram~542_q ;
wire \simple_ram|ram~606_q ;
wire \simple_ram|ram~1638_combout ;
wire \simple_ram|ram~1639_combout ;
wire \simple_ram|ram~734_q ;
wire \simple_ram|ram~766_q ;
wire \simple_ram|ram~670_q ;
wire \simple_ram|ram~702_q ;
wire \simple_ram|ram~1636_combout ;
wire \simple_ram|ram~1637_combout ;
wire \simple_ram|ram~1640_combout ;
wire \simple_ram|ram~1643_combout ;
wire \out_data[30]~30_combout ;
wire \data_array~30_q ;
wire \data_array~62feeder_combout ;
wire \data_array~62_q ;
wire \data_array~188_combout ;
wire \data_array~126_q ;
wire \data_array~94feeder_combout ;
wire \data_array~94_q ;
wire \data_array~189_combout ;
wire \data[31]~input_o ;
wire \simple_ram|ram~767feeder_combout ;
wire \simple_ram|ram~767_q ;
wire \simple_ram|ram~703_q ;
wire \simple_ram|ram~671_q ;
wire \simple_ram|ram~735feeder_combout ;
wire \simple_ram|ram~735_q ;
wire \simple_ram|ram~1654_combout ;
wire \simple_ram|ram~1655_combout ;
wire \simple_ram|ram~959_q ;
wire \simple_ram|ram~1023_q ;
wire \simple_ram|ram~927_q ;
wire \simple_ram|ram~991_q ;
wire \simple_ram|ram~1661_combout ;
wire \simple_ram|ram~1662_combout ;
wire \simple_ram|ram~607_q ;
wire \simple_ram|ram~639_q ;
wire \simple_ram|ram~543_q ;
wire \simple_ram|ram~575_q ;
wire \simple_ram|ram~1658_combout ;
wire \simple_ram|ram~1659_combout ;
wire \simple_ram|ram~863_q ;
wire \simple_ram|ram~895_q ;
wire \simple_ram|ram~799_q ;
wire \simple_ram|ram~831_q ;
wire \simple_ram|ram~1656_combout ;
wire \simple_ram|ram~1657_combout ;
wire \simple_ram|ram~1660_combout ;
wire \simple_ram|ram~1663_combout ;
wire \simple_ram|ram~383_q ;
wire \simple_ram|ram~511_q ;
wire \simple_ram|ram~127_q ;
wire \simple_ram|ram~255_q ;
wire \simple_ram|ram~1651_combout ;
wire \simple_ram|ram~1652_combout ;
wire \simple_ram|ram~95_q ;
wire \simple_ram|ram~351_q ;
wire \simple_ram|ram~1646_combout ;
wire \simple_ram|ram~479_q ;
wire \simple_ram|ram~223_q ;
wire \simple_ram|ram~1647_combout ;
wire \simple_ram|ram~159_q ;
wire \simple_ram|ram~415_q ;
wire \simple_ram|ram~31_q ;
wire \simple_ram|ram~287_q ;
wire \simple_ram|ram~1648_combout ;
wire \simple_ram|ram~1649_combout ;
wire \simple_ram|ram~1650_combout ;
wire \simple_ram|ram~447_q ;
wire \simple_ram|ram~319_q ;
wire \simple_ram|ram~63_q ;
wire \simple_ram|ram~191_q ;
wire \simple_ram|ram~1644_combout ;
wire \simple_ram|ram~1645_combout ;
wire \simple_ram|ram~1653_combout ;
wire \out_data[31]~31_combout ;
wire \data_array~31_q ;
wire \data_array~95feeder_combout ;
wire \data_array~95_q ;
wire \data_array~190_combout ;
wire \data_array~127_q ;
wire \data_array~63feeder_combout ;
wire \data_array~63_q ;
wire \data_array~191_combout ;
wire [31:0] out_data;
wire [3:0] valid_array;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \q[0]~output (
	.i(out_data[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \q[1]~output (
	.i(out_data[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \q[2]~output (
	.i(out_data[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \q[3]~output (
	.i(out_data[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \q[4]~output (
	.i(out_data[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N23
fiftyfivenm_io_obuf \q[5]~output (
	.i(out_data[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \q[6]~output (
	.i(out_data[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \q[7]~output (
	.i(out_data[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \q[8]~output (
	.i(out_data[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \q[9]~output (
	.i(out_data[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \q[10]~output (
	.i(out_data[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \q[11]~output (
	.i(out_data[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \q[12]~output (
	.i(out_data[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \q[13]~output (
	.i(out_data[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \q[14]~output (
	.i(out_data[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \q[15]~output (
	.i(out_data[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \q[16]~output (
	.i(out_data[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \q[17]~output (
	.i(out_data[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \q[18]~output (
	.i(out_data[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \q[19]~output (
	.i(out_data[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \q[20]~output (
	.i(out_data[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \q[21]~output (
	.i(out_data[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \q[22]~output (
	.i(out_data[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \q[23]~output (
	.i(out_data[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \q[24]~output (
	.i(out_data[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \q[25]~output (
	.i(out_data[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \q[26]~output (
	.i(out_data[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N16
fiftyfivenm_io_obuf \q[27]~output (
	.i(out_data[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \q[28]~output (
	.i(out_data[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \q[29]~output (
	.i(out_data[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \q[30]~output (
	.i(out_data[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \q[31]~output (
	.i(out_data[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N15
fiftyfivenm_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .listen_to_nsleep_signal = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .listen_to_nsleep_signal = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N1
fiftyfivenm_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .listen_to_nsleep_signal = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N23
fiftyfivenm_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .listen_to_nsleep_signal = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \wr~input (
	.i(wr),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wr~input_o ));
// synopsys translate_off
defparam \wr~input .bus_hold = "false";
defparam \wr~input .listen_to_nsleep_signal = "false";
defparam \wr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .listen_to_nsleep_signal = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
fiftyfivenm_lcell_comb \valid_array[1]~0 (
// Equation(s):
// \valid_array[1]~0_combout  = (\addr[0]~input_o  & (!\wr~input_o )) # (!\addr[0]~input_o  & ((valid_array[1])))

	.dataa(gnd),
	.datab(\wr~input_o ),
	.datac(valid_array[1]),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\valid_array[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[1]~0 .lut_mask = 16'h33F0;
defparam \valid_array[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
fiftyfivenm_lcell_comb \valid_array[1]~1 (
// Equation(s):
// \valid_array[1]~1_combout  = (\addr[1]~input_o  & (((valid_array[1])))) # (!\addr[1]~input_o  & (\valid_array[1]~0_combout  & ((valid_array[1]) # (!\always0~1_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\valid_array[1]~0_combout ),
	.datac(valid_array[1]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\valid_array[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[1]~1 .lut_mask = 16'hE0E4;
defparam \valid_array[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \valid_array[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\valid_array[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valid_array[1]),
	.prn(vcc));
// synopsys translate_off
defparam \valid_array[1] .is_wysiwyg = "true";
defparam \valid_array[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N22
fiftyfivenm_lcell_comb \valid_array[3]~6 (
// Equation(s):
// \valid_array[3]~6_combout  = (\addr[0]~input_o  & ((!\wr~input_o ))) # (!\addr[0]~input_o  & (valid_array[3]))

	.dataa(valid_array[3]),
	.datab(gnd),
	.datac(\addr[0]~input_o ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\valid_array[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[3]~6 .lut_mask = 16'h0AFA;
defparam \valid_array[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N30
fiftyfivenm_lcell_comb \valid_array[3]~7 (
// Equation(s):
// \valid_array[3]~7_combout  = (\addr[1]~input_o  & (\valid_array[3]~6_combout  & ((valid_array[3]) # (!\always0~1_combout )))) # (!\addr[1]~input_o  & (((valid_array[3]))))

	.dataa(\valid_array[3]~6_combout ),
	.datab(\addr[1]~input_o ),
	.datac(valid_array[3]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\valid_array[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[3]~7 .lut_mask = 16'hB0B8;
defparam \valid_array[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N31
dffeas \valid_array[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\valid_array[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valid_array[3]),
	.prn(vcc));
// synopsys translate_off
defparam \valid_array[3] .is_wysiwyg = "true";
defparam \valid_array[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
fiftyfivenm_lcell_comb \valid_array[0]~4 (
// Equation(s):
// \valid_array[0]~4_combout  = (\addr[0]~input_o  & (valid_array[0])) # (!\addr[0]~input_o  & ((!\wr~input_o )))

	.dataa(gnd),
	.datab(valid_array[0]),
	.datac(\wr~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\valid_array[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[0]~4 .lut_mask = 16'hCC0F;
defparam \valid_array[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N18
fiftyfivenm_lcell_comb \valid_array[0]~5 (
// Equation(s):
// \valid_array[0]~5_combout  = (\addr[1]~input_o  & (((valid_array[0])))) # (!\addr[1]~input_o  & (\valid_array[0]~4_combout  & ((valid_array[0]) # (!\always0~1_combout ))))

	.dataa(\valid_array[0]~4_combout ),
	.datab(\addr[1]~input_o ),
	.datac(valid_array[0]),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\valid_array[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[0]~5 .lut_mask = 16'hE0E2;
defparam \valid_array[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N19
dffeas \valid_array[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\valid_array[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valid_array[0]),
	.prn(vcc));
// synopsys translate_off
defparam \valid_array[0] .is_wysiwyg = "true";
defparam \valid_array[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
fiftyfivenm_lcell_comb \valid_array[2]~2 (
// Equation(s):
// \valid_array[2]~2_combout  = (\addr[0]~input_o  & ((valid_array[2]))) # (!\addr[0]~input_o  & (!\wr~input_o ))

	.dataa(gnd),
	.datab(\wr~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(valid_array[2]),
	.cin(gnd),
	.combout(\valid_array[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[2]~2 .lut_mask = 16'hF303;
defparam \valid_array[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N20
fiftyfivenm_lcell_comb \valid_array[2]~3 (
// Equation(s):
// \valid_array[2]~3_combout  = (\addr[1]~input_o  & (\valid_array[2]~2_combout  & ((valid_array[2]) # (!\always0~1_combout )))) # (!\addr[1]~input_o  & (((valid_array[2]))))

	.dataa(\always0~1_combout ),
	.datab(\addr[1]~input_o ),
	.datac(valid_array[2]),
	.datad(\valid_array[2]~2_combout ),
	.cin(gnd),
	.combout(\valid_array[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array[2]~3 .lut_mask = 16'hF430;
defparam \valid_array[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N21
dffeas \valid_array[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\valid_array[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(valid_array[2]),
	.prn(vcc));
// synopsys translate_off
defparam \valid_array[2] .is_wysiwyg = "true";
defparam \valid_array[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N24
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((valid_array[2]))) # (!\addr[1]~input_o  & (valid_array[0]))))

	.dataa(\addr[0]~input_o ),
	.datab(valid_array[0]),
	.datac(\addr[1]~input_o ),
	.datad(valid_array[2]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF4A4;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\addr[0]~input_o  & ((\Mux0~0_combout  & ((valid_array[3]))) # (!\Mux0~0_combout  & (valid_array[1])))) # (!\addr[0]~input_o  & (((\Mux0~0_combout ))))

	.dataa(valid_array[1]),
	.datab(\addr[0]~input_o ),
	.datac(valid_array[3]),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hF388;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N8
fiftyfivenm_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .listen_to_nsleep_signal = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
fiftyfivenm_lcell_comb \tag_array~10feeder (
// Equation(s):
// \tag_array~10feeder_combout  = \addr[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\tag_array~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~10feeder .lut_mask = 16'hFF00;
defparam \tag_array~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
fiftyfivenm_lcell_comb \data_array~196 (
// Equation(s):
// \data_array~196_combout  = (\addr[1]~input_o  & (!\wr~input_o  & (!\data_array~192_combout  & \addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\wr~input_o ),
	.datac(\data_array~192_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_array~196_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~196 .lut_mask = 16'h0200;
defparam \data_array~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N1
dffeas \tag_array~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\tag_array~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~10 .is_wysiwyg = "true";
defparam \tag_array~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
fiftyfivenm_lcell_comb \data_array~194 (
// Equation(s):
// \data_array~194_combout  = (!\addr[1]~input_o  & (!\wr~input_o  & (!\data_array~192_combout  & \addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\wr~input_o ),
	.datac(\data_array~192_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_array~194_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~194 .lut_mask = 16'h0100;
defparam \data_array~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N1
dffeas \tag_array~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~4 .is_wysiwyg = "true";
defparam \tag_array~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
fiftyfivenm_lcell_comb \data_array~195 (
// Equation(s):
// \data_array~195_combout  = (!\addr[1]~input_o  & (!\wr~input_o  & (!\data_array~192_combout  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\wr~input_o ),
	.datac(\data_array~192_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_array~195_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~195 .lut_mask = 16'h0001;
defparam \data_array~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N19
dffeas \tag_array~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~1 .is_wysiwyg = "true";
defparam \tag_array~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
fiftyfivenm_lcell_comb \tag_array~7feeder (
// Equation(s):
// \tag_array~7feeder_combout  = \addr[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\tag_array~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~7feeder .lut_mask = 16'hFF00;
defparam \tag_array~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N29
dffeas \tag_array~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\tag_array~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~7 .is_wysiwyg = "true";
defparam \tag_array~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
fiftyfivenm_lcell_comb \tag_array~12 (
// Equation(s):
// \tag_array~12_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\tag_array~7_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\tag_array~1_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\tag_array~1_q ),
	.datad(\tag_array~7_q ),
	.cin(gnd),
	.combout(\tag_array~12_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~12 .lut_mask = 16'hBA98;
defparam \tag_array~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
fiftyfivenm_lcell_comb \tag_array~13 (
// Equation(s):
// \tag_array~13_combout  = (\addr[0]~input_o  & ((\tag_array~12_combout  & (\tag_array~10_q )) # (!\tag_array~12_combout  & ((\tag_array~4_q ))))) # (!\addr[0]~input_o  & (((\tag_array~12_combout ))))

	.dataa(\tag_array~10_q ),
	.datab(\addr[0]~input_o ),
	.datac(\tag_array~4_q ),
	.datad(\tag_array~12_combout ),
	.cin(gnd),
	.combout(\tag_array~13_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~13 .lut_mask = 16'hBBC0;
defparam \tag_array~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N15
dffeas \tag_array~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~6 .is_wysiwyg = "true";
defparam \tag_array~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N13
dffeas \tag_array~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~9 .is_wysiwyg = "true";
defparam \tag_array~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N23
dffeas \tag_array~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~0 .is_wysiwyg = "true";
defparam \tag_array~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N29
dffeas \tag_array~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~3 .is_wysiwyg = "true";
defparam \tag_array~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
fiftyfivenm_lcell_comb \tag_array~14 (
// Equation(s):
// \tag_array~14_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\tag_array~3_q ))) # (!\addr[0]~input_o  & (\tag_array~0_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\tag_array~0_q ),
	.datad(\tag_array~3_q ),
	.cin(gnd),
	.combout(\tag_array~14_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~14 .lut_mask = 16'hDC98;
defparam \tag_array~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
fiftyfivenm_lcell_comb \tag_array~15 (
// Equation(s):
// \tag_array~15_combout  = (\addr[1]~input_o  & ((\tag_array~14_combout  & ((\tag_array~9_q ))) # (!\tag_array~14_combout  & (\tag_array~6_q )))) # (!\addr[1]~input_o  & (((\tag_array~14_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\tag_array~6_q ),
	.datac(\tag_array~9_q ),
	.datad(\tag_array~14_combout ),
	.cin(gnd),
	.combout(\tag_array~15_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~15 .lut_mask = 16'hF588;
defparam \tag_array~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
fiftyfivenm_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o  $ (\tag_array~13_combout )) # (!\tag_array~15_combout ))) # (!\addr[2]~input_o  & ((\tag_array~15_combout ) # (\addr[3]~input_o  $ (\tag_array~13_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\tag_array~13_combout ),
	.datad(\tag_array~15_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h7DBE;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
fiftyfivenm_lcell_comb \data_array~192 (
// Equation(s):
// \data_array~192_combout  = (\Mux0~1_combout  & (!\always0~0_combout  & (\tag_array~17_combout  $ (!\addr[4]~input_o ))))

	.dataa(\tag_array~17_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\data_array~192_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~192 .lut_mask = 16'h0084;
defparam \data_array~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
fiftyfivenm_lcell_comb \data_array~193 (
// Equation(s):
// \data_array~193_combout  = (\addr[1]~input_o  & (!\wr~input_o  & (!\data_array~192_combout  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\wr~input_o ),
	.datac(\data_array~192_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_array~193_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~193 .lut_mask = 16'h0002;
defparam \data_array~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \tag_array~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~8 .is_wysiwyg = "true";
defparam \tag_array~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N27
dffeas \tag_array~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~11 .is_wysiwyg = "true";
defparam \tag_array~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N3
dffeas \tag_array~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~2 .is_wysiwyg = "true";
defparam \tag_array~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
fiftyfivenm_lcell_comb \tag_array~5feeder (
// Equation(s):
// \tag_array~5feeder_combout  = \addr[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\tag_array~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~5feeder .lut_mask = 16'hFF00;
defparam \tag_array~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \tag_array~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\tag_array~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tag_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tag_array~5 .is_wysiwyg = "true";
defparam \tag_array~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
fiftyfivenm_lcell_comb \tag_array~16 (
// Equation(s):
// \tag_array~16_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\tag_array~5_q ))) # (!\addr[0]~input_o  & (\tag_array~2_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\tag_array~2_q ),
	.datad(\tag_array~5_q ),
	.cin(gnd),
	.combout(\tag_array~16_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~16 .lut_mask = 16'hDC98;
defparam \tag_array~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
fiftyfivenm_lcell_comb \tag_array~17 (
// Equation(s):
// \tag_array~17_combout  = (\addr[1]~input_o  & ((\tag_array~16_combout  & ((\tag_array~11_q ))) # (!\tag_array~16_combout  & (\tag_array~8_q )))) # (!\addr[1]~input_o  & (((\tag_array~16_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\tag_array~8_q ),
	.datac(\tag_array~11_q ),
	.datad(\tag_array~16_combout ),
	.cin(gnd),
	.combout(\tag_array~17_combout ),
	.cout());
// synopsys translate_off
defparam \tag_array~17 .lut_mask = 16'hF588;
defparam \tag_array~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
fiftyfivenm_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\Mux0~1_combout  & (!\always0~0_combout  & (\tag_array~17_combout  $ (!\addr[4]~input_o ))))

	.dataa(\tag_array~17_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0084;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N26
fiftyfivenm_lcell_comb \valid_array~8 (
// Equation(s):
// \valid_array~8_combout  = (\wr~input_o ) # (!\always0~1_combout )

	.dataa(\wr~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\valid_array~8_combout ),
	.cout());
// synopsys translate_off
defparam \valid_array~8 .lut_mask = 16'hAAFF;
defparam \valid_array~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y31_N27
dffeas enable_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\valid_array~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable_reg.is_wysiwyg = "true";
defparam enable_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1688 (
// Equation(s):
// \simple_ram|ram~1688_combout  = (\addr[1]~input_o  & (\addr[0]~input_o  & (\addr[2]~input_o  & !\addr[3]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1688_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1688 .lut_mask = 16'h0080;
defparam \simple_ram|ram~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1689 (
// Equation(s):
// \simple_ram|ram~1689_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1688_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1688_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1689_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1689 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N1
dffeas \simple_ram|ram~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~224 .is_wysiwyg = "true";
defparam \simple_ram|ram~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1694 (
// Equation(s):
// \simple_ram|ram~1694_combout  = (\addr[1]~input_o  & (\addr[3]~input_o  & (\addr[0]~input_o  & \addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1694_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1694 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1695 (
// Equation(s):
// \simple_ram|ram~1695_combout  = (\simple_ram|ram~1694_combout  & (!\addr[4]~input_o  & (\wr~input_o  & \enable_reg~q )))

	.dataa(\simple_ram|ram~1694_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1695_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1695 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N7
dffeas \simple_ram|ram~480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~480 .is_wysiwyg = "true";
defparam \simple_ram|ram~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1692 (
// Equation(s):
// \simple_ram|ram~1692_combout  = (\addr[0]~input_o  & (!\addr[3]~input_o  & (\addr[1]~input_o  & !\addr[2]~input_o )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1692_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1692 .lut_mask = 16'h0020;
defparam \simple_ram|ram~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1693 (
// Equation(s):
// \simple_ram|ram~1693_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1692_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1692_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1693_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1693 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N3
dffeas \simple_ram|ram~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~96 .is_wysiwyg = "true";
defparam \simple_ram|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~352feeder (
// Equation(s):
// \simple_ram|ram~352feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~352feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1690 (
// Equation(s):
// \simple_ram|ram~1690_combout  = (\addr[3]~input_o  & (\addr[1]~input_o  & (!\addr[2]~input_o  & \addr[0]~input_o )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1690_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1690 .lut_mask = 16'h0800;
defparam \simple_ram|ram~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1691 (
// Equation(s):
// \simple_ram|ram~1691_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1690_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1690_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1691_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1691 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N9
dffeas \simple_ram|ram~352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~352 .is_wysiwyg = "true";
defparam \simple_ram|ram~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1031 (
// Equation(s):
// \simple_ram|ram~1031_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~352_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~96_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~96_q ),
	.datad(\simple_ram|ram~352_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1031_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1031 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1032 (
// Equation(s):
// \simple_ram|ram~1032_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1031_combout  & ((\simple_ram|ram~480_q ))) # (!\simple_ram|ram~1031_combout  & (\simple_ram|ram~224_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1031_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~224_q ),
	.datac(\simple_ram|ram~480_q ),
	.datad(\simple_ram|ram~1031_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1032_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1032 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1670 (
// Equation(s):
// \simple_ram|ram~1670_combout  = (\addr[1]~input_o  & (\addr[3]~input_o  & (!\addr[0]~input_o  & \addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1670_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1670 .lut_mask = 16'h0800;
defparam \simple_ram|ram~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1671 (
// Equation(s):
// \simple_ram|ram~1671_combout  = (!\addr[4]~input_o  & (\simple_ram|ram~1670_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1670_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1671_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1671 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N27
dffeas \simple_ram|ram~448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~448 .is_wysiwyg = "true";
defparam \simple_ram|ram~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1664 (
// Equation(s):
// \simple_ram|ram~1664_combout  = (\addr[1]~input_o  & (\addr[3]~input_o  & (!\addr[2]~input_o  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1664_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1664 .lut_mask = 16'h0008;
defparam \simple_ram|ram~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1665 (
// Equation(s):
// \simple_ram|ram~1665_combout  = (!\addr[4]~input_o  & (\simple_ram|ram~1664_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1664_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1665_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1665 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N17
dffeas \simple_ram|ram~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~320 .is_wysiwyg = "true";
defparam \simple_ram|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1668 (
// Equation(s):
// \simple_ram|ram~1668_combout  = (\addr[1]~input_o  & (!\addr[3]~input_o  & (!\addr[0]~input_o  & !\addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1668_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1668 .lut_mask = 16'h0002;
defparam \simple_ram|ram~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1669 (
// Equation(s):
// \simple_ram|ram~1669_combout  = (!\addr[4]~input_o  & (\simple_ram|ram~1668_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1668_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1669_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1669 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N21
dffeas \simple_ram|ram~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~64 .is_wysiwyg = "true";
defparam \simple_ram|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
fiftyfivenm_lcell_comb \simple_ram|ram~192feeder (
// Equation(s):
// \simple_ram|ram~192feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~192feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1666 (
// Equation(s):
// \simple_ram|ram~1666_combout  = (!\addr[3]~input_o  & (\addr[1]~input_o  & (\addr[2]~input_o  & !\addr[0]~input_o )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1666_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1666 .lut_mask = 16'h0040;
defparam \simple_ram|ram~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1667 (
// Equation(s):
// \simple_ram|ram~1667_combout  = (!\addr[4]~input_o  & (\simple_ram|ram~1666_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1666_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1667_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1667 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \simple_ram|ram~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~192 .is_wysiwyg = "true";
defparam \simple_ram|ram~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1024 (
// Equation(s):
// \simple_ram|ram~1024_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~192_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~64_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~64_q ),
	.datad(\simple_ram|ram~192_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1024_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1024 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1025 (
// Equation(s):
// \simple_ram|ram~1025_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1024_combout  & (\simple_ram|ram~448_q )) # (!\simple_ram|ram~1024_combout  & ((\simple_ram|ram~320_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1024_combout ))))

	.dataa(\simple_ram|ram~448_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~320_q ),
	.datad(\simple_ram|ram~1024_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1025_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1025 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~256feeder (
// Equation(s):
// \simple_ram|ram~256feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~256feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1680 (
// Equation(s):
// \simple_ram|ram~1680_combout  = (!\addr[1]~input_o  & (\addr[3]~input_o  & (!\addr[2]~input_o  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1680_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1680 .lut_mask = 16'h0004;
defparam \simple_ram|ram~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1681 (
// Equation(s):
// \simple_ram|ram~1681_combout  = (!\addr[4]~input_o  & (\wr~input_o  & (\simple_ram|ram~1680_combout  & \enable_reg~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\wr~input_o ),
	.datac(\simple_ram|ram~1680_combout ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1681_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1681 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \simple_ram|ram~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~256 .is_wysiwyg = "true";
defparam \simple_ram|ram~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1686 (
// Equation(s):
// \simple_ram|ram~1686_combout  = (!\addr[1]~input_o  & (\addr[3]~input_o  & (!\addr[0]~input_o  & \addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1686_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1686 .lut_mask = 16'h0400;
defparam \simple_ram|ram~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1687 (
// Equation(s):
// \simple_ram|ram~1687_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1686_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1686_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1687_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1687 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \simple_ram|ram~384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~384 .is_wysiwyg = "true";
defparam \simple_ram|ram~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1684 (
// Equation(s):
// \simple_ram|ram~1684_combout  = (!\addr[1]~input_o  & (!\addr[3]~input_o  & (!\addr[2]~input_o  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1684_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1684 .lut_mask = 16'h0001;
defparam \simple_ram|ram~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1685 (
// Equation(s):
// \simple_ram|ram~1685_combout  = (!\addr[4]~input_o  & (\wr~input_o  & (\simple_ram|ram~1684_combout  & \enable_reg~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\wr~input_o ),
	.datac(\simple_ram|ram~1684_combout ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1685_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1685 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \simple_ram|ram~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~0 .is_wysiwyg = "true";
defparam \simple_ram|ram~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
fiftyfivenm_lcell_comb \simple_ram|ram~128feeder (
// Equation(s):
// \simple_ram|ram~128feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~128feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1682 (
// Equation(s):
// \simple_ram|ram~1682_combout  = (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\addr[2]~input_o  & !\addr[3]~input_o )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1682_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1682 .lut_mask = 16'h0010;
defparam \simple_ram|ram~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1683 (
// Equation(s):
// \simple_ram|ram~1683_combout  = (!\addr[4]~input_o  & (\simple_ram|ram~1682_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1682_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1683_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1683 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N5
dffeas \simple_ram|ram~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~128 .is_wysiwyg = "true";
defparam \simple_ram|ram~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1028 (
// Equation(s):
// \simple_ram|ram~1028_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~128_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~0_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~0_q ),
	.datad(\simple_ram|ram~128_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1028_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1028 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1029 (
// Equation(s):
// \simple_ram|ram~1029_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1028_combout  & ((\simple_ram|ram~384_q ))) # (!\simple_ram|ram~1028_combout  & (\simple_ram|ram~256_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1028_combout ))))

	.dataa(\simple_ram|ram~256_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~384_q ),
	.datad(\simple_ram|ram~1028_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1029_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1029 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1672 (
// Equation(s):
// \simple_ram|ram~1672_combout  = (!\addr[1]~input_o  & (!\addr[3]~input_o  & (\addr[0]~input_o  & \addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1672_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1672 .lut_mask = 16'h1000;
defparam \simple_ram|ram~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1673 (
// Equation(s):
// \simple_ram|ram~1673_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1672_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1672_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1673_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1673 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N9
dffeas \simple_ram|ram~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~160 .is_wysiwyg = "true";
defparam \simple_ram|ram~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1678 (
// Equation(s):
// \simple_ram|ram~1678_combout  = (!\addr[1]~input_o  & (\addr[3]~input_o  & (\addr[2]~input_o  & \addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1678_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1678 .lut_mask = 16'h4000;
defparam \simple_ram|ram~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1679 (
// Equation(s):
// \simple_ram|ram~1679_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1678_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1678_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1679_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1679 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N11
dffeas \simple_ram|ram~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~416 .is_wysiwyg = "true";
defparam \simple_ram|ram~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1676 (
// Equation(s):
// \simple_ram|ram~1676_combout  = (\addr[0]~input_o  & (!\addr[1]~input_o  & (!\addr[3]~input_o  & !\addr[2]~input_o )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1676_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1676 .lut_mask = 16'h0002;
defparam \simple_ram|ram~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1677 (
// Equation(s):
// \simple_ram|ram~1677_combout  = (\simple_ram|ram~1676_combout  & (\enable_reg~q  & (!\addr[4]~input_o  & \wr~input_o )))

	.dataa(\simple_ram|ram~1676_combout ),
	.datab(\enable_reg~q ),
	.datac(\addr[4]~input_o ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1677_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1677 .lut_mask = 16'h0800;
defparam \simple_ram|ram~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \simple_ram|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~32 .is_wysiwyg = "true";
defparam \simple_ram|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1674 (
// Equation(s):
// \simple_ram|ram~1674_combout  = (!\addr[1]~input_o  & (\addr[3]~input_o  & (\addr[0]~input_o  & !\addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1674_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1674 .lut_mask = 16'h0040;
defparam \simple_ram|ram~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1675 (
// Equation(s):
// \simple_ram|ram~1675_combout  = (\enable_reg~q  & (!\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1674_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1674_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1675_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1675 .lut_mask = 16'h2000;
defparam \simple_ram|ram~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N23
dffeas \simple_ram|ram~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~288 .is_wysiwyg = "true";
defparam \simple_ram|ram~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1026 (
// Equation(s):
// \simple_ram|ram~1026_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~288_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~32_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~32_q ),
	.datad(\simple_ram|ram~288_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1026_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1026 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1027 (
// Equation(s):
// \simple_ram|ram~1027_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1026_combout  & ((\simple_ram|ram~416_q ))) # (!\simple_ram|ram~1026_combout  & (\simple_ram|ram~160_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1026_combout ))))

	.dataa(\simple_ram|ram~160_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~416_q ),
	.datad(\simple_ram|ram~1026_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1027_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1027 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1030 (
// Equation(s):
// \simple_ram|ram~1030_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~1027_combout ))) # (!\addr[0]~input_o  & (\simple_ram|ram~1029_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1029_combout ),
	.datad(\simple_ram|ram~1027_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1030_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1030 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1033 (
// Equation(s):
// \simple_ram|ram~1033_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1030_combout  & (\simple_ram|ram~1032_combout )) # (!\simple_ram|ram~1030_combout  & ((\simple_ram|ram~1025_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1030_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1032_combout ),
	.datac(\simple_ram|ram~1025_combout ),
	.datad(\simple_ram|ram~1030_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1033_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1033 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
fiftyfivenm_lcell_comb \simple_ram|ram~736feeder (
// Equation(s):
// \simple_ram|ram~736feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~736feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~736feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~736feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1708 (
// Equation(s):
// \simple_ram|ram~1708_combout  = (\enable_reg~q  & (\addr[4]~input_o  & (\wr~input_o  & \simple_ram|ram~1688_combout )))

	.dataa(\enable_reg~q ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\simple_ram|ram~1688_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1708_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1708 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N1
dffeas \simple_ram|ram~736 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~736 .is_wysiwyg = "true";
defparam \simple_ram|ram~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1711 (
// Equation(s):
// \simple_ram|ram~1711_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1694_combout  & (\wr~input_o  & \enable_reg~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1694_combout ),
	.datac(\wr~input_o ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1711_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1711 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N29
dffeas \simple_ram|ram~992 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~992 .is_wysiwyg = "true";
defparam \simple_ram|ram~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1710 (
// Equation(s):
// \simple_ram|ram~1710_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1692_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1692_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1710_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1710 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \simple_ram|ram~608 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~608 .is_wysiwyg = "true";
defparam \simple_ram|ram~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
fiftyfivenm_lcell_comb \simple_ram|ram~864feeder (
// Equation(s):
// \simple_ram|ram~864feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~864feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~864feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~864feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1709 (
// Equation(s):
// \simple_ram|ram~1709_combout  = (\simple_ram|ram~1690_combout  & (\addr[4]~input_o  & (\wr~input_o  & \enable_reg~q )))

	.dataa(\simple_ram|ram~1690_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\wr~input_o ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1709_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1709 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \simple_ram|ram~864 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~864 .is_wysiwyg = "true";
defparam \simple_ram|ram~864 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1041 (
// Equation(s):
// \simple_ram|ram~1041_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~864_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~608_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~608_q ),
	.datad(\simple_ram|ram~864_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1041_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1041 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1042 (
// Equation(s):
// \simple_ram|ram~1042_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1041_combout  & ((\simple_ram|ram~992_q ))) # (!\simple_ram|ram~1041_combout  & (\simple_ram|ram~736_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1041_combout ))))

	.dataa(\simple_ram|ram~736_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~992_q ),
	.datad(\simple_ram|ram~1041_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1042_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1042 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
fiftyfivenm_lcell_comb \simple_ram|ram~832feeder (
// Equation(s):
// \simple_ram|ram~832feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~832feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1700 (
// Equation(s):
// \simple_ram|ram~1700_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1664_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1664_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1700_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1700 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \simple_ram|ram~832 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~832 .is_wysiwyg = "true";
defparam \simple_ram|ram~832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1703 (
// Equation(s):
// \simple_ram|ram~1703_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1670_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1670_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1703_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1703 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N3
dffeas \simple_ram|ram~960 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~960 .is_wysiwyg = "true";
defparam \simple_ram|ram~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1702 (
// Equation(s):
// \simple_ram|ram~1702_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1668_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1668_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1702_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1702 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N29
dffeas \simple_ram|ram~576 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~576 .is_wysiwyg = "true";
defparam \simple_ram|ram~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1701 (
// Equation(s):
// \simple_ram|ram~1701_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1666_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1666_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1701_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1701 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \simple_ram|ram~704 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~704 .is_wysiwyg = "true";
defparam \simple_ram|ram~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1036 (
// Equation(s):
// \simple_ram|ram~1036_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~704_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~576_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~576_q ),
	.datad(\simple_ram|ram~704_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1036_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1036 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1037 (
// Equation(s):
// \simple_ram|ram~1037_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1036_combout  & ((\simple_ram|ram~960_q ))) # (!\simple_ram|ram~1036_combout  & (\simple_ram|ram~832_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1036_combout ))))

	.dataa(\simple_ram|ram~832_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~960_q ),
	.datad(\simple_ram|ram~1036_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1037_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1037 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~768feeder (
// Equation(s):
// \simple_ram|ram~768feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~768feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1704 (
// Equation(s):
// \simple_ram|ram~1704_combout  = (\addr[4]~input_o  & (\wr~input_o  & (\simple_ram|ram~1680_combout  & \enable_reg~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\wr~input_o ),
	.datac(\simple_ram|ram~1680_combout ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1704_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1704 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N29
dffeas \simple_ram|ram~768 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~768 .is_wysiwyg = "true";
defparam \simple_ram|ram~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1707 (
// Equation(s):
// \simple_ram|ram~1707_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1686_combout  & (\wr~input_o  & \enable_reg~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1686_combout ),
	.datac(\wr~input_o ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1707_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1707 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N11
dffeas \simple_ram|ram~896 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~896 .is_wysiwyg = "true";
defparam \simple_ram|ram~896 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1706 (
// Equation(s):
// \simple_ram|ram~1706_combout  = (\simple_ram|ram~1684_combout  & (\wr~input_o  & (\addr[4]~input_o  & \enable_reg~q )))

	.dataa(\simple_ram|ram~1684_combout ),
	.datab(\wr~input_o ),
	.datac(\addr[4]~input_o ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1706_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1706 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N31
dffeas \simple_ram|ram~512 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~512 .is_wysiwyg = "true";
defparam \simple_ram|ram~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~640feeder (
// Equation(s):
// \simple_ram|ram~640feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~640feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1705 (
// Equation(s):
// \simple_ram|ram~1705_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1682_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1682_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1705_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1705 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N17
dffeas \simple_ram|ram~640 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~640 .is_wysiwyg = "true";
defparam \simple_ram|ram~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1038 (
// Equation(s):
// \simple_ram|ram~1038_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~640_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~512_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~512_q ),
	.datad(\simple_ram|ram~640_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1038_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1038 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1039 (
// Equation(s):
// \simple_ram|ram~1039_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1038_combout  & ((\simple_ram|ram~896_q ))) # (!\simple_ram|ram~1038_combout  & (\simple_ram|ram~768_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1038_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~768_q ),
	.datac(\simple_ram|ram~896_q ),
	.datad(\simple_ram|ram~1038_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1039_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1039 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1040 (
// Equation(s):
// \simple_ram|ram~1040_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\simple_ram|ram~1037_combout )) # (!\addr[1]~input_o  & ((\simple_ram|ram~1039_combout )))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1037_combout ),
	.datad(\simple_ram|ram~1039_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1040_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1040 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~928feeder (
// Equation(s):
// \simple_ram|ram~928feeder_combout  = \data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~928feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1699 (
// Equation(s):
// \simple_ram|ram~1699_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1678_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1678_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1699_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1699 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N21
dffeas \simple_ram|ram~928 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~928 .is_wysiwyg = "true";
defparam \simple_ram|ram~928 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1696 (
// Equation(s):
// \simple_ram|ram~1696_combout  = (\wr~input_o  & (\simple_ram|ram~1672_combout  & (\addr[4]~input_o  & \enable_reg~q )))

	.dataa(\wr~input_o ),
	.datab(\simple_ram|ram~1672_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\enable_reg~q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1696_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1696 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N1
dffeas \simple_ram|ram~672 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~672 .is_wysiwyg = "true";
defparam \simple_ram|ram~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1698 (
// Equation(s):
// \simple_ram|ram~1698_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1676_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1676_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1698_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1698 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \simple_ram|ram~544 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~544 .is_wysiwyg = "true";
defparam \simple_ram|ram~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1697 (
// Equation(s):
// \simple_ram|ram~1697_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1674_combout  & (\enable_reg~q  & \wr~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1674_combout ),
	.datac(\enable_reg~q ),
	.datad(\wr~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1697_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1697 .lut_mask = 16'h8000;
defparam \simple_ram|ram~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \simple_ram|ram~800 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~800 .is_wysiwyg = "true";
defparam \simple_ram|ram~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1034 (
// Equation(s):
// \simple_ram|ram~1034_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~800_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~544_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~544_q ),
	.datad(\simple_ram|ram~800_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1034_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1034 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1035 (
// Equation(s):
// \simple_ram|ram~1035_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1034_combout  & (\simple_ram|ram~928_q )) # (!\simple_ram|ram~1034_combout  & ((\simple_ram|ram~672_q ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1034_combout ))))

	.dataa(\simple_ram|ram~928_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~672_q ),
	.datad(\simple_ram|ram~1034_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1035_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1035 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1043 (
// Equation(s):
// \simple_ram|ram~1043_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1040_combout  & (\simple_ram|ram~1042_combout )) # (!\simple_ram|ram~1040_combout  & ((\simple_ram|ram~1035_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1040_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1042_combout ),
	.datac(\simple_ram|ram~1040_combout ),
	.datad(\simple_ram|ram~1035_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1043_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1043 .lut_mask = 16'hDAD0;
defparam \simple_ram|ram~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N4
fiftyfivenm_lcell_comb \out_data[0]~0 (
// Equation(s):
// \out_data[0]~0_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1043_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1033_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1033_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1043_combout ),
	.cin(gnd),
	.combout(\out_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[0]~0 .lut_mask = 16'hEE44;
defparam \out_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N16
fiftyfivenm_lcell_comb \data_array~64feeder (
// Equation(s):
// \data_array~64feeder_combout  = out_data[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~64feeder .lut_mask = 16'hF0F0;
defparam \data_array~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N17
dffeas \data_array~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~64 .is_wysiwyg = "true";
defparam \data_array~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N27
dffeas \data_array~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~96 .is_wysiwyg = "true";
defparam \data_array~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N27
dffeas \data_array~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~0 .is_wysiwyg = "true";
defparam \data_array~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
fiftyfivenm_lcell_comb \data_array~32feeder (
// Equation(s):
// \data_array~32feeder_combout  = out_data[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~32feeder .lut_mask = 16'hF0F0;
defparam \data_array~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N21
dffeas \data_array~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~32 .is_wysiwyg = "true";
defparam \data_array~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
fiftyfivenm_lcell_comb \data_array~128 (
// Equation(s):
// \data_array~128_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~32_q ))) # (!\addr[0]~input_o  & (\data_array~0_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~0_q ),
	.datad(\data_array~32_q ),
	.cin(gnd),
	.combout(\data_array~128_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~128 .lut_mask = 16'hDC98;
defparam \data_array~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N26
fiftyfivenm_lcell_comb \data_array~129 (
// Equation(s):
// \data_array~129_combout  = (\addr[1]~input_o  & ((\data_array~128_combout  & ((\data_array~96_q ))) # (!\data_array~128_combout  & (\data_array~64_q )))) # (!\addr[1]~input_o  & (((\data_array~128_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~64_q ),
	.datac(\data_array~96_q ),
	.datad(\data_array~128_combout ),
	.cin(gnd),
	.combout(\data_array~129_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~129 .lut_mask = 16'hF588;
defparam \data_array~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N5
dffeas \out_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[0]~0_combout ),
	.asdata(\data_array~129_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[0] .is_wysiwyg = "true";
defparam \out_data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y40_N1
fiftyfivenm_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .listen_to_nsleep_signal = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y35_N15
dffeas \simple_ram|ram~449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~449 .is_wysiwyg = "true";
defparam \simple_ram|ram~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N31
dffeas \simple_ram|ram~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~321 .is_wysiwyg = "true";
defparam \simple_ram|ram~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N29
dffeas \simple_ram|ram~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~65 .is_wysiwyg = "true";
defparam \simple_ram|ram~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N29
dffeas \simple_ram|ram~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~193 .is_wysiwyg = "true";
defparam \simple_ram|ram~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1044 (
// Equation(s):
// \simple_ram|ram~1044_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~193_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~65_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~65_q ),
	.datad(\simple_ram|ram~193_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1044_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1044 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1045 (
// Equation(s):
// \simple_ram|ram~1045_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1044_combout  & (\simple_ram|ram~449_q )) # (!\simple_ram|ram~1044_combout  & ((\simple_ram|ram~321_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1044_combout ))))

	.dataa(\simple_ram|ram~449_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~321_q ),
	.datad(\simple_ram|ram~1044_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1045_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1045 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N15
dffeas \simple_ram|ram~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~97 .is_wysiwyg = "true";
defparam \simple_ram|ram~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N29
dffeas \simple_ram|ram~353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~353 .is_wysiwyg = "true";
defparam \simple_ram|ram~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1051 (
// Equation(s):
// \simple_ram|ram~1051_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~353_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~97_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~97_q ),
	.datad(\simple_ram|ram~353_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1051_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1051 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N31
dffeas \simple_ram|ram~481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~481 .is_wysiwyg = "true";
defparam \simple_ram|ram~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N17
dffeas \simple_ram|ram~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~225 .is_wysiwyg = "true";
defparam \simple_ram|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1052 (
// Equation(s):
// \simple_ram|ram~1052_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1051_combout  & (\simple_ram|ram~481_q )) # (!\simple_ram|ram~1051_combout  & ((\simple_ram|ram~225_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1051_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1051_combout ),
	.datac(\simple_ram|ram~481_q ),
	.datad(\simple_ram|ram~225_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1052_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1052 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \simple_ram|ram~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~161 .is_wysiwyg = "true";
defparam \simple_ram|ram~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \simple_ram|ram~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~417 .is_wysiwyg = "true";
defparam \simple_ram|ram~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \simple_ram|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~33 .is_wysiwyg = "true";
defparam \simple_ram|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~289feeder (
// Equation(s):
// \simple_ram|ram~289feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~289feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N17
dffeas \simple_ram|ram~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~289 .is_wysiwyg = "true";
defparam \simple_ram|ram~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1046 (
// Equation(s):
// \simple_ram|ram~1046_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~289_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~33_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~33_q ),
	.datad(\simple_ram|ram~289_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1046_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1046 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1047 (
// Equation(s):
// \simple_ram|ram~1047_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1046_combout  & ((\simple_ram|ram~417_q ))) # (!\simple_ram|ram~1046_combout  & (\simple_ram|ram~161_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1046_combout ))))

	.dataa(\simple_ram|ram~161_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~417_q ),
	.datad(\simple_ram|ram~1046_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1047_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1047 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N23
dffeas \simple_ram|ram~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~257 .is_wysiwyg = "true";
defparam \simple_ram|ram~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \simple_ram|ram~385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~385 .is_wysiwyg = "true";
defparam \simple_ram|ram~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N25
dffeas \simple_ram|ram~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1 .is_wysiwyg = "true";
defparam \simple_ram|ram~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~129feeder (
// Equation(s):
// \simple_ram|ram~129feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~129feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N3
dffeas \simple_ram|ram~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~129 .is_wysiwyg = "true";
defparam \simple_ram|ram~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1048 (
// Equation(s):
// \simple_ram|ram~1048_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~129_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~1_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1_q ),
	.datad(\simple_ram|ram~129_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1048_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1048 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1049 (
// Equation(s):
// \simple_ram|ram~1049_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1048_combout  & ((\simple_ram|ram~385_q ))) # (!\simple_ram|ram~1048_combout  & (\simple_ram|ram~257_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1048_combout ))))

	.dataa(\simple_ram|ram~257_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~385_q ),
	.datad(\simple_ram|ram~1048_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1049_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1049 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1050 (
// Equation(s):
// \simple_ram|ram~1050_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1047_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1049_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1047_combout ),
	.datad(\simple_ram|ram~1049_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1050_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1050 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1053 (
// Equation(s):
// \simple_ram|ram~1053_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1050_combout  & ((\simple_ram|ram~1052_combout ))) # (!\simple_ram|ram~1050_combout  & (\simple_ram|ram~1045_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1050_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1045_combout ),
	.datac(\simple_ram|ram~1052_combout ),
	.datad(\simple_ram|ram~1050_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1053_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1053 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~737feeder (
// Equation(s):
// \simple_ram|ram~737feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~737feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N27
dffeas \simple_ram|ram~737 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~737 .is_wysiwyg = "true";
defparam \simple_ram|ram~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N3
dffeas \simple_ram|ram~993 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~993 .is_wysiwyg = "true";
defparam \simple_ram|ram~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \simple_ram|ram~609 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~609 .is_wysiwyg = "true";
defparam \simple_ram|ram~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~865feeder (
// Equation(s):
// \simple_ram|ram~865feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~865feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N15
dffeas \simple_ram|ram~865 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~865 .is_wysiwyg = "true";
defparam \simple_ram|ram~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1061 (
// Equation(s):
// \simple_ram|ram~1061_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~865_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~609_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~609_q ),
	.datad(\simple_ram|ram~865_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1061_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1061 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1062 (
// Equation(s):
// \simple_ram|ram~1062_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1061_combout  & ((\simple_ram|ram~993_q ))) # (!\simple_ram|ram~1061_combout  & (\simple_ram|ram~737_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1061_combout ))))

	.dataa(\simple_ram|ram~737_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~993_q ),
	.datad(\simple_ram|ram~1061_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1062_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1062 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \simple_ram|ram~929 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~929 .is_wysiwyg = "true";
defparam \simple_ram|ram~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N17
dffeas \simple_ram|ram~673 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~673 .is_wysiwyg = "true";
defparam \simple_ram|ram~673 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \simple_ram|ram~545 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~545 .is_wysiwyg = "true";
defparam \simple_ram|ram~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \simple_ram|ram~801 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~801 .is_wysiwyg = "true";
defparam \simple_ram|ram~801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1054 (
// Equation(s):
// \simple_ram|ram~1054_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~801_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~545_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~545_q ),
	.datad(\simple_ram|ram~801_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1054_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1054 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1055 (
// Equation(s):
// \simple_ram|ram~1055_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1054_combout  & (\simple_ram|ram~929_q )) # (!\simple_ram|ram~1054_combout  & ((\simple_ram|ram~673_q ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1054_combout ))))

	.dataa(\simple_ram|ram~929_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~673_q ),
	.datad(\simple_ram|ram~1054_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1055_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1055 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
fiftyfivenm_lcell_comb \simple_ram|ram~833feeder (
// Equation(s):
// \simple_ram|ram~833feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~833feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \simple_ram|ram~833 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~833 .is_wysiwyg = "true";
defparam \simple_ram|ram~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \simple_ram|ram~961 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~961 .is_wysiwyg = "true";
defparam \simple_ram|ram~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N1
dffeas \simple_ram|ram~577 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~577 .is_wysiwyg = "true";
defparam \simple_ram|ram~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
fiftyfivenm_lcell_comb \simple_ram|ram~705feeder (
// Equation(s):
// \simple_ram|ram~705feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~705feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N7
dffeas \simple_ram|ram~705 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~705 .is_wysiwyg = "true";
defparam \simple_ram|ram~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1056 (
// Equation(s):
// \simple_ram|ram~1056_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~705_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~577_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~577_q ),
	.datad(\simple_ram|ram~705_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1056_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1056 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1057 (
// Equation(s):
// \simple_ram|ram~1057_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1056_combout  & ((\simple_ram|ram~961_q ))) # (!\simple_ram|ram~1056_combout  & (\simple_ram|ram~833_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1056_combout ))))

	.dataa(\simple_ram|ram~833_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~961_q ),
	.datad(\simple_ram|ram~1056_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1057_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1057 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~769feeder (
// Equation(s):
// \simple_ram|ram~769feeder_combout  = \data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~769feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N21
dffeas \simple_ram|ram~769 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~769 .is_wysiwyg = "true";
defparam \simple_ram|ram~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N3
dffeas \simple_ram|ram~897 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~897 .is_wysiwyg = "true";
defparam \simple_ram|ram~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N7
dffeas \simple_ram|ram~513 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~513 .is_wysiwyg = "true";
defparam \simple_ram|ram~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N21
dffeas \simple_ram|ram~641 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~641 .is_wysiwyg = "true";
defparam \simple_ram|ram~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1058 (
// Equation(s):
// \simple_ram|ram~1058_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~641_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~513_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~513_q ),
	.datad(\simple_ram|ram~641_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1058_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1058 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1059 (
// Equation(s):
// \simple_ram|ram~1059_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1058_combout  & ((\simple_ram|ram~897_q ))) # (!\simple_ram|ram~1058_combout  & (\simple_ram|ram~769_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1058_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~769_q ),
	.datac(\simple_ram|ram~897_q ),
	.datad(\simple_ram|ram~1058_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1059_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1059 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1060 (
// Equation(s):
// \simple_ram|ram~1060_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1057_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\simple_ram|ram~1059_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1057_combout ),
	.datad(\simple_ram|ram~1059_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1060_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1060 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1063 (
// Equation(s):
// \simple_ram|ram~1063_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1060_combout  & (\simple_ram|ram~1062_combout )) # (!\simple_ram|ram~1060_combout  & ((\simple_ram|ram~1055_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1060_combout ))))

	.dataa(\simple_ram|ram~1062_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1055_combout ),
	.datad(\simple_ram|ram~1060_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1063_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1063 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N2
fiftyfivenm_lcell_comb \out_data[1]~1 (
// Equation(s):
// \out_data[1]~1_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1063_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1053_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1053_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1063_combout ),
	.cin(gnd),
	.combout(\out_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[1]~1 .lut_mask = 16'hEE44;
defparam \out_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
fiftyfivenm_lcell_comb \data_array~33feeder (
// Equation(s):
// \data_array~33feeder_combout  = out_data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~33feeder .lut_mask = 16'hF0F0;
defparam \data_array~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N5
dffeas \data_array~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~33 .is_wysiwyg = "true";
defparam \data_array~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \data_array~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~97 .is_wysiwyg = "true";
defparam \data_array~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N15
dffeas \data_array~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~1 .is_wysiwyg = "true";
defparam \data_array~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
fiftyfivenm_lcell_comb \data_array~65feeder (
// Equation(s):
// \data_array~65feeder_combout  = out_data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~65feeder .lut_mask = 16'hF0F0;
defparam \data_array~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N15
dffeas \data_array~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~65 .is_wysiwyg = "true";
defparam \data_array~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
fiftyfivenm_lcell_comb \data_array~130 (
// Equation(s):
// \data_array~130_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~65_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~1_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~1_q ),
	.datad(\data_array~65_q ),
	.cin(gnd),
	.combout(\data_array~130_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~130 .lut_mask = 16'hBA98;
defparam \data_array~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
fiftyfivenm_lcell_comb \data_array~131 (
// Equation(s):
// \data_array~131_combout  = (\addr[0]~input_o  & ((\data_array~130_combout  & ((\data_array~97_q ))) # (!\data_array~130_combout  & (\data_array~33_q )))) # (!\addr[0]~input_o  & (((\data_array~130_combout ))))

	.dataa(\data_array~33_q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~97_q ),
	.datad(\data_array~130_combout ),
	.cin(gnd),
	.combout(\data_array~131_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~131 .lut_mask = 16'hF388;
defparam \data_array~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N3
dffeas \out_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[1]~1_combout ),
	.asdata(\data_array~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[1] .is_wysiwyg = "true";
defparam \out_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N22
fiftyfivenm_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .listen_to_nsleep_signal = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X76_Y32_N9
dffeas \simple_ram|ram~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~226 .is_wysiwyg = "true";
defparam \simple_ram|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N27
dffeas \simple_ram|ram~482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~482 .is_wysiwyg = "true";
defparam \simple_ram|ram~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N7
dffeas \simple_ram|ram~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~98 .is_wysiwyg = "true";
defparam \simple_ram|ram~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N25
dffeas \simple_ram|ram~354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~354 .is_wysiwyg = "true";
defparam \simple_ram|ram~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1071 (
// Equation(s):
// \simple_ram|ram~1071_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~354_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~98_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~98_q ),
	.datad(\simple_ram|ram~354_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1071_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1071 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1072 (
// Equation(s):
// \simple_ram|ram~1072_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1071_combout  & ((\simple_ram|ram~482_q ))) # (!\simple_ram|ram~1071_combout  & (\simple_ram|ram~226_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1071_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~226_q ),
	.datac(\simple_ram|ram~482_q ),
	.datad(\simple_ram|ram~1071_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1072_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1072 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
fiftyfivenm_lcell_comb \simple_ram|ram~450feeder (
// Equation(s):
// \simple_ram|ram~450feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~450feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N25
dffeas \simple_ram|ram~450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~450 .is_wysiwyg = "true";
defparam \simple_ram|ram~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \simple_ram|ram~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~322 .is_wysiwyg = "true";
defparam \simple_ram|ram~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N25
dffeas \simple_ram|ram~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~66 .is_wysiwyg = "true";
defparam \simple_ram|ram~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \simple_ram|ram~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~194 .is_wysiwyg = "true";
defparam \simple_ram|ram~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1064 (
// Equation(s):
// \simple_ram|ram~1064_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~194_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~66_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~66_q ),
	.datad(\simple_ram|ram~194_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1064_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1064 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1065 (
// Equation(s):
// \simple_ram|ram~1065_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1064_combout  & (\simple_ram|ram~450_q )) # (!\simple_ram|ram~1064_combout  & ((\simple_ram|ram~322_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1064_combout ))))

	.dataa(\simple_ram|ram~450_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~322_q ),
	.datad(\simple_ram|ram~1064_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1065_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1065 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N15
dffeas \simple_ram|ram~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~162 .is_wysiwyg = "true";
defparam \simple_ram|ram~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \simple_ram|ram~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~418 .is_wysiwyg = "true";
defparam \simple_ram|ram~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N21
dffeas \simple_ram|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~34 .is_wysiwyg = "true";
defparam \simple_ram|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~290feeder (
// Equation(s):
// \simple_ram|ram~290feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~290feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N1
dffeas \simple_ram|ram~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~290 .is_wysiwyg = "true";
defparam \simple_ram|ram~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1066 (
// Equation(s):
// \simple_ram|ram~1066_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~290_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~34_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~34_q ),
	.datad(\simple_ram|ram~290_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1066_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1066 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1067 (
// Equation(s):
// \simple_ram|ram~1067_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1066_combout  & ((\simple_ram|ram~418_q ))) # (!\simple_ram|ram~1066_combout  & (\simple_ram|ram~162_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1066_combout ))))

	.dataa(\simple_ram|ram~162_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~418_q ),
	.datad(\simple_ram|ram~1066_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1067_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1067 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N11
dffeas \simple_ram|ram~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~2 .is_wysiwyg = "true";
defparam \simple_ram|ram~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \simple_ram|ram~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~130 .is_wysiwyg = "true";
defparam \simple_ram|ram~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1068 (
// Equation(s):
// \simple_ram|ram~1068_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~130_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~2_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~2_q ),
	.datad(\simple_ram|ram~130_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1068_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1068 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N29
dffeas \simple_ram|ram~386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~386 .is_wysiwyg = "true";
defparam \simple_ram|ram~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~258feeder (
// Equation(s):
// \simple_ram|ram~258feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~258feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \simple_ram|ram~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~258 .is_wysiwyg = "true";
defparam \simple_ram|ram~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1069 (
// Equation(s):
// \simple_ram|ram~1069_combout  = (\simple_ram|ram~1068_combout  & (((\simple_ram|ram~386_q )) # (!\addr[3]~input_o ))) # (!\simple_ram|ram~1068_combout  & (\addr[3]~input_o  & ((\simple_ram|ram~258_q ))))

	.dataa(\simple_ram|ram~1068_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~386_q ),
	.datad(\simple_ram|ram~258_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1069_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1069 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1070 (
// Equation(s):
// \simple_ram|ram~1070_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1067_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1069_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1067_combout ),
	.datad(\simple_ram|ram~1069_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1070_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1070 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1073 (
// Equation(s):
// \simple_ram|ram~1073_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1070_combout  & (\simple_ram|ram~1072_combout )) # (!\simple_ram|ram~1070_combout  & ((\simple_ram|ram~1065_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1070_combout ))))

	.dataa(\simple_ram|ram~1072_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1065_combout ),
	.datad(\simple_ram|ram~1070_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1073_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1073 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \simple_ram|ram~930 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~930 .is_wysiwyg = "true";
defparam \simple_ram|ram~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N25
dffeas \simple_ram|ram~674 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~674 .is_wysiwyg = "true";
defparam \simple_ram|ram~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N31
dffeas \simple_ram|ram~546 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~546 .is_wysiwyg = "true";
defparam \simple_ram|ram~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
fiftyfivenm_lcell_comb \simple_ram|ram~802feeder (
// Equation(s):
// \simple_ram|ram~802feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~802feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~802feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~802feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \simple_ram|ram~802 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~802 .is_wysiwyg = "true";
defparam \simple_ram|ram~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1074 (
// Equation(s):
// \simple_ram|ram~1074_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~802_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~546_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~546_q ),
	.datad(\simple_ram|ram~802_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1074_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1074 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1075 (
// Equation(s):
// \simple_ram|ram~1075_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1074_combout  & (\simple_ram|ram~930_q )) # (!\simple_ram|ram~1074_combout  & ((\simple_ram|ram~674_q ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1074_combout ))))

	.dataa(\simple_ram|ram~930_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~674_q ),
	.datad(\simple_ram|ram~1074_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1075_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1075 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
fiftyfivenm_lcell_comb \simple_ram|ram~834feeder (
// Equation(s):
// \simple_ram|ram~834feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~834feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \simple_ram|ram~834 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~834 .is_wysiwyg = "true";
defparam \simple_ram|ram~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N15
dffeas \simple_ram|ram~962 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~962 .is_wysiwyg = "true";
defparam \simple_ram|ram~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N17
dffeas \simple_ram|ram~578 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~578 .is_wysiwyg = "true";
defparam \simple_ram|ram~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
fiftyfivenm_lcell_comb \simple_ram|ram~706feeder (
// Equation(s):
// \simple_ram|ram~706feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~706feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N5
dffeas \simple_ram|ram~706 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~706 .is_wysiwyg = "true";
defparam \simple_ram|ram~706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1076 (
// Equation(s):
// \simple_ram|ram~1076_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~706_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~578_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~578_q ),
	.datad(\simple_ram|ram~706_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1076_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1076 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1077 (
// Equation(s):
// \simple_ram|ram~1077_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1076_combout  & ((\simple_ram|ram~962_q ))) # (!\simple_ram|ram~1076_combout  & (\simple_ram|ram~834_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1076_combout ))))

	.dataa(\simple_ram|ram~834_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~962_q ),
	.datad(\simple_ram|ram~1076_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1077_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1077 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N13
dffeas \simple_ram|ram~770 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~770 .is_wysiwyg = "true";
defparam \simple_ram|ram~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N17
dffeas \simple_ram|ram~898 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~898 .is_wysiwyg = "true";
defparam \simple_ram|ram~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N27
dffeas \simple_ram|ram~514 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~514 .is_wysiwyg = "true";
defparam \simple_ram|ram~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~642feeder (
// Equation(s):
// \simple_ram|ram~642feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~642feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~642feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~642feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N25
dffeas \simple_ram|ram~642 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~642 .is_wysiwyg = "true";
defparam \simple_ram|ram~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1078 (
// Equation(s):
// \simple_ram|ram~1078_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~642_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~514_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~514_q ),
	.datad(\simple_ram|ram~642_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1078_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1078 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1079 (
// Equation(s):
// \simple_ram|ram~1079_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1078_combout  & ((\simple_ram|ram~898_q ))) # (!\simple_ram|ram~1078_combout  & (\simple_ram|ram~770_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1078_combout ))))

	.dataa(\simple_ram|ram~770_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~898_q ),
	.datad(\simple_ram|ram~1078_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1079_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1079 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1080 (
// Equation(s):
// \simple_ram|ram~1080_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1077_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\simple_ram|ram~1079_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1077_combout ),
	.datad(\simple_ram|ram~1079_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1080_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1080 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \simple_ram|ram~738 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~738 .is_wysiwyg = "true";
defparam \simple_ram|ram~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N7
dffeas \simple_ram|ram~994 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~994 .is_wysiwyg = "true";
defparam \simple_ram|ram~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \simple_ram|ram~610 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~610 .is_wysiwyg = "true";
defparam \simple_ram|ram~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~866feeder (
// Equation(s):
// \simple_ram|ram~866feeder_combout  = \data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~866feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \simple_ram|ram~866 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~866 .is_wysiwyg = "true";
defparam \simple_ram|ram~866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1081 (
// Equation(s):
// \simple_ram|ram~1081_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~866_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~610_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~610_q ),
	.datad(\simple_ram|ram~866_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1081_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1081 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1082 (
// Equation(s):
// \simple_ram|ram~1082_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1081_combout  & ((\simple_ram|ram~994_q ))) # (!\simple_ram|ram~1081_combout  & (\simple_ram|ram~738_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1081_combout ))))

	.dataa(\simple_ram|ram~738_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~994_q ),
	.datad(\simple_ram|ram~1081_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1082_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1082 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1083 (
// Equation(s):
// \simple_ram|ram~1083_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1080_combout  & ((\simple_ram|ram~1082_combout ))) # (!\simple_ram|ram~1080_combout  & (\simple_ram|ram~1075_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1080_combout ))))

	.dataa(\simple_ram|ram~1075_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1080_combout ),
	.datad(\simple_ram|ram~1082_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1083_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1083 .lut_mask = 16'hF838;
defparam \simple_ram|ram~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N8
fiftyfivenm_lcell_comb \out_data[2]~2 (
// Equation(s):
// \out_data[2]~2_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1083_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1073_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1073_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1083_combout ),
	.cin(gnd),
	.combout(\out_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[2]~2 .lut_mask = 16'hEE44;
defparam \out_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
fiftyfivenm_lcell_comb \data_array~66feeder (
// Equation(s):
// \data_array~66feeder_combout  = out_data[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~66feeder .lut_mask = 16'hF0F0;
defparam \data_array~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N13
dffeas \data_array~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~66 .is_wysiwyg = "true";
defparam \data_array~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y26_N15
dffeas \data_array~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~98 .is_wysiwyg = "true";
defparam \data_array~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N23
dffeas \data_array~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~2 .is_wysiwyg = "true";
defparam \data_array~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
fiftyfivenm_lcell_comb \data_array~34feeder (
// Equation(s):
// \data_array~34feeder_combout  = out_data[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~34feeder .lut_mask = 16'hF0F0;
defparam \data_array~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N25
dffeas \data_array~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~34 .is_wysiwyg = "true";
defparam \data_array~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
fiftyfivenm_lcell_comb \data_array~132 (
// Equation(s):
// \data_array~132_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~34_q ))) # (!\addr[0]~input_o  & (\data_array~2_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~2_q ),
	.datad(\data_array~34_q ),
	.cin(gnd),
	.combout(\data_array~132_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~132 .lut_mask = 16'hDC98;
defparam \data_array~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N14
fiftyfivenm_lcell_comb \data_array~133 (
// Equation(s):
// \data_array~133_combout  = (\addr[1]~input_o  & ((\data_array~132_combout  & ((\data_array~98_q ))) # (!\data_array~132_combout  & (\data_array~66_q )))) # (!\addr[1]~input_o  & (((\data_array~132_combout ))))

	.dataa(\data_array~66_q ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~98_q ),
	.datad(\data_array~132_combout ),
	.cin(gnd),
	.combout(\data_array~133_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~133 .lut_mask = 16'hF388;
defparam \data_array~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N9
dffeas \out_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[2]~2_combout ),
	.asdata(\data_array~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[2] .is_wysiwyg = "true";
defparam \out_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N1
fiftyfivenm_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .listen_to_nsleep_signal = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \simple_ram|ram~931 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~931 .is_wysiwyg = "true";
defparam \simple_ram|ram~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N1
dffeas \simple_ram|ram~675 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~675 .is_wysiwyg = "true";
defparam \simple_ram|ram~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N23
dffeas \simple_ram|ram~547 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~547 .is_wysiwyg = "true";
defparam \simple_ram|ram~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \simple_ram|ram~803 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~803 .is_wysiwyg = "true";
defparam \simple_ram|ram~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1094 (
// Equation(s):
// \simple_ram|ram~1094_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~803_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~547_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~547_q ),
	.datad(\simple_ram|ram~803_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1094_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1094 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1095 (
// Equation(s):
// \simple_ram|ram~1095_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1094_combout  & (\simple_ram|ram~931_q )) # (!\simple_ram|ram~1094_combout  & ((\simple_ram|ram~675_q ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1094_combout ))))

	.dataa(\simple_ram|ram~931_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~675_q ),
	.datad(\simple_ram|ram~1094_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1095_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1095 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N23
dffeas \simple_ram|ram~739 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~739 .is_wysiwyg = "true";
defparam \simple_ram|ram~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N17
dffeas \simple_ram|ram~995 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~995 .is_wysiwyg = "true";
defparam \simple_ram|ram~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \simple_ram|ram~611 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~611 .is_wysiwyg = "true";
defparam \simple_ram|ram~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \simple_ram|ram~867 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~867 .is_wysiwyg = "true";
defparam \simple_ram|ram~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1101 (
// Equation(s):
// \simple_ram|ram~1101_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~867_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~611_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~611_q ),
	.datad(\simple_ram|ram~867_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1101_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1101 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1102 (
// Equation(s):
// \simple_ram|ram~1102_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1101_combout  & ((\simple_ram|ram~995_q ))) # (!\simple_ram|ram~1101_combout  & (\simple_ram|ram~739_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1101_combout ))))

	.dataa(\simple_ram|ram~739_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~995_q ),
	.datad(\simple_ram|ram~1101_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1102_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1102 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \simple_ram|ram~835 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~835 .is_wysiwyg = "true";
defparam \simple_ram|ram~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N27
dffeas \simple_ram|ram~963 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~963 .is_wysiwyg = "true";
defparam \simple_ram|ram~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N13
dffeas \simple_ram|ram~579 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~579 .is_wysiwyg = "true";
defparam \simple_ram|ram~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N19
dffeas \simple_ram|ram~707 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~707 .is_wysiwyg = "true";
defparam \simple_ram|ram~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1096 (
// Equation(s):
// \simple_ram|ram~1096_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~707_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~579_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~579_q ),
	.datad(\simple_ram|ram~707_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1096_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1096 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1097 (
// Equation(s):
// \simple_ram|ram~1097_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1096_combout  & ((\simple_ram|ram~963_q ))) # (!\simple_ram|ram~1096_combout  & (\simple_ram|ram~835_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1096_combout ))))

	.dataa(\simple_ram|ram~835_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~963_q ),
	.datad(\simple_ram|ram~1096_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1097_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1097 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~771feeder (
// Equation(s):
// \simple_ram|ram~771feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~771feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \simple_ram|ram~771 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~771 .is_wysiwyg = "true";
defparam \simple_ram|ram~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N19
dffeas \simple_ram|ram~899 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~899 .is_wysiwyg = "true";
defparam \simple_ram|ram~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N11
dffeas \simple_ram|ram~515 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~515 .is_wysiwyg = "true";
defparam \simple_ram|ram~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N0
fiftyfivenm_lcell_comb \simple_ram|ram~643feeder (
// Equation(s):
// \simple_ram|ram~643feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~643feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~643feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~643feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y32_N1
dffeas \simple_ram|ram~643 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~643 .is_wysiwyg = "true";
defparam \simple_ram|ram~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1098 (
// Equation(s):
// \simple_ram|ram~1098_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~643_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~515_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~515_q ),
	.datad(\simple_ram|ram~643_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1098_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1098 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1099 (
// Equation(s):
// \simple_ram|ram~1099_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1098_combout  & ((\simple_ram|ram~899_q ))) # (!\simple_ram|ram~1098_combout  & (\simple_ram|ram~771_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1098_combout ))))

	.dataa(\simple_ram|ram~771_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~899_q ),
	.datad(\simple_ram|ram~1098_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1099_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1099 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1100 (
// Equation(s):
// \simple_ram|ram~1100_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\simple_ram|ram~1097_combout )) # (!\addr[1]~input_o  & ((\simple_ram|ram~1099_combout )))))

	.dataa(\simple_ram|ram~1097_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\simple_ram|ram~1099_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1100_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1100 .lut_mask = 16'hE3E0;
defparam \simple_ram|ram~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1103 (
// Equation(s):
// \simple_ram|ram~1103_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1100_combout  & ((\simple_ram|ram~1102_combout ))) # (!\simple_ram|ram~1100_combout  & (\simple_ram|ram~1095_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1100_combout ))))

	.dataa(\simple_ram|ram~1095_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1102_combout ),
	.datad(\simple_ram|ram~1100_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1103_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1103 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N23
dffeas \simple_ram|ram~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~99 .is_wysiwyg = "true";
defparam \simple_ram|ram~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N13
dffeas \simple_ram|ram~355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~355 .is_wysiwyg = "true";
defparam \simple_ram|ram~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1091 (
// Equation(s):
// \simple_ram|ram~1091_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~355_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~99_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~99_q ),
	.datad(\simple_ram|ram~355_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1091_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1091 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N23
dffeas \simple_ram|ram~483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~483 .is_wysiwyg = "true";
defparam \simple_ram|ram~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N5
dffeas \simple_ram|ram~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~227 .is_wysiwyg = "true";
defparam \simple_ram|ram~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1092 (
// Equation(s):
// \simple_ram|ram~1092_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1091_combout  & (\simple_ram|ram~483_q )) # (!\simple_ram|ram~1091_combout  & ((\simple_ram|ram~227_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1091_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1091_combout ),
	.datac(\simple_ram|ram~483_q ),
	.datad(\simple_ram|ram~227_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1092_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1092 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \simple_ram|ram~451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~451 .is_wysiwyg = "true";
defparam \simple_ram|ram~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N23
dffeas \simple_ram|ram~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~323 .is_wysiwyg = "true";
defparam \simple_ram|ram~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \simple_ram|ram~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~67 .is_wysiwyg = "true";
defparam \simple_ram|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \simple_ram|ram~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~195 .is_wysiwyg = "true";
defparam \simple_ram|ram~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1084 (
// Equation(s):
// \simple_ram|ram~1084_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~195_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~67_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~67_q ),
	.datad(\simple_ram|ram~195_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1084_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1084 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1085 (
// Equation(s):
// \simple_ram|ram~1085_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1084_combout  & (\simple_ram|ram~451_q )) # (!\simple_ram|ram~1084_combout  & ((\simple_ram|ram~323_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1084_combout ))))

	.dataa(\simple_ram|ram~451_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~323_q ),
	.datad(\simple_ram|ram~1084_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1085_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1085 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~259feeder (
// Equation(s):
// \simple_ram|ram~259feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~259feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N17
dffeas \simple_ram|ram~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~259 .is_wysiwyg = "true";
defparam \simple_ram|ram~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \simple_ram|ram~387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~387 .is_wysiwyg = "true";
defparam \simple_ram|ram~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N21
dffeas \simple_ram|ram~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~3 .is_wysiwyg = "true";
defparam \simple_ram|ram~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~131feeder (
// Equation(s):
// \simple_ram|ram~131feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~131feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N1
dffeas \simple_ram|ram~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~131 .is_wysiwyg = "true";
defparam \simple_ram|ram~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1088 (
// Equation(s):
// \simple_ram|ram~1088_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~131_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~3_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~3_q ),
	.datad(\simple_ram|ram~131_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1088_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1088 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1089 (
// Equation(s):
// \simple_ram|ram~1089_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1088_combout  & ((\simple_ram|ram~387_q ))) # (!\simple_ram|ram~1088_combout  & (\simple_ram|ram~259_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1088_combout ))))

	.dataa(\simple_ram|ram~259_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~387_q ),
	.datad(\simple_ram|ram~1088_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1089_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1089 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~291feeder (
// Equation(s):
// \simple_ram|ram~291feeder_combout  = \data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~291feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N3
dffeas \simple_ram|ram~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~291 .is_wysiwyg = "true";
defparam \simple_ram|ram~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \simple_ram|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~35 .is_wysiwyg = "true";
defparam \simple_ram|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1086 (
// Equation(s):
// \simple_ram|ram~1086_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\simple_ram|ram~291_q )) # (!\addr[3]~input_o  & ((\simple_ram|ram~35_q )))))

	.dataa(\simple_ram|ram~291_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~35_q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1086_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1086 .lut_mask = 16'hEE30;
defparam \simple_ram|ram~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N7
dffeas \simple_ram|ram~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~419 .is_wysiwyg = "true";
defparam \simple_ram|ram~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N1
dffeas \simple_ram|ram~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~163 .is_wysiwyg = "true";
defparam \simple_ram|ram~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1087 (
// Equation(s):
// \simple_ram|ram~1087_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1086_combout  & (\simple_ram|ram~419_q )) # (!\simple_ram|ram~1086_combout  & ((\simple_ram|ram~163_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1086_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1086_combout ),
	.datac(\simple_ram|ram~419_q ),
	.datad(\simple_ram|ram~163_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1087_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1087 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1090 (
// Equation(s):
// \simple_ram|ram~1090_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~1087_combout ))) # (!\addr[0]~input_o  & (\simple_ram|ram~1089_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1089_combout ),
	.datad(\simple_ram|ram~1087_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1090_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1090 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1093 (
// Equation(s):
// \simple_ram|ram~1093_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1090_combout  & (\simple_ram|ram~1092_combout )) # (!\simple_ram|ram~1090_combout  & ((\simple_ram|ram~1085_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1090_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1092_combout ),
	.datac(\simple_ram|ram~1085_combout ),
	.datad(\simple_ram|ram~1090_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1093_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1093 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N22
fiftyfivenm_lcell_comb \out_data[3]~3 (
// Equation(s):
// \out_data[3]~3_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1103_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1093_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1103_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1093_combout ),
	.cin(gnd),
	.combout(\out_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[3]~3 .lut_mask = 16'hDD88;
defparam \out_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
fiftyfivenm_lcell_comb \data_array~35feeder (
// Equation(s):
// \data_array~35feeder_combout  = out_data[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~35feeder .lut_mask = 16'hF0F0;
defparam \data_array~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N13
dffeas \data_array~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~35 .is_wysiwyg = "true";
defparam \data_array~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N31
dffeas \data_array~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~99 .is_wysiwyg = "true";
defparam \data_array~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N15
dffeas \data_array~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~3 .is_wysiwyg = "true";
defparam \data_array~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N4
fiftyfivenm_lcell_comb \data_array~67feeder (
// Equation(s):
// \data_array~67feeder_combout  = out_data[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~67feeder .lut_mask = 16'hF0F0;
defparam \data_array~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N5
dffeas \data_array~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~67 .is_wysiwyg = "true";
defparam \data_array~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
fiftyfivenm_lcell_comb \data_array~134 (
// Equation(s):
// \data_array~134_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~67_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~3_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~3_q ),
	.datad(\data_array~67_q ),
	.cin(gnd),
	.combout(\data_array~134_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~134 .lut_mask = 16'hBA98;
defparam \data_array~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N30
fiftyfivenm_lcell_comb \data_array~135 (
// Equation(s):
// \data_array~135_combout  = (\addr[0]~input_o  & ((\data_array~134_combout  & ((\data_array~99_q ))) # (!\data_array~134_combout  & (\data_array~35_q )))) # (!\addr[0]~input_o  & (((\data_array~134_combout ))))

	.dataa(\data_array~35_q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~99_q ),
	.datad(\data_array~134_combout ),
	.cin(gnd),
	.combout(\data_array~135_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~135 .lut_mask = 16'hF388;
defparam \data_array~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N23
dffeas \out_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[3]~3_combout ),
	.asdata(\data_array~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[3] .is_wysiwyg = "true";
defparam \out_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .listen_to_nsleep_signal = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y34_N1
dffeas \simple_ram|ram~452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~452 .is_wysiwyg = "true";
defparam \simple_ram|ram~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N29
dffeas \simple_ram|ram~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~68 .is_wysiwyg = "true";
defparam \simple_ram|ram~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N15
dffeas \simple_ram|ram~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~196 .is_wysiwyg = "true";
defparam \simple_ram|ram~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1104 (
// Equation(s):
// \simple_ram|ram~1104_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~196_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~68_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~68_q ),
	.datad(\simple_ram|ram~196_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1104_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1104 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N17
dffeas \simple_ram|ram~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~324 .is_wysiwyg = "true";
defparam \simple_ram|ram~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1105 (
// Equation(s):
// \simple_ram|ram~1105_combout  = (\simple_ram|ram~1104_combout  & ((\simple_ram|ram~452_q ) # ((!\addr[3]~input_o )))) # (!\simple_ram|ram~1104_combout  & (((\simple_ram|ram~324_q  & \addr[3]~input_o ))))

	.dataa(\simple_ram|ram~452_q ),
	.datab(\simple_ram|ram~1104_combout ),
	.datac(\simple_ram|ram~324_q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1105_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1105 .lut_mask = 16'hB8CC;
defparam \simple_ram|ram~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~260feeder (
// Equation(s):
// \simple_ram|ram~260feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~260feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \simple_ram|ram~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~260 .is_wysiwyg = "true";
defparam \simple_ram|ram~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \simple_ram|ram~388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~388 .is_wysiwyg = "true";
defparam \simple_ram|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \simple_ram|ram~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~4 .is_wysiwyg = "true";
defparam \simple_ram|ram~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~132feeder (
// Equation(s):
// \simple_ram|ram~132feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~132feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \simple_ram|ram~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~132 .is_wysiwyg = "true";
defparam \simple_ram|ram~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1108 (
// Equation(s):
// \simple_ram|ram~1108_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~132_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~4_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~4_q ),
	.datad(\simple_ram|ram~132_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1108_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1108 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1109 (
// Equation(s):
// \simple_ram|ram~1109_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1108_combout  & ((\simple_ram|ram~388_q ))) # (!\simple_ram|ram~1108_combout  & (\simple_ram|ram~260_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1108_combout ))))

	.dataa(\simple_ram|ram~260_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~388_q ),
	.datad(\simple_ram|ram~1108_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1109_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1109 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
fiftyfivenm_lcell_comb \simple_ram|ram~164feeder (
// Equation(s):
// \simple_ram|ram~164feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~164feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N27
dffeas \simple_ram|ram~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~164 .is_wysiwyg = "true";
defparam \simple_ram|ram~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N21
dffeas \simple_ram|ram~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~420 .is_wysiwyg = "true";
defparam \simple_ram|ram~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N1
dffeas \simple_ram|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~36 .is_wysiwyg = "true";
defparam \simple_ram|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N19
dffeas \simple_ram|ram~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~292 .is_wysiwyg = "true";
defparam \simple_ram|ram~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1106 (
// Equation(s):
// \simple_ram|ram~1106_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~292_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~36_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~36_q ),
	.datad(\simple_ram|ram~292_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1106_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1106 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1107 (
// Equation(s):
// \simple_ram|ram~1107_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1106_combout  & ((\simple_ram|ram~420_q ))) # (!\simple_ram|ram~1106_combout  & (\simple_ram|ram~164_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1106_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~164_q ),
	.datac(\simple_ram|ram~420_q ),
	.datad(\simple_ram|ram~1106_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1107_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1107 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1110 (
// Equation(s):
// \simple_ram|ram~1110_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~1107_combout ))) # (!\addr[0]~input_o  & (\simple_ram|ram~1109_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1109_combout ),
	.datad(\simple_ram|ram~1107_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1110_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1110 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N13
dffeas \simple_ram|ram~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~228 .is_wysiwyg = "true";
defparam \simple_ram|ram~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N11
dffeas \simple_ram|ram~484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~484 .is_wysiwyg = "true";
defparam \simple_ram|ram~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N19
dffeas \simple_ram|ram~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~100 .is_wysiwyg = "true";
defparam \simple_ram|ram~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N5
dffeas \simple_ram|ram~356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~356 .is_wysiwyg = "true";
defparam \simple_ram|ram~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1111 (
// Equation(s):
// \simple_ram|ram~1111_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~356_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~100_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~100_q ),
	.datad(\simple_ram|ram~356_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1111_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1111 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1112 (
// Equation(s):
// \simple_ram|ram~1112_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1111_combout  & ((\simple_ram|ram~484_q ))) # (!\simple_ram|ram~1111_combout  & (\simple_ram|ram~228_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1111_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~228_q ),
	.datac(\simple_ram|ram~484_q ),
	.datad(\simple_ram|ram~1111_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1112_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1112 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1113 (
// Equation(s):
// \simple_ram|ram~1113_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1110_combout  & ((\simple_ram|ram~1112_combout ))) # (!\simple_ram|ram~1110_combout  & (\simple_ram|ram~1105_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1110_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1105_combout ),
	.datac(\simple_ram|ram~1110_combout ),
	.datad(\simple_ram|ram~1112_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1113_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1113 .lut_mask = 16'hF858;
defparam \simple_ram|ram~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N15
dffeas \simple_ram|ram~548 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~548 .is_wysiwyg = "true";
defparam \simple_ram|ram~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \simple_ram|ram~804 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~804 .is_wysiwyg = "true";
defparam \simple_ram|ram~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1114 (
// Equation(s):
// \simple_ram|ram~1114_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~804_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~548_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~548_q ),
	.datad(\simple_ram|ram~804_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1114_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1114 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N9
dffeas \simple_ram|ram~676 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~676 .is_wysiwyg = "true";
defparam \simple_ram|ram~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~932feeder (
// Equation(s):
// \simple_ram|ram~932feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~932feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~932feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~932feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \simple_ram|ram~932 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~932 .is_wysiwyg = "true";
defparam \simple_ram|ram~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1115 (
// Equation(s):
// \simple_ram|ram~1115_combout  = (\simple_ram|ram~1114_combout  & (((\simple_ram|ram~932_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1114_combout  & (\addr[2]~input_o  & (\simple_ram|ram~676_q )))

	.dataa(\simple_ram|ram~1114_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~676_q ),
	.datad(\simple_ram|ram~932_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1115_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1115 .lut_mask = 16'hEA62;
defparam \simple_ram|ram~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~740feeder (
// Equation(s):
// \simple_ram|ram~740feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~740feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N19
dffeas \simple_ram|ram~740 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~740 .is_wysiwyg = "true";
defparam \simple_ram|ram~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N11
dffeas \simple_ram|ram~996 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~996 .is_wysiwyg = "true";
defparam \simple_ram|ram~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \simple_ram|ram~612 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~612 .is_wysiwyg = "true";
defparam \simple_ram|ram~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
fiftyfivenm_lcell_comb \simple_ram|ram~868feeder (
// Equation(s):
// \simple_ram|ram~868feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~868feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \simple_ram|ram~868 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~868 .is_wysiwyg = "true";
defparam \simple_ram|ram~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1121 (
// Equation(s):
// \simple_ram|ram~1121_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~868_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~612_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~612_q ),
	.datad(\simple_ram|ram~868_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1121_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1121 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1122 (
// Equation(s):
// \simple_ram|ram~1122_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1121_combout  & ((\simple_ram|ram~996_q ))) # (!\simple_ram|ram~1121_combout  & (\simple_ram|ram~740_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1121_combout ))))

	.dataa(\simple_ram|ram~740_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~996_q ),
	.datad(\simple_ram|ram~1121_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1122_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1122 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
fiftyfivenm_lcell_comb \simple_ram|ram~836feeder (
// Equation(s):
// \simple_ram|ram~836feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~836feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \simple_ram|ram~836 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~836 .is_wysiwyg = "true";
defparam \simple_ram|ram~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N23
dffeas \simple_ram|ram~964 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~964 .is_wysiwyg = "true";
defparam \simple_ram|ram~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \simple_ram|ram~580 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~580 .is_wysiwyg = "true";
defparam \simple_ram|ram~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \simple_ram|ram~708 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~708 .is_wysiwyg = "true";
defparam \simple_ram|ram~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1116 (
// Equation(s):
// \simple_ram|ram~1116_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~708_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~580_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~580_q ),
	.datad(\simple_ram|ram~708_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1116_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1116 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1117 (
// Equation(s):
// \simple_ram|ram~1117_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1116_combout  & ((\simple_ram|ram~964_q ))) # (!\simple_ram|ram~1116_combout  & (\simple_ram|ram~836_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1116_combout ))))

	.dataa(\simple_ram|ram~836_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~964_q ),
	.datad(\simple_ram|ram~1116_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1117_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1117 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~772feeder (
// Equation(s):
// \simple_ram|ram~772feeder_combout  = \data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[4]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~772feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~772feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~772feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N5
dffeas \simple_ram|ram~772 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~772 .is_wysiwyg = "true";
defparam \simple_ram|ram~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N7
dffeas \simple_ram|ram~900 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~900 .is_wysiwyg = "true";
defparam \simple_ram|ram~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N19
dffeas \simple_ram|ram~516 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~516 .is_wysiwyg = "true";
defparam \simple_ram|ram~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N29
dffeas \simple_ram|ram~644 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~644 .is_wysiwyg = "true";
defparam \simple_ram|ram~644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1118 (
// Equation(s):
// \simple_ram|ram~1118_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~644_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~516_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~516_q ),
	.datad(\simple_ram|ram~644_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1118_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1118 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1119 (
// Equation(s):
// \simple_ram|ram~1119_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1118_combout  & ((\simple_ram|ram~900_q ))) # (!\simple_ram|ram~1118_combout  & (\simple_ram|ram~772_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1118_combout ))))

	.dataa(\simple_ram|ram~772_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~900_q ),
	.datad(\simple_ram|ram~1118_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1119_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1119 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1120 (
// Equation(s):
// \simple_ram|ram~1120_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\simple_ram|ram~1117_combout )) # (!\addr[1]~input_o  & ((\simple_ram|ram~1119_combout )))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1117_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\simple_ram|ram~1119_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1120_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1120 .lut_mask = 16'hE5E0;
defparam \simple_ram|ram~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1123 (
// Equation(s):
// \simple_ram|ram~1123_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1120_combout  & ((\simple_ram|ram~1122_combout ))) # (!\simple_ram|ram~1120_combout  & (\simple_ram|ram~1115_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1120_combout ))))

	.dataa(\simple_ram|ram~1115_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1122_combout ),
	.datad(\simple_ram|ram~1120_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1123_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1123 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N24
fiftyfivenm_lcell_comb \out_data[4]~4 (
// Equation(s):
// \out_data[4]~4_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1123_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1113_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1113_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1123_combout ),
	.cin(gnd),
	.combout(\out_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[4]~4 .lut_mask = 16'hEE44;
defparam \out_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N27
dffeas \data_array~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~4 .is_wysiwyg = "true";
defparam \data_array~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
fiftyfivenm_lcell_comb \data_array~36feeder (
// Equation(s):
// \data_array~36feeder_combout  = out_data[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~36feeder .lut_mask = 16'hF0F0;
defparam \data_array~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N29
dffeas \data_array~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~36 .is_wysiwyg = "true";
defparam \data_array~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
fiftyfivenm_lcell_comb \data_array~136 (
// Equation(s):
// \data_array~136_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~36_q ))) # (!\addr[0]~input_o  & (\data_array~4_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~4_q ),
	.datad(\data_array~36_q ),
	.cin(gnd),
	.combout(\data_array~136_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~136 .lut_mask = 16'hDC98;
defparam \data_array~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N19
dffeas \data_array~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~100 .is_wysiwyg = "true";
defparam \data_array~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
fiftyfivenm_lcell_comb \data_array~68feeder (
// Equation(s):
// \data_array~68feeder_combout  = out_data[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~68feeder .lut_mask = 16'hF0F0;
defparam \data_array~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N29
dffeas \data_array~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~68 .is_wysiwyg = "true";
defparam \data_array~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
fiftyfivenm_lcell_comb \data_array~137 (
// Equation(s):
// \data_array~137_combout  = (\data_array~136_combout  & (((\data_array~100_q )) # (!\addr[1]~input_o ))) # (!\data_array~136_combout  & (\addr[1]~input_o  & ((\data_array~68_q ))))

	.dataa(\data_array~136_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~100_q ),
	.datad(\data_array~68_q ),
	.cin(gnd),
	.combout(\data_array~137_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~137 .lut_mask = 16'hE6A2;
defparam \data_array~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N25
dffeas \out_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[4]~4_combout ),
	.asdata(\data_array~137_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[4] .is_wysiwyg = "true";
defparam \out_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N1
fiftyfivenm_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .listen_to_nsleep_signal = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \simple_ram|ram~453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~453 .is_wysiwyg = "true";
defparam \simple_ram|ram~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \simple_ram|ram~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~325 .is_wysiwyg = "true";
defparam \simple_ram|ram~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N15
dffeas \simple_ram|ram~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~69 .is_wysiwyg = "true";
defparam \simple_ram|ram~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \simple_ram|ram~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~197 .is_wysiwyg = "true";
defparam \simple_ram|ram~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1124 (
// Equation(s):
// \simple_ram|ram~1124_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~197_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~69_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~69_q ),
	.datad(\simple_ram|ram~197_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1124_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1124 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1125 (
// Equation(s):
// \simple_ram|ram~1125_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1124_combout  & (\simple_ram|ram~453_q )) # (!\simple_ram|ram~1124_combout  & ((\simple_ram|ram~325_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1124_combout ))))

	.dataa(\simple_ram|ram~453_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~325_q ),
	.datad(\simple_ram|ram~1124_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1125_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1125 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~101feeder (
// Equation(s):
// \simple_ram|ram~101feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~101feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N11
dffeas \simple_ram|ram~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~101 .is_wysiwyg = "true";
defparam \simple_ram|ram~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N17
dffeas \simple_ram|ram~357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~357 .is_wysiwyg = "true";
defparam \simple_ram|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1131 (
// Equation(s):
// \simple_ram|ram~1131_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~357_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~101_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~101_q ),
	.datac(\simple_ram|ram~357_q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1131_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1131 .lut_mask = 16'hFA44;
defparam \simple_ram|ram~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y32_N19
dffeas \simple_ram|ram~485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~485 .is_wysiwyg = "true";
defparam \simple_ram|ram~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~229feeder (
// Equation(s):
// \simple_ram|ram~229feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~229feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N29
dffeas \simple_ram|ram~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~229 .is_wysiwyg = "true";
defparam \simple_ram|ram~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1132 (
// Equation(s):
// \simple_ram|ram~1132_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1131_combout  & (\simple_ram|ram~485_q )) # (!\simple_ram|ram~1131_combout  & ((\simple_ram|ram~229_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1131_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1131_combout ),
	.datac(\simple_ram|ram~485_q ),
	.datad(\simple_ram|ram~229_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1132_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1132 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \simple_ram|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~37 .is_wysiwyg = "true";
defparam \simple_ram|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~293feeder (
// Equation(s):
// \simple_ram|ram~293feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~293feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N21
dffeas \simple_ram|ram~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~293 .is_wysiwyg = "true";
defparam \simple_ram|ram~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1126 (
// Equation(s):
// \simple_ram|ram~1126_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~293_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~37_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~37_q ),
	.datad(\simple_ram|ram~293_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1126_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1126 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N27
dffeas \simple_ram|ram~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~421 .is_wysiwyg = "true";
defparam \simple_ram|ram~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
fiftyfivenm_lcell_comb \simple_ram|ram~165feeder (
// Equation(s):
// \simple_ram|ram~165feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~165feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N25
dffeas \simple_ram|ram~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~165 .is_wysiwyg = "true";
defparam \simple_ram|ram~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1127 (
// Equation(s):
// \simple_ram|ram~1127_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1126_combout  & (\simple_ram|ram~421_q )) # (!\simple_ram|ram~1126_combout  & ((\simple_ram|ram~165_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1126_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1126_combout ),
	.datac(\simple_ram|ram~421_q ),
	.datad(\simple_ram|ram~165_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1127_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1127 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~261feeder (
// Equation(s):
// \simple_ram|ram~261feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~261feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \simple_ram|ram~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~261 .is_wysiwyg = "true";
defparam \simple_ram|ram~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \simple_ram|ram~389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~389 .is_wysiwyg = "true";
defparam \simple_ram|ram~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N3
dffeas \simple_ram|ram~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~5 .is_wysiwyg = "true";
defparam \simple_ram|ram~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~133feeder (
// Equation(s):
// \simple_ram|ram~133feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~133feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \simple_ram|ram~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~133 .is_wysiwyg = "true";
defparam \simple_ram|ram~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1128 (
// Equation(s):
// \simple_ram|ram~1128_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~133_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~5_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~5_q ),
	.datad(\simple_ram|ram~133_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1128_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1128 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1129 (
// Equation(s):
// \simple_ram|ram~1129_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1128_combout  & ((\simple_ram|ram~389_q ))) # (!\simple_ram|ram~1128_combout  & (\simple_ram|ram~261_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1128_combout ))))

	.dataa(\simple_ram|ram~261_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~389_q ),
	.datad(\simple_ram|ram~1128_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1129_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1129 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1130 (
// Equation(s):
// \simple_ram|ram~1130_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1127_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1129_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1127_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~1129_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1130_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1130 .lut_mask = 16'hE5E0;
defparam \simple_ram|ram~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1133 (
// Equation(s):
// \simple_ram|ram~1133_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1130_combout  & ((\simple_ram|ram~1132_combout ))) # (!\simple_ram|ram~1130_combout  & (\simple_ram|ram~1125_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1130_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1125_combout ),
	.datac(\simple_ram|ram~1132_combout ),
	.datad(\simple_ram|ram~1130_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1133_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1133 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \simple_ram|ram~933 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~933 .is_wysiwyg = "true";
defparam \simple_ram|ram~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \simple_ram|ram~677 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~677 .is_wysiwyg = "true";
defparam \simple_ram|ram~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N27
dffeas \simple_ram|ram~549 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~549 .is_wysiwyg = "true";
defparam \simple_ram|ram~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \simple_ram|ram~805 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~805 .is_wysiwyg = "true";
defparam \simple_ram|ram~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1134 (
// Equation(s):
// \simple_ram|ram~1134_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~805_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~549_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~549_q ),
	.datad(\simple_ram|ram~805_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1134_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1134 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1135 (
// Equation(s):
// \simple_ram|ram~1135_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1134_combout  & (\simple_ram|ram~933_q )) # (!\simple_ram|ram~1134_combout  & ((\simple_ram|ram~677_q ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1134_combout ))))

	.dataa(\simple_ram|ram~933_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~677_q ),
	.datad(\simple_ram|ram~1134_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1135_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1135 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N29
dffeas \simple_ram|ram~741 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~741 .is_wysiwyg = "true";
defparam \simple_ram|ram~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N1
dffeas \simple_ram|ram~997 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~997 .is_wysiwyg = "true";
defparam \simple_ram|ram~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \simple_ram|ram~613 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~613 .is_wysiwyg = "true";
defparam \simple_ram|ram~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \simple_ram|ram~869 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~869 .is_wysiwyg = "true";
defparam \simple_ram|ram~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1141 (
// Equation(s):
// \simple_ram|ram~1141_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~869_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~613_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~613_q ),
	.datad(\simple_ram|ram~869_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1141_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1141 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1142 (
// Equation(s):
// \simple_ram|ram~1142_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1141_combout  & ((\simple_ram|ram~997_q ))) # (!\simple_ram|ram~1141_combout  & (\simple_ram|ram~741_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1141_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~741_q ),
	.datac(\simple_ram|ram~997_q ),
	.datad(\simple_ram|ram~1141_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1142_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1142 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \simple_ram|ram~837 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~837 .is_wysiwyg = "true";
defparam \simple_ram|ram~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N11
dffeas \simple_ram|ram~965 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~965 .is_wysiwyg = "true";
defparam \simple_ram|ram~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N21
dffeas \simple_ram|ram~581 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~581 .is_wysiwyg = "true";
defparam \simple_ram|ram~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~709feeder (
// Equation(s):
// \simple_ram|ram~709feeder_combout  = \data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[5]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~709feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N23
dffeas \simple_ram|ram~709 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~709 .is_wysiwyg = "true";
defparam \simple_ram|ram~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1136 (
// Equation(s):
// \simple_ram|ram~1136_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~709_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~581_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~581_q ),
	.datad(\simple_ram|ram~709_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1136_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1136 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1137 (
// Equation(s):
// \simple_ram|ram~1137_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1136_combout  & ((\simple_ram|ram~965_q ))) # (!\simple_ram|ram~1136_combout  & (\simple_ram|ram~837_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1136_combout ))))

	.dataa(\simple_ram|ram~837_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~965_q ),
	.datad(\simple_ram|ram~1136_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1137_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1137 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N19
dffeas \simple_ram|ram~773 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~773 .is_wysiwyg = "true";
defparam \simple_ram|ram~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N25
dffeas \simple_ram|ram~901 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~901 .is_wysiwyg = "true";
defparam \simple_ram|ram~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N15
dffeas \simple_ram|ram~517 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~517 .is_wysiwyg = "true";
defparam \simple_ram|ram~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N13
dffeas \simple_ram|ram~645 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~645 .is_wysiwyg = "true";
defparam \simple_ram|ram~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1138 (
// Equation(s):
// \simple_ram|ram~1138_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~645_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~517_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~517_q ),
	.datad(\simple_ram|ram~645_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1138_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1138 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1139 (
// Equation(s):
// \simple_ram|ram~1139_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1138_combout  & ((\simple_ram|ram~901_q ))) # (!\simple_ram|ram~1138_combout  & (\simple_ram|ram~773_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1138_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~773_q ),
	.datac(\simple_ram|ram~901_q ),
	.datad(\simple_ram|ram~1138_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1139_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1139 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1140 (
// Equation(s):
// \simple_ram|ram~1140_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1137_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\simple_ram|ram~1139_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1137_combout ),
	.datad(\simple_ram|ram~1139_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1140_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1140 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1143 (
// Equation(s):
// \simple_ram|ram~1143_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1140_combout  & ((\simple_ram|ram~1142_combout ))) # (!\simple_ram|ram~1140_combout  & (\simple_ram|ram~1135_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1140_combout ))))

	.dataa(\simple_ram|ram~1135_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1142_combout ),
	.datad(\simple_ram|ram~1140_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1143_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1143 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N30
fiftyfivenm_lcell_comb \out_data[5]~5 (
// Equation(s):
// \out_data[5]~5_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1143_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1133_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1133_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1143_combout ),
	.cin(gnd),
	.combout(\out_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[5]~5 .lut_mask = 16'hEE44;
defparam \out_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N8
fiftyfivenm_lcell_comb \data_array~37feeder (
// Equation(s):
// \data_array~37feeder_combout  = out_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~37feeder .lut_mask = 16'hF0F0;
defparam \data_array~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N9
dffeas \data_array~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~37 .is_wysiwyg = "true";
defparam \data_array~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N25
dffeas \data_array~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~101 .is_wysiwyg = "true";
defparam \data_array~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N11
dffeas \data_array~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~5 .is_wysiwyg = "true";
defparam \data_array~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
fiftyfivenm_lcell_comb \data_array~69feeder (
// Equation(s):
// \data_array~69feeder_combout  = out_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[5]),
	.cin(gnd),
	.combout(\data_array~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~69feeder .lut_mask = 16'hFF00;
defparam \data_array~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N17
dffeas \data_array~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~69 .is_wysiwyg = "true";
defparam \data_array~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N10
fiftyfivenm_lcell_comb \data_array~138 (
// Equation(s):
// \data_array~138_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~69_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~5_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~5_q ),
	.datad(\data_array~69_q ),
	.cin(gnd),
	.combout(\data_array~138_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~138 .lut_mask = 16'hBA98;
defparam \data_array~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
fiftyfivenm_lcell_comb \data_array~139 (
// Equation(s):
// \data_array~139_combout  = (\addr[0]~input_o  & ((\data_array~138_combout  & ((\data_array~101_q ))) # (!\data_array~138_combout  & (\data_array~37_q )))) # (!\addr[0]~input_o  & (((\data_array~138_combout ))))

	.dataa(\data_array~37_q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~101_q ),
	.datad(\data_array~138_combout ),
	.cin(gnd),
	.combout(\data_array~139_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~139 .lut_mask = 16'hF388;
defparam \data_array~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N31
dffeas \out_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[5]~5_combout ),
	.asdata(\data_array~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[5] .is_wysiwyg = "true";
defparam \out_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y40_N22
fiftyfivenm_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .listen_to_nsleep_signal = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y33_N11
dffeas \simple_ram|ram~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~262 .is_wysiwyg = "true";
defparam \simple_ram|ram~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N17
dffeas \simple_ram|ram~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~390 .is_wysiwyg = "true";
defparam \simple_ram|ram~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \simple_ram|ram~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~6 .is_wysiwyg = "true";
defparam \simple_ram|ram~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~134feeder (
// Equation(s):
// \simple_ram|ram~134feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~134feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \simple_ram|ram~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~134 .is_wysiwyg = "true";
defparam \simple_ram|ram~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1148 (
// Equation(s):
// \simple_ram|ram~1148_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~134_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~6_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~6_q ),
	.datad(\simple_ram|ram~134_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1148_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1148 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1149 (
// Equation(s):
// \simple_ram|ram~1149_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1148_combout  & ((\simple_ram|ram~390_q ))) # (!\simple_ram|ram~1148_combout  & (\simple_ram|ram~262_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1148_combout ))))

	.dataa(\simple_ram|ram~262_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~390_q ),
	.datad(\simple_ram|ram~1148_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1149_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1149 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N5
dffeas \simple_ram|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~38 .is_wysiwyg = "true";
defparam \simple_ram|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~294feeder (
// Equation(s):
// \simple_ram|ram~294feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~294feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N15
dffeas \simple_ram|ram~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~294 .is_wysiwyg = "true";
defparam \simple_ram|ram~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1146 (
// Equation(s):
// \simple_ram|ram~1146_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~294_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~38_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~38_q ),
	.datad(\simple_ram|ram~294_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1146_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1146 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N3
dffeas \simple_ram|ram~422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~422 .is_wysiwyg = "true";
defparam \simple_ram|ram~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~166feeder (
// Equation(s):
// \simple_ram|ram~166feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~166feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N21
dffeas \simple_ram|ram~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~166 .is_wysiwyg = "true";
defparam \simple_ram|ram~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1147 (
// Equation(s):
// \simple_ram|ram~1147_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1146_combout  & (\simple_ram|ram~422_q )) # (!\simple_ram|ram~1146_combout  & ((\simple_ram|ram~166_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1146_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1146_combout ),
	.datac(\simple_ram|ram~422_q ),
	.datad(\simple_ram|ram~166_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1147_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1147 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1150 (
// Equation(s):
// \simple_ram|ram~1150_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~1147_combout ))) # (!\addr[0]~input_o  & (\simple_ram|ram~1149_combout ))))

	.dataa(\simple_ram|ram~1149_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~1147_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1150_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1150 .lut_mask = 16'hF2C2;
defparam \simple_ram|ram~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \simple_ram|ram~454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~454 .is_wysiwyg = "true";
defparam \simple_ram|ram~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N25
dffeas \simple_ram|ram~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~326 .is_wysiwyg = "true";
defparam \simple_ram|ram~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N23
dffeas \simple_ram|ram~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~70 .is_wysiwyg = "true";
defparam \simple_ram|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
fiftyfivenm_lcell_comb \simple_ram|ram~198feeder (
// Equation(s):
// \simple_ram|ram~198feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~198feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N19
dffeas \simple_ram|ram~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~198 .is_wysiwyg = "true";
defparam \simple_ram|ram~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1144 (
// Equation(s):
// \simple_ram|ram~1144_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~198_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~70_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~70_q ),
	.datad(\simple_ram|ram~198_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1144_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1144 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1145 (
// Equation(s):
// \simple_ram|ram~1145_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1144_combout  & (\simple_ram|ram~454_q )) # (!\simple_ram|ram~1144_combout  & ((\simple_ram|ram~326_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1144_combout ))))

	.dataa(\simple_ram|ram~454_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~326_q ),
	.datad(\simple_ram|ram~1144_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1145_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1145 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y32_N21
dffeas \simple_ram|ram~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~230 .is_wysiwyg = "true";
defparam \simple_ram|ram~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N15
dffeas \simple_ram|ram~486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~486 .is_wysiwyg = "true";
defparam \simple_ram|ram~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N27
dffeas \simple_ram|ram~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~102 .is_wysiwyg = "true";
defparam \simple_ram|ram~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y32_N21
dffeas \simple_ram|ram~358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~358 .is_wysiwyg = "true";
defparam \simple_ram|ram~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1151 (
// Equation(s):
// \simple_ram|ram~1151_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~358_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~102_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~102_q ),
	.datad(\simple_ram|ram~358_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1151_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1151 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1152 (
// Equation(s):
// \simple_ram|ram~1152_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1151_combout  & ((\simple_ram|ram~486_q ))) # (!\simple_ram|ram~1151_combout  & (\simple_ram|ram~230_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1151_combout ))))

	.dataa(\simple_ram|ram~230_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~486_q ),
	.datad(\simple_ram|ram~1151_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1152_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1152 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1153 (
// Equation(s):
// \simple_ram|ram~1153_combout  = (\simple_ram|ram~1150_combout  & (((\simple_ram|ram~1152_combout )) # (!\addr[1]~input_o ))) # (!\simple_ram|ram~1150_combout  & (\addr[1]~input_o  & (\simple_ram|ram~1145_combout )))

	.dataa(\simple_ram|ram~1150_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1145_combout ),
	.datad(\simple_ram|ram~1152_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1153_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1153 .lut_mask = 16'hEA62;
defparam \simple_ram|ram~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \simple_ram|ram~774 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~774 .is_wysiwyg = "true";
defparam \simple_ram|ram~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \simple_ram|ram~838 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~838 .is_wysiwyg = "true";
defparam \simple_ram|ram~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1154 (
// Equation(s):
// \simple_ram|ram~1154_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~838_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~774_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~774_q ),
	.datad(\simple_ram|ram~838_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1154_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1154 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \simple_ram|ram~806 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~806 .is_wysiwyg = "true";
defparam \simple_ram|ram~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \simple_ram|ram~870 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~870 .is_wysiwyg = "true";
defparam \simple_ram|ram~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1155 (
// Equation(s):
// \simple_ram|ram~1155_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1154_combout  & ((\simple_ram|ram~870_q ))) # (!\simple_ram|ram~1154_combout  & (\simple_ram|ram~806_q )))) # (!\addr[0]~input_o  & (\simple_ram|ram~1154_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1154_combout ),
	.datac(\simple_ram|ram~806_q ),
	.datad(\simple_ram|ram~870_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1155_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1155 .lut_mask = 16'hEC64;
defparam \simple_ram|ram~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
fiftyfivenm_lcell_comb \simple_ram|ram~966feeder (
// Equation(s):
// \simple_ram|ram~966feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~966feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N9
dffeas \simple_ram|ram~966 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~966 .is_wysiwyg = "true";
defparam \simple_ram|ram~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N27
dffeas \simple_ram|ram~998 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~998 .is_wysiwyg = "true";
defparam \simple_ram|ram~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N23
dffeas \simple_ram|ram~902 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~902 .is_wysiwyg = "true";
defparam \simple_ram|ram~902 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~934feeder (
// Equation(s):
// \simple_ram|ram~934feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~934feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \simple_ram|ram~934 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~934 .is_wysiwyg = "true";
defparam \simple_ram|ram~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1161 (
// Equation(s):
// \simple_ram|ram~1161_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~934_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~902_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~902_q ),
	.datad(\simple_ram|ram~934_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1161_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1161 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1162 (
// Equation(s):
// \simple_ram|ram~1162_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1161_combout  & ((\simple_ram|ram~998_q ))) # (!\simple_ram|ram~1161_combout  & (\simple_ram|ram~966_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1161_combout ))))

	.dataa(\simple_ram|ram~966_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~998_q ),
	.datad(\simple_ram|ram~1161_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1162_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1162 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \simple_ram|ram~518 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~518 .is_wysiwyg = "true";
defparam \simple_ram|ram~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~582feeder (
// Equation(s):
// \simple_ram|ram~582feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~582feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~582feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~582feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N11
dffeas \simple_ram|ram~582 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~582feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~582 .is_wysiwyg = "true";
defparam \simple_ram|ram~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1158 (
// Equation(s):
// \simple_ram|ram~1158_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~582_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~518_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~518_q ),
	.datad(\simple_ram|ram~582_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1158_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1158 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N11
dffeas \simple_ram|ram~614 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~614 .is_wysiwyg = "true";
defparam \simple_ram|ram~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~550feeder (
// Equation(s):
// \simple_ram|ram~550feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~550feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~550feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~550feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N25
dffeas \simple_ram|ram~550 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~550 .is_wysiwyg = "true";
defparam \simple_ram|ram~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1159 (
// Equation(s):
// \simple_ram|ram~1159_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1158_combout  & (\simple_ram|ram~614_q )) # (!\simple_ram|ram~1158_combout  & ((\simple_ram|ram~550_q ))))) # (!\addr[0]~input_o  & (\simple_ram|ram~1158_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1158_combout ),
	.datac(\simple_ram|ram~614_q ),
	.datad(\simple_ram|ram~550_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1159_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1159 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
fiftyfivenm_lcell_comb \simple_ram|ram~710feeder (
// Equation(s):
// \simple_ram|ram~710feeder_combout  = \data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[6]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~710feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N21
dffeas \simple_ram|ram~710 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~710 .is_wysiwyg = "true";
defparam \simple_ram|ram~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \simple_ram|ram~742 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~742 .is_wysiwyg = "true";
defparam \simple_ram|ram~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N5
dffeas \simple_ram|ram~646 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~646 .is_wysiwyg = "true";
defparam \simple_ram|ram~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N5
dffeas \simple_ram|ram~678 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~678 .is_wysiwyg = "true";
defparam \simple_ram|ram~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1156 (
// Equation(s):
// \simple_ram|ram~1156_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~678_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~646_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~646_q ),
	.datad(\simple_ram|ram~678_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1156_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1156 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1157 (
// Equation(s):
// \simple_ram|ram~1157_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1156_combout  & ((\simple_ram|ram~742_q ))) # (!\simple_ram|ram~1156_combout  & (\simple_ram|ram~710_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1156_combout ))))

	.dataa(\simple_ram|ram~710_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~742_q ),
	.datad(\simple_ram|ram~1156_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1157_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1157 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1160 (
// Equation(s):
// \simple_ram|ram~1160_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1157_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~1159_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1159_combout ),
	.datad(\simple_ram|ram~1157_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1160_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1160 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1163 (
// Equation(s):
// \simple_ram|ram~1163_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1160_combout  & ((\simple_ram|ram~1162_combout ))) # (!\simple_ram|ram~1160_combout  & (\simple_ram|ram~1155_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1160_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~1155_combout ),
	.datac(\simple_ram|ram~1162_combout ),
	.datad(\simple_ram|ram~1160_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1163_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1163 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N28
fiftyfivenm_lcell_comb \out_data[6]~6 (
// Equation(s):
// \out_data[6]~6_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1163_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1153_combout ))

	.dataa(\simple_ram|ram~1153_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1163_combout ),
	.cin(gnd),
	.combout(\out_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[6]~6 .lut_mask = 16'hEE22;
defparam \out_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N7
dffeas \data_array~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~6 .is_wysiwyg = "true";
defparam \data_array~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N16
fiftyfivenm_lcell_comb \data_array~38feeder (
// Equation(s):
// \data_array~38feeder_combout  = out_data[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~38feeder .lut_mask = 16'hF0F0;
defparam \data_array~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N17
dffeas \data_array~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~38 .is_wysiwyg = "true";
defparam \data_array~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
fiftyfivenm_lcell_comb \data_array~140 (
// Equation(s):
// \data_array~140_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~38_q ))) # (!\addr[0]~input_o  & (\data_array~6_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~6_q ),
	.datad(\data_array~38_q ),
	.cin(gnd),
	.combout(\data_array~140_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~140 .lut_mask = 16'hDC98;
defparam \data_array~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N11
dffeas \data_array~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~102 .is_wysiwyg = "true";
defparam \data_array~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N20
fiftyfivenm_lcell_comb \data_array~70feeder (
// Equation(s):
// \data_array~70feeder_combout  = out_data[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~70feeder .lut_mask = 16'hF0F0;
defparam \data_array~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N21
dffeas \data_array~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~70 .is_wysiwyg = "true";
defparam \data_array~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N10
fiftyfivenm_lcell_comb \data_array~141 (
// Equation(s):
// \data_array~141_combout  = (\addr[1]~input_o  & ((\data_array~140_combout  & (\data_array~102_q )) # (!\data_array~140_combout  & ((\data_array~70_q ))))) # (!\addr[1]~input_o  & (\data_array~140_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~140_combout ),
	.datac(\data_array~102_q ),
	.datad(\data_array~70_q ),
	.cin(gnd),
	.combout(\data_array~141_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~141 .lut_mask = 16'hE6C4;
defparam \data_array~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y31_N29
dffeas \out_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[6]~6_combout ),
	.asdata(\data_array~141_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[6] .is_wysiwyg = "true";
defparam \out_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y40_N8
fiftyfivenm_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .listen_to_nsleep_signal = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~935feeder (
// Equation(s):
// \simple_ram|ram~935feeder_combout  = \data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~935feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \simple_ram|ram~935 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~935 .is_wysiwyg = "true";
defparam \simple_ram|ram~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N13
dffeas \simple_ram|ram~999 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~999 .is_wysiwyg = "true";
defparam \simple_ram|ram~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N9
dffeas \simple_ram|ram~903 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~903 .is_wysiwyg = "true";
defparam \simple_ram|ram~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y33_N17
dffeas \simple_ram|ram~967 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~967 .is_wysiwyg = "true";
defparam \simple_ram|ram~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1181 (
// Equation(s):
// \simple_ram|ram~1181_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~967_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~903_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~903_q ),
	.datad(\simple_ram|ram~967_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1181_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1181 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1182 (
// Equation(s):
// \simple_ram|ram~1182_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1181_combout  & ((\simple_ram|ram~999_q ))) # (!\simple_ram|ram~1181_combout  & (\simple_ram|ram~935_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1181_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~935_q ),
	.datac(\simple_ram|ram~999_q ),
	.datad(\simple_ram|ram~1181_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1182_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1182 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~743feeder (
// Equation(s):
// \simple_ram|ram~743feeder_combout  = \data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~743feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N29
dffeas \simple_ram|ram~743 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~743 .is_wysiwyg = "true";
defparam \simple_ram|ram~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \simple_ram|ram~679 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~679 .is_wysiwyg = "true";
defparam \simple_ram|ram~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N15
dffeas \simple_ram|ram~647 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~647 .is_wysiwyg = "true";
defparam \simple_ram|ram~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \simple_ram|ram~711 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~711 .is_wysiwyg = "true";
defparam \simple_ram|ram~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1174 (
// Equation(s):
// \simple_ram|ram~1174_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~711_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~647_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~647_q ),
	.datad(\simple_ram|ram~711_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1174_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1174 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1175 (
// Equation(s):
// \simple_ram|ram~1175_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1174_combout  & (\simple_ram|ram~743_q )) # (!\simple_ram|ram~1174_combout  & ((\simple_ram|ram~679_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1174_combout ))))

	.dataa(\simple_ram|ram~743_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~679_q ),
	.datad(\simple_ram|ram~1174_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1175_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1175 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~583feeder (
// Equation(s):
// \simple_ram|ram~583feeder_combout  = \data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~583feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~583feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~583feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N17
dffeas \simple_ram|ram~583 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~583feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~583 .is_wysiwyg = "true";
defparam \simple_ram|ram~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \simple_ram|ram~615 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~615 .is_wysiwyg = "true";
defparam \simple_ram|ram~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \simple_ram|ram~519 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~519 .is_wysiwyg = "true";
defparam \simple_ram|ram~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~551feeder (
// Equation(s):
// \simple_ram|ram~551feeder_combout  = \data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~551feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~551feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~551feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N31
dffeas \simple_ram|ram~551 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~551 .is_wysiwyg = "true";
defparam \simple_ram|ram~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1178 (
// Equation(s):
// \simple_ram|ram~1178_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~551_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~519_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~519_q ),
	.datad(\simple_ram|ram~551_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1178_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1178 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1179 (
// Equation(s):
// \simple_ram|ram~1179_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1178_combout  & ((\simple_ram|ram~615_q ))) # (!\simple_ram|ram~1178_combout  & (\simple_ram|ram~583_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1178_combout ))))

	.dataa(\simple_ram|ram~583_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~615_q ),
	.datad(\simple_ram|ram~1178_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1179_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1179 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \simple_ram|ram~839 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~839 .is_wysiwyg = "true";
defparam \simple_ram|ram~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \simple_ram|ram~871 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~871 .is_wysiwyg = "true";
defparam \simple_ram|ram~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \simple_ram|ram~775 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~775 .is_wysiwyg = "true";
defparam \simple_ram|ram~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \simple_ram|ram~807 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~807 .is_wysiwyg = "true";
defparam \simple_ram|ram~807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1176 (
// Equation(s):
// \simple_ram|ram~1176_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~807_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~775_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~775_q ),
	.datad(\simple_ram|ram~807_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1176_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1176 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1177 (
// Equation(s):
// \simple_ram|ram~1177_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1176_combout  & ((\simple_ram|ram~871_q ))) # (!\simple_ram|ram~1176_combout  & (\simple_ram|ram~839_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1176_combout ))))

	.dataa(\simple_ram|ram~839_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~871_q ),
	.datad(\simple_ram|ram~1176_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1177_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1177 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1180 (
// Equation(s):
// \simple_ram|ram~1180_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~1177_combout )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~1179_combout )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1179_combout ),
	.datad(\simple_ram|ram~1177_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1180_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1180 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1183 (
// Equation(s):
// \simple_ram|ram~1183_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1180_combout  & (\simple_ram|ram~1182_combout )) # (!\simple_ram|ram~1180_combout  & ((\simple_ram|ram~1175_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1180_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1182_combout ),
	.datac(\simple_ram|ram~1175_combout ),
	.datad(\simple_ram|ram~1180_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1183_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1183 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N31
dffeas \simple_ram|ram~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~135 .is_wysiwyg = "true";
defparam \simple_ram|ram~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \simple_ram|ram~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~391 .is_wysiwyg = "true";
defparam \simple_ram|ram~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \simple_ram|ram~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~7 .is_wysiwyg = "true";
defparam \simple_ram|ram~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \simple_ram|ram~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~263 .is_wysiwyg = "true";
defparam \simple_ram|ram~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1168 (
// Equation(s):
// \simple_ram|ram~1168_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~263_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~7_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~7_q ),
	.datad(\simple_ram|ram~263_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1168_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1168 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1169 (
// Equation(s):
// \simple_ram|ram~1169_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1168_combout  & ((\simple_ram|ram~391_q ))) # (!\simple_ram|ram~1168_combout  & (\simple_ram|ram~135_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1168_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~135_q ),
	.datac(\simple_ram|ram~391_q ),
	.datad(\simple_ram|ram~1168_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1169_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1169 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N21
dffeas \simple_ram|ram~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~199 .is_wysiwyg = "true";
defparam \simple_ram|ram~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N5
dffeas \simple_ram|ram~455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~455 .is_wysiwyg = "true";
defparam \simple_ram|ram~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N19
dffeas \simple_ram|ram~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~71 .is_wysiwyg = "true";
defparam \simple_ram|ram~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N23
dffeas \simple_ram|ram~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~327 .is_wysiwyg = "true";
defparam \simple_ram|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1166 (
// Equation(s):
// \simple_ram|ram~1166_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~327_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~71_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~71_q ),
	.datad(\simple_ram|ram~327_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1166_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1166 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1167 (
// Equation(s):
// \simple_ram|ram~1167_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1166_combout  & ((\simple_ram|ram~455_q ))) # (!\simple_ram|ram~1166_combout  & (\simple_ram|ram~199_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1166_combout ))))

	.dataa(\simple_ram|ram~199_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~455_q ),
	.datad(\simple_ram|ram~1166_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1167_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1167 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1170 (
// Equation(s):
// \simple_ram|ram~1170_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~1167_combout ))) # (!\addr[1]~input_o  & (\simple_ram|ram~1169_combout ))))

	.dataa(\simple_ram|ram~1169_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\simple_ram|ram~1167_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1170_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1170 .lut_mask = 16'hF2C2;
defparam \simple_ram|ram~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N29
dffeas \simple_ram|ram~359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~359 .is_wysiwyg = "true";
defparam \simple_ram|ram~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N7
dffeas \simple_ram|ram~487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~487 .is_wysiwyg = "true";
defparam \simple_ram|ram~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N31
dffeas \simple_ram|ram~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~103 .is_wysiwyg = "true";
defparam \simple_ram|ram~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y32_N25
dffeas \simple_ram|ram~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~231 .is_wysiwyg = "true";
defparam \simple_ram|ram~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1171 (
// Equation(s):
// \simple_ram|ram~1171_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~231_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~103_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~103_q ),
	.datad(\simple_ram|ram~231_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1171_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1171 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1172 (
// Equation(s):
// \simple_ram|ram~1172_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1171_combout  & ((\simple_ram|ram~487_q ))) # (!\simple_ram|ram~1171_combout  & (\simple_ram|ram~359_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1171_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~359_q ),
	.datac(\simple_ram|ram~487_q ),
	.datad(\simple_ram|ram~1171_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1172_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1172 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N13
dffeas \simple_ram|ram~423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~423 .is_wysiwyg = "true";
defparam \simple_ram|ram~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N27
dffeas \simple_ram|ram~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~295 .is_wysiwyg = "true";
defparam \simple_ram|ram~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N3
dffeas \simple_ram|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~39 .is_wysiwyg = "true";
defparam \simple_ram|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
fiftyfivenm_lcell_comb \simple_ram|ram~167feeder (
// Equation(s):
// \simple_ram|ram~167feeder_combout  = \data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[7]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~167feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N29
dffeas \simple_ram|ram~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~167 .is_wysiwyg = "true";
defparam \simple_ram|ram~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1164 (
// Equation(s):
// \simple_ram|ram~1164_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~167_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~39_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~39_q ),
	.datad(\simple_ram|ram~167_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1164_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1164 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1165 (
// Equation(s):
// \simple_ram|ram~1165_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1164_combout  & (\simple_ram|ram~423_q )) # (!\simple_ram|ram~1164_combout  & ((\simple_ram|ram~295_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1164_combout ))))

	.dataa(\simple_ram|ram~423_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~295_q ),
	.datad(\simple_ram|ram~1164_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1165_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1165 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1173 (
// Equation(s):
// \simple_ram|ram~1173_combout  = (\simple_ram|ram~1170_combout  & (((\simple_ram|ram~1172_combout )) # (!\addr[0]~input_o ))) # (!\simple_ram|ram~1170_combout  & (\addr[0]~input_o  & ((\simple_ram|ram~1165_combout ))))

	.dataa(\simple_ram|ram~1170_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1172_combout ),
	.datad(\simple_ram|ram~1165_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1173_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1173 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N30
fiftyfivenm_lcell_comb \out_data[7]~7 (
// Equation(s):
// \out_data[7]~7_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1183_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1173_combout )))

	.dataa(\simple_ram|ram~1183_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1173_combout ),
	.cin(gnd),
	.combout(\out_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[7]~7 .lut_mask = 16'hBB88;
defparam \out_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
fiftyfivenm_lcell_comb \data_array~39feeder (
// Equation(s):
// \data_array~39feeder_combout  = out_data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~39feeder .lut_mask = 16'hF0F0;
defparam \data_array~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N9
dffeas \data_array~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~39 .is_wysiwyg = "true";
defparam \data_array~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N23
dffeas \data_array~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~103 .is_wysiwyg = "true";
defparam \data_array~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N23
dffeas \data_array~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~7 .is_wysiwyg = "true";
defparam \data_array~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N28
fiftyfivenm_lcell_comb \data_array~71feeder (
// Equation(s):
// \data_array~71feeder_combout  = out_data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~71feeder .lut_mask = 16'hF0F0;
defparam \data_array~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N29
dffeas \data_array~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~71 .is_wysiwyg = "true";
defparam \data_array~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
fiftyfivenm_lcell_comb \data_array~142 (
// Equation(s):
// \data_array~142_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~71_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~7_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~7_q ),
	.datad(\data_array~71_q ),
	.cin(gnd),
	.combout(\data_array~142_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~142 .lut_mask = 16'hBA98;
defparam \data_array~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N22
fiftyfivenm_lcell_comb \data_array~143 (
// Equation(s):
// \data_array~143_combout  = (\addr[0]~input_o  & ((\data_array~142_combout  & ((\data_array~103_q ))) # (!\data_array~142_combout  & (\data_array~39_q )))) # (!\addr[0]~input_o  & (((\data_array~142_combout ))))

	.dataa(\data_array~39_q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~103_q ),
	.datad(\data_array~142_combout ),
	.cin(gnd),
	.combout(\data_array~143_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~143 .lut_mask = 16'hF388;
defparam \data_array~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y31_N31
dffeas \out_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[7]~7_combout ),
	.asdata(\data_array~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[7] .is_wysiwyg = "true";
defparam \out_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y40_N15
fiftyfivenm_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .listen_to_nsleep_signal = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \simple_ram|ram~904 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~904 .is_wysiwyg = "true";
defparam \simple_ram|ram~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \simple_ram|ram~936 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~936 .is_wysiwyg = "true";
defparam \simple_ram|ram~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1201 (
// Equation(s):
// \simple_ram|ram~1201_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~936_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~904_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~904_q ),
	.datad(\simple_ram|ram~936_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1201_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1201 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \simple_ram|ram~1000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1000 .is_wysiwyg = "true";
defparam \simple_ram|ram~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N11
dffeas \simple_ram|ram~968 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~968 .is_wysiwyg = "true";
defparam \simple_ram|ram~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1202 (
// Equation(s):
// \simple_ram|ram~1202_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1201_combout  & (\simple_ram|ram~1000_q )) # (!\simple_ram|ram~1201_combout  & ((\simple_ram|ram~968_q ))))) # (!\addr[1]~input_o  & (\simple_ram|ram~1201_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1201_combout ),
	.datac(\simple_ram|ram~1000_q ),
	.datad(\simple_ram|ram~968_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1202_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1202 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \simple_ram|ram~872 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~872 .is_wysiwyg = "true";
defparam \simple_ram|ram~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \simple_ram|ram~808 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~808 .is_wysiwyg = "true";
defparam \simple_ram|ram~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \simple_ram|ram~776 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~776 .is_wysiwyg = "true";
defparam \simple_ram|ram~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \simple_ram|ram~840 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~840 .is_wysiwyg = "true";
defparam \simple_ram|ram~840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1194 (
// Equation(s):
// \simple_ram|ram~1194_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~840_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~776_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~776_q ),
	.datad(\simple_ram|ram~840_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1194_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1194 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1195 (
// Equation(s):
// \simple_ram|ram~1195_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1194_combout  & (\simple_ram|ram~872_q )) # (!\simple_ram|ram~1194_combout  & ((\simple_ram|ram~808_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1194_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~872_q ),
	.datac(\simple_ram|ram~808_q ),
	.datad(\simple_ram|ram~1194_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1195_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1195 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~712feeder (
// Equation(s):
// \simple_ram|ram~712feeder_combout  = \data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[8]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~712feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~712feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~712feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \simple_ram|ram~712 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~712 .is_wysiwyg = "true";
defparam \simple_ram|ram~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N13
dffeas \simple_ram|ram~744 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~744 .is_wysiwyg = "true";
defparam \simple_ram|ram~744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~680feeder (
// Equation(s):
// \simple_ram|ram~680feeder_combout  = \data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[8]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~680feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N31
dffeas \simple_ram|ram~680 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~680 .is_wysiwyg = "true";
defparam \simple_ram|ram~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N17
dffeas \simple_ram|ram~648 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~648 .is_wysiwyg = "true";
defparam \simple_ram|ram~648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1196 (
// Equation(s):
// \simple_ram|ram~1196_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~680_q )) # (!\addr[0]~input_o  & ((\simple_ram|ram~648_q )))))

	.dataa(\simple_ram|ram~680_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~648_q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1196_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1196 .lut_mask = 16'hEE30;
defparam \simple_ram|ram~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1197 (
// Equation(s):
// \simple_ram|ram~1197_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1196_combout  & ((\simple_ram|ram~744_q ))) # (!\simple_ram|ram~1196_combout  & (\simple_ram|ram~712_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1196_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~712_q ),
	.datac(\simple_ram|ram~744_q ),
	.datad(\simple_ram|ram~1196_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1197_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1197 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N9
dffeas \simple_ram|ram~552 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~552 .is_wysiwyg = "true";
defparam \simple_ram|ram~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \simple_ram|ram~616 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~616 .is_wysiwyg = "true";
defparam \simple_ram|ram~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \simple_ram|ram~520 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~520 .is_wysiwyg = "true";
defparam \simple_ram|ram~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~584feeder (
// Equation(s):
// \simple_ram|ram~584feeder_combout  = \data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[8]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~584feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~584feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~584feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \simple_ram|ram~584 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~584 .is_wysiwyg = "true";
defparam \simple_ram|ram~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1198 (
// Equation(s):
// \simple_ram|ram~1198_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~584_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~520_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~520_q ),
	.datad(\simple_ram|ram~584_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1198_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1198 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1199 (
// Equation(s):
// \simple_ram|ram~1199_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1198_combout  & ((\simple_ram|ram~616_q ))) # (!\simple_ram|ram~1198_combout  & (\simple_ram|ram~552_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1198_combout ))))

	.dataa(\simple_ram|ram~552_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~616_q ),
	.datad(\simple_ram|ram~1198_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1199_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1199 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1200 (
// Equation(s):
// \simple_ram|ram~1200_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\simple_ram|ram~1197_combout )) # (!\addr[2]~input_o  & ((\simple_ram|ram~1199_combout )))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1197_combout ),
	.datad(\simple_ram|ram~1199_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1200_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1200 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1203 (
// Equation(s):
// \simple_ram|ram~1203_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1200_combout  & (\simple_ram|ram~1202_combout )) # (!\simple_ram|ram~1200_combout  & ((\simple_ram|ram~1195_combout ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1200_combout ))))

	.dataa(\simple_ram|ram~1202_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1195_combout ),
	.datad(\simple_ram|ram~1200_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1203_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1203 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N9
dffeas \simple_ram|ram~456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~456 .is_wysiwyg = "true";
defparam \simple_ram|ram~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N1
dffeas \simple_ram|ram~328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~328 .is_wysiwyg = "true";
defparam \simple_ram|ram~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N31
dffeas \simple_ram|ram~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~72 .is_wysiwyg = "true";
defparam \simple_ram|ram~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N7
dffeas \simple_ram|ram~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~200 .is_wysiwyg = "true";
defparam \simple_ram|ram~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1184 (
// Equation(s):
// \simple_ram|ram~1184_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~200_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~72_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~72_q ),
	.datad(\simple_ram|ram~200_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1184_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1184 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1185 (
// Equation(s):
// \simple_ram|ram~1185_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1184_combout  & (\simple_ram|ram~456_q )) # (!\simple_ram|ram~1184_combout  & ((\simple_ram|ram~328_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1184_combout ))))

	.dataa(\simple_ram|ram~456_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~328_q ),
	.datad(\simple_ram|ram~1184_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1185_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1185 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N3
dffeas \simple_ram|ram~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~264 .is_wysiwyg = "true";
defparam \simple_ram|ram~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N7
dffeas \simple_ram|ram~392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~392 .is_wysiwyg = "true";
defparam \simple_ram|ram~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N1
dffeas \simple_ram|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~8 .is_wysiwyg = "true";
defparam \simple_ram|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~136feeder (
// Equation(s):
// \simple_ram|ram~136feeder_combout  = \data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[8]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~136feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N13
dffeas \simple_ram|ram~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~136 .is_wysiwyg = "true";
defparam \simple_ram|ram~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1188 (
// Equation(s):
// \simple_ram|ram~1188_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~136_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~8_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~8_q ),
	.datad(\simple_ram|ram~136_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1188_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1188 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1189 (
// Equation(s):
// \simple_ram|ram~1189_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1188_combout  & ((\simple_ram|ram~392_q ))) # (!\simple_ram|ram~1188_combout  & (\simple_ram|ram~264_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1188_combout ))))

	.dataa(\simple_ram|ram~264_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~392_q ),
	.datad(\simple_ram|ram~1188_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1189_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1189 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~168feeder (
// Equation(s):
// \simple_ram|ram~168feeder_combout  = \data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[8]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~168feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N25
dffeas \simple_ram|ram~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~168 .is_wysiwyg = "true";
defparam \simple_ram|ram~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N9
dffeas \simple_ram|ram~424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~424 .is_wysiwyg = "true";
defparam \simple_ram|ram~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N7
dffeas \simple_ram|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~40 .is_wysiwyg = "true";
defparam \simple_ram|ram~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N25
dffeas \simple_ram|ram~296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~296 .is_wysiwyg = "true";
defparam \simple_ram|ram~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1186 (
// Equation(s):
// \simple_ram|ram~1186_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~296_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~40_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~40_q ),
	.datad(\simple_ram|ram~296_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1186_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1186 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1187 (
// Equation(s):
// \simple_ram|ram~1187_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1186_combout  & ((\simple_ram|ram~424_q ))) # (!\simple_ram|ram~1186_combout  & (\simple_ram|ram~168_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1186_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~168_q ),
	.datac(\simple_ram|ram~424_q ),
	.datad(\simple_ram|ram~1186_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1187_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1187 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1190 (
// Equation(s):
// \simple_ram|ram~1190_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o ) # (\simple_ram|ram~1187_combout )))) # (!\addr[0]~input_o  & (\simple_ram|ram~1189_combout  & (!\addr[1]~input_o )))

	.dataa(\simple_ram|ram~1189_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\simple_ram|ram~1187_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1190_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1190 .lut_mask = 16'hCEC2;
defparam \simple_ram|ram~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N31
dffeas \simple_ram|ram~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~104 .is_wysiwyg = "true";
defparam \simple_ram|ram~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N17
dffeas \simple_ram|ram~360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~360 .is_wysiwyg = "true";
defparam \simple_ram|ram~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1191 (
// Equation(s):
// \simple_ram|ram~1191_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~360_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~104_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~104_q ),
	.datad(\simple_ram|ram~360_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1191_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1191 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N19
dffeas \simple_ram|ram~488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~488 .is_wysiwyg = "true";
defparam \simple_ram|ram~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N29
dffeas \simple_ram|ram~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~232 .is_wysiwyg = "true";
defparam \simple_ram|ram~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1192 (
// Equation(s):
// \simple_ram|ram~1192_combout  = (\simple_ram|ram~1191_combout  & (((\simple_ram|ram~488_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1191_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~232_q ))))

	.dataa(\simple_ram|ram~1191_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~488_q ),
	.datad(\simple_ram|ram~232_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1192_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1192 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1193 (
// Equation(s):
// \simple_ram|ram~1193_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1190_combout  & ((\simple_ram|ram~1192_combout ))) # (!\simple_ram|ram~1190_combout  & (\simple_ram|ram~1185_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1190_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1185_combout ),
	.datac(\simple_ram|ram~1190_combout ),
	.datad(\simple_ram|ram~1192_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1193_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1193 .lut_mask = 16'hF858;
defparam \simple_ram|ram~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
fiftyfivenm_lcell_comb \out_data[8]~8 (
// Equation(s):
// \out_data[8]~8_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1203_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1193_combout )))

	.dataa(\simple_ram|ram~1203_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1193_combout ),
	.cin(gnd),
	.combout(\out_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[8]~8 .lut_mask = 16'hBB88;
defparam \out_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N31
dffeas \data_array~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~8 .is_wysiwyg = "true";
defparam \data_array~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N24
fiftyfivenm_lcell_comb \data_array~40feeder (
// Equation(s):
// \data_array~40feeder_combout  = out_data[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~40feeder .lut_mask = 16'hF0F0;
defparam \data_array~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N25
dffeas \data_array~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~40 .is_wysiwyg = "true";
defparam \data_array~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
fiftyfivenm_lcell_comb \data_array~144 (
// Equation(s):
// \data_array~144_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~40_q ))) # (!\addr[0]~input_o  & (\data_array~8_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~8_q ),
	.datad(\data_array~40_q ),
	.cin(gnd),
	.combout(\data_array~144_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~144 .lut_mask = 16'hDC98;
defparam \data_array~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N15
dffeas \data_array~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~104 .is_wysiwyg = "true";
defparam \data_array~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N12
fiftyfivenm_lcell_comb \data_array~72feeder (
// Equation(s):
// \data_array~72feeder_combout  = out_data[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~72feeder .lut_mask = 16'hF0F0;
defparam \data_array~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N13
dffeas \data_array~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~72 .is_wysiwyg = "true";
defparam \data_array~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N14
fiftyfivenm_lcell_comb \data_array~145 (
// Equation(s):
// \data_array~145_combout  = (\addr[1]~input_o  & ((\data_array~144_combout  & (\data_array~104_q )) # (!\data_array~144_combout  & ((\data_array~72_q ))))) # (!\addr[1]~input_o  & (\data_array~144_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~144_combout ),
	.datac(\data_array~104_q ),
	.datad(\data_array~72_q ),
	.cin(gnd),
	.combout(\data_array~145_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~145 .lut_mask = 16'hE6C4;
defparam \data_array~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N1
dffeas \out_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[8]~8_combout ),
	.asdata(\data_array~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[8]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[8] .is_wysiwyg = "true";
defparam \out_data[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N15
fiftyfivenm_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .listen_to_nsleep_signal = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y30_N31
dffeas \simple_ram|ram~905 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~905 .is_wysiwyg = "true";
defparam \simple_ram|ram~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~969feeder (
// Equation(s):
// \simple_ram|ram~969feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~969feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~969feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~969feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N27
dffeas \simple_ram|ram~969 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~969 .is_wysiwyg = "true";
defparam \simple_ram|ram~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1221 (
// Equation(s):
// \simple_ram|ram~1221_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~969_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~905_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~905_q ),
	.datad(\simple_ram|ram~969_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1221_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1221 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \simple_ram|ram~1001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1001 .is_wysiwyg = "true";
defparam \simple_ram|ram~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~937feeder (
// Equation(s):
// \simple_ram|ram~937feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~937feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \simple_ram|ram~937 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~937 .is_wysiwyg = "true";
defparam \simple_ram|ram~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1222 (
// Equation(s):
// \simple_ram|ram~1222_combout  = (\simple_ram|ram~1221_combout  & (((\simple_ram|ram~1001_q )) # (!\addr[0]~input_o ))) # (!\simple_ram|ram~1221_combout  & (\addr[0]~input_o  & ((\simple_ram|ram~937_q ))))

	.dataa(\simple_ram|ram~1221_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1001_q ),
	.datad(\simple_ram|ram~937_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1222_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1222 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \simple_ram|ram~745 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~745 .is_wysiwyg = "true";
defparam \simple_ram|ram~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \simple_ram|ram~681 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~681 .is_wysiwyg = "true";
defparam \simple_ram|ram~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \simple_ram|ram~649 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~649 .is_wysiwyg = "true";
defparam \simple_ram|ram~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~713feeder (
// Equation(s):
// \simple_ram|ram~713feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~713feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N7
dffeas \simple_ram|ram~713 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~713 .is_wysiwyg = "true";
defparam \simple_ram|ram~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1214 (
// Equation(s):
// \simple_ram|ram~1214_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~713_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~649_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~649_q ),
	.datad(\simple_ram|ram~713_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1214_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1214 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1215 (
// Equation(s):
// \simple_ram|ram~1215_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1214_combout  & (\simple_ram|ram~745_q )) # (!\simple_ram|ram~1214_combout  & ((\simple_ram|ram~681_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1214_combout ))))

	.dataa(\simple_ram|ram~745_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~681_q ),
	.datad(\simple_ram|ram~1214_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1215_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1215 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
fiftyfivenm_lcell_comb \simple_ram|ram~585feeder (
// Equation(s):
// \simple_ram|ram~585feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~585feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~585feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~585feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \simple_ram|ram~585 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~585 .is_wysiwyg = "true";
defparam \simple_ram|ram~585 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \simple_ram|ram~617 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~617 .is_wysiwyg = "true";
defparam \simple_ram|ram~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \simple_ram|ram~521 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~521 .is_wysiwyg = "true";
defparam \simple_ram|ram~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~553feeder (
// Equation(s):
// \simple_ram|ram~553feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~553feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~553feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~553feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N19
dffeas \simple_ram|ram~553 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~553 .is_wysiwyg = "true";
defparam \simple_ram|ram~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1218 (
// Equation(s):
// \simple_ram|ram~1218_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~553_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~521_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~521_q ),
	.datad(\simple_ram|ram~553_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1218_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1218 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1219 (
// Equation(s):
// \simple_ram|ram~1219_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1218_combout  & ((\simple_ram|ram~617_q ))) # (!\simple_ram|ram~1218_combout  & (\simple_ram|ram~585_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1218_combout ))))

	.dataa(\simple_ram|ram~585_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~617_q ),
	.datad(\simple_ram|ram~1218_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1219_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1219 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \simple_ram|ram~777 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~777 .is_wysiwyg = "true";
defparam \simple_ram|ram~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N29
dffeas \simple_ram|ram~809 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~809 .is_wysiwyg = "true";
defparam \simple_ram|ram~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1216 (
// Equation(s):
// \simple_ram|ram~1216_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~809_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~777_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~777_q ),
	.datad(\simple_ram|ram~809_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1216_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1216 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \simple_ram|ram~873 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~873 .is_wysiwyg = "true";
defparam \simple_ram|ram~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \simple_ram|ram~841 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~841 .is_wysiwyg = "true";
defparam \simple_ram|ram~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1217 (
// Equation(s):
// \simple_ram|ram~1217_combout  = (\simple_ram|ram~1216_combout  & (((\simple_ram|ram~873_q )) # (!\addr[1]~input_o ))) # (!\simple_ram|ram~1216_combout  & (\addr[1]~input_o  & ((\simple_ram|ram~841_q ))))

	.dataa(\simple_ram|ram~1216_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~873_q ),
	.datad(\simple_ram|ram~841_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1217_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1217 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1220 (
// Equation(s):
// \simple_ram|ram~1220_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~1217_combout ))) # (!\addr[3]~input_o  & (\simple_ram|ram~1219_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1219_combout ),
	.datad(\simple_ram|ram~1217_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1220_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1220 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1223 (
// Equation(s):
// \simple_ram|ram~1223_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1220_combout  & (\simple_ram|ram~1222_combout )) # (!\simple_ram|ram~1220_combout  & ((\simple_ram|ram~1215_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1220_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1222_combout ),
	.datac(\simple_ram|ram~1215_combout ),
	.datad(\simple_ram|ram~1220_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1223_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1223 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N23
dffeas \simple_ram|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~41 .is_wysiwyg = "true";
defparam \simple_ram|ram~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \simple_ram|ram~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~169 .is_wysiwyg = "true";
defparam \simple_ram|ram~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1204 (
// Equation(s):
// \simple_ram|ram~1204_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~169_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~41_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~41_q ),
	.datad(\simple_ram|ram~169_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1204_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1204 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N5
dffeas \simple_ram|ram~425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~425 .is_wysiwyg = "true";
defparam \simple_ram|ram~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~297feeder (
// Equation(s):
// \simple_ram|ram~297feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~297feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N3
dffeas \simple_ram|ram~297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~297 .is_wysiwyg = "true";
defparam \simple_ram|ram~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1205 (
// Equation(s):
// \simple_ram|ram~1205_combout  = (\simple_ram|ram~1204_combout  & (((\simple_ram|ram~425_q )) # (!\addr[3]~input_o ))) # (!\simple_ram|ram~1204_combout  & (\addr[3]~input_o  & ((\simple_ram|ram~297_q ))))

	.dataa(\simple_ram|ram~1204_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~425_q ),
	.datad(\simple_ram|ram~297_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1205_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1205 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N21
dffeas \simple_ram|ram~361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~361 .is_wysiwyg = "true";
defparam \simple_ram|ram~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N27
dffeas \simple_ram|ram~489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~489 .is_wysiwyg = "true";
defparam \simple_ram|ram~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N19
dffeas \simple_ram|ram~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~105 .is_wysiwyg = "true";
defparam \simple_ram|ram~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N9
dffeas \simple_ram|ram~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~233 .is_wysiwyg = "true";
defparam \simple_ram|ram~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1211 (
// Equation(s):
// \simple_ram|ram~1211_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~233_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~105_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~105_q ),
	.datad(\simple_ram|ram~233_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1211_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1211 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1212 (
// Equation(s):
// \simple_ram|ram~1212_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1211_combout  & ((\simple_ram|ram~489_q ))) # (!\simple_ram|ram~1211_combout  & (\simple_ram|ram~361_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1211_combout ))))

	.dataa(\simple_ram|ram~361_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~489_q ),
	.datad(\simple_ram|ram~1211_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1212_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1212 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \simple_ram|ram~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~201 .is_wysiwyg = "true";
defparam \simple_ram|ram~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N29
dffeas \simple_ram|ram~457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~457 .is_wysiwyg = "true";
defparam \simple_ram|ram~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \simple_ram|ram~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~73 .is_wysiwyg = "true";
defparam \simple_ram|ram~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \simple_ram|ram~329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~329 .is_wysiwyg = "true";
defparam \simple_ram|ram~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1206 (
// Equation(s):
// \simple_ram|ram~1206_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~329_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~73_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~73_q ),
	.datad(\simple_ram|ram~329_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1206_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1206 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1207 (
// Equation(s):
// \simple_ram|ram~1207_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1206_combout  & ((\simple_ram|ram~457_q ))) # (!\simple_ram|ram~1206_combout  & (\simple_ram|ram~201_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1206_combout ))))

	.dataa(\simple_ram|ram~201_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~457_q ),
	.datad(\simple_ram|ram~1206_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1207_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1207 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \simple_ram|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~9 .is_wysiwyg = "true";
defparam \simple_ram|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
fiftyfivenm_lcell_comb \simple_ram|ram~265feeder (
// Equation(s):
// \simple_ram|ram~265feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~265feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N17
dffeas \simple_ram|ram~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~265 .is_wysiwyg = "true";
defparam \simple_ram|ram~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1208 (
// Equation(s):
// \simple_ram|ram~1208_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~265_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~9_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~9_q ),
	.datad(\simple_ram|ram~265_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1208_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1208 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N3
dffeas \simple_ram|ram~393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~393 .is_wysiwyg = "true";
defparam \simple_ram|ram~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~137feeder (
// Equation(s):
// \simple_ram|ram~137feeder_combout  = \data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[9]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~137feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N7
dffeas \simple_ram|ram~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~137 .is_wysiwyg = "true";
defparam \simple_ram|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1209 (
// Equation(s):
// \simple_ram|ram~1209_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1208_combout  & (\simple_ram|ram~393_q )) # (!\simple_ram|ram~1208_combout  & ((\simple_ram|ram~137_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1208_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1208_combout ),
	.datac(\simple_ram|ram~393_q ),
	.datad(\simple_ram|ram~137_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1209_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1209 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1210 (
// Equation(s):
// \simple_ram|ram~1210_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\simple_ram|ram~1207_combout )) # (!\addr[1]~input_o  & ((\simple_ram|ram~1209_combout )))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1207_combout ),
	.datac(\simple_ram|ram~1209_combout ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1210_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1210 .lut_mask = 16'hEE50;
defparam \simple_ram|ram~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1213 (
// Equation(s):
// \simple_ram|ram~1213_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1210_combout  & ((\simple_ram|ram~1212_combout ))) # (!\simple_ram|ram~1210_combout  & (\simple_ram|ram~1205_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1210_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1205_combout ),
	.datac(\simple_ram|ram~1212_combout ),
	.datad(\simple_ram|ram~1210_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1213_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1213 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
fiftyfivenm_lcell_comb \out_data[9]~9 (
// Equation(s):
// \out_data[9]~9_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1223_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1213_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1223_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1213_combout ),
	.cin(gnd),
	.combout(\out_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[9]~9 .lut_mask = 16'hDD88;
defparam \out_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
fiftyfivenm_lcell_comb \data_array~41feeder (
// Equation(s):
// \data_array~41feeder_combout  = out_data[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~41feeder .lut_mask = 16'hF0F0;
defparam \data_array~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N5
dffeas \data_array~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~41 .is_wysiwyg = "true";
defparam \data_array~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y26_N1
dffeas \data_array~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~105 .is_wysiwyg = "true";
defparam \data_array~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N19
dffeas \data_array~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~9 .is_wysiwyg = "true";
defparam \data_array~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
fiftyfivenm_lcell_comb \data_array~73feeder (
// Equation(s):
// \data_array~73feeder_combout  = out_data[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~73feeder .lut_mask = 16'hF0F0;
defparam \data_array~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N31
dffeas \data_array~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~73 .is_wysiwyg = "true";
defparam \data_array~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
fiftyfivenm_lcell_comb \data_array~146 (
// Equation(s):
// \data_array~146_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~73_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~9_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~9_q ),
	.datad(\data_array~73_q ),
	.cin(gnd),
	.combout(\data_array~146_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~146 .lut_mask = 16'hBA98;
defparam \data_array~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
fiftyfivenm_lcell_comb \data_array~147 (
// Equation(s):
// \data_array~147_combout  = (\addr[0]~input_o  & ((\data_array~146_combout  & ((\data_array~105_q ))) # (!\data_array~146_combout  & (\data_array~41_q )))) # (!\addr[0]~input_o  & (((\data_array~146_combout ))))

	.dataa(\data_array~41_q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~105_q ),
	.datad(\data_array~146_combout ),
	.cin(gnd),
	.combout(\data_array~147_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~147 .lut_mask = 16'hF388;
defparam \data_array~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \out_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[9]~9_combout ),
	.asdata(\data_array~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[9]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[9] .is_wysiwyg = "true";
defparam \out_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N22
fiftyfivenm_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .listen_to_nsleep_signal = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y30_N13
dffeas \simple_ram|ram~906 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~906 .is_wysiwyg = "true";
defparam \simple_ram|ram~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \simple_ram|ram~938 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~938 .is_wysiwyg = "true";
defparam \simple_ram|ram~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1241 (
// Equation(s):
// \simple_ram|ram~1241_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~938_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~906_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~906_q ),
	.datad(\simple_ram|ram~938_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1241_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1241 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \simple_ram|ram~1002 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1002 .is_wysiwyg = "true";
defparam \simple_ram|ram~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \simple_ram|ram~970 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~970 .is_wysiwyg = "true";
defparam \simple_ram|ram~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1242 (
// Equation(s):
// \simple_ram|ram~1242_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1241_combout  & (\simple_ram|ram~1002_q )) # (!\simple_ram|ram~1241_combout  & ((\simple_ram|ram~970_q ))))) # (!\addr[1]~input_o  & (\simple_ram|ram~1241_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1241_combout ),
	.datac(\simple_ram|ram~1002_q ),
	.datad(\simple_ram|ram~970_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1242_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1242 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N11
dffeas \simple_ram|ram~874 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~874 .is_wysiwyg = "true";
defparam \simple_ram|ram~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \simple_ram|ram~810 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~810 .is_wysiwyg = "true";
defparam \simple_ram|ram~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y28_N1
dffeas \simple_ram|ram~842 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~842 .is_wysiwyg = "true";
defparam \simple_ram|ram~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N9
dffeas \simple_ram|ram~778 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~778 .is_wysiwyg = "true";
defparam \simple_ram|ram~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1234 (
// Equation(s):
// \simple_ram|ram~1234_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\simple_ram|ram~842_q )) # (!\addr[1]~input_o  & ((\simple_ram|ram~778_q )))))

	.dataa(\simple_ram|ram~842_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~778_q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1234_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1234 .lut_mask = 16'hEE30;
defparam \simple_ram|ram~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1235 (
// Equation(s):
// \simple_ram|ram~1235_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1234_combout  & (\simple_ram|ram~874_q )) # (!\simple_ram|ram~1234_combout  & ((\simple_ram|ram~810_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1234_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~874_q ),
	.datac(\simple_ram|ram~810_q ),
	.datad(\simple_ram|ram~1234_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1235_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1235 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \simple_ram|ram~554 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~554 .is_wysiwyg = "true";
defparam \simple_ram|ram~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \simple_ram|ram~618 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~618 .is_wysiwyg = "true";
defparam \simple_ram|ram~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \simple_ram|ram~522 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~522 .is_wysiwyg = "true";
defparam \simple_ram|ram~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~586feeder (
// Equation(s):
// \simple_ram|ram~586feeder_combout  = \data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~586feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~586feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~586feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \simple_ram|ram~586 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~586 .is_wysiwyg = "true";
defparam \simple_ram|ram~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1238 (
// Equation(s):
// \simple_ram|ram~1238_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~586_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~522_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~522_q ),
	.datad(\simple_ram|ram~586_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1238_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1238 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1239 (
// Equation(s):
// \simple_ram|ram~1239_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1238_combout  & ((\simple_ram|ram~618_q ))) # (!\simple_ram|ram~1238_combout  & (\simple_ram|ram~554_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1238_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~554_q ),
	.datac(\simple_ram|ram~618_q ),
	.datad(\simple_ram|ram~1238_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1239_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1239 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N1
dffeas \simple_ram|ram~714 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~714 .is_wysiwyg = "true";
defparam \simple_ram|ram~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N9
dffeas \simple_ram|ram~746 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~746 .is_wysiwyg = "true";
defparam \simple_ram|ram~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N9
dffeas \simple_ram|ram~650 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~650 .is_wysiwyg = "true";
defparam \simple_ram|ram~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~682feeder (
// Equation(s):
// \simple_ram|ram~682feeder_combout  = \data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~682feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \simple_ram|ram~682 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~682 .is_wysiwyg = "true";
defparam \simple_ram|ram~682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1236 (
// Equation(s):
// \simple_ram|ram~1236_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~682_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~650_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~650_q ),
	.datad(\simple_ram|ram~682_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1236_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1236 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1237 (
// Equation(s):
// \simple_ram|ram~1237_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1236_combout  & ((\simple_ram|ram~746_q ))) # (!\simple_ram|ram~1236_combout  & (\simple_ram|ram~714_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1236_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~714_q ),
	.datac(\simple_ram|ram~746_q ),
	.datad(\simple_ram|ram~1236_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1237_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1237 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1240 (
// Equation(s):
// \simple_ram|ram~1240_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1237_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~1239_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1239_combout ),
	.datad(\simple_ram|ram~1237_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1240_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1240 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1243 (
// Equation(s):
// \simple_ram|ram~1243_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1240_combout  & (\simple_ram|ram~1242_combout )) # (!\simple_ram|ram~1240_combout  & ((\simple_ram|ram~1235_combout ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1240_combout ))))

	.dataa(\simple_ram|ram~1242_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1235_combout ),
	.datad(\simple_ram|ram~1240_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1243_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1243 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N5
dffeas \simple_ram|ram~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~234 .is_wysiwyg = "true";
defparam \simple_ram|ram~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N15
dffeas \simple_ram|ram~490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~490 .is_wysiwyg = "true";
defparam \simple_ram|ram~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N7
dffeas \simple_ram|ram~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~106 .is_wysiwyg = "true";
defparam \simple_ram|ram~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N25
dffeas \simple_ram|ram~362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~362 .is_wysiwyg = "true";
defparam \simple_ram|ram~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1231 (
// Equation(s):
// \simple_ram|ram~1231_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~362_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~106_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~106_q ),
	.datad(\simple_ram|ram~362_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1231_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1231 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1232 (
// Equation(s):
// \simple_ram|ram~1232_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1231_combout  & ((\simple_ram|ram~490_q ))) # (!\simple_ram|ram~1231_combout  & (\simple_ram|ram~234_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1231_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~234_q ),
	.datac(\simple_ram|ram~490_q ),
	.datad(\simple_ram|ram~1231_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1232_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1232 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
fiftyfivenm_lcell_comb \simple_ram|ram~458feeder (
// Equation(s):
// \simple_ram|ram~458feeder_combout  = \data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~458feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N7
dffeas \simple_ram|ram~458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~458 .is_wysiwyg = "true";
defparam \simple_ram|ram~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \simple_ram|ram~330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~330 .is_wysiwyg = "true";
defparam \simple_ram|ram~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \simple_ram|ram~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~74 .is_wysiwyg = "true";
defparam \simple_ram|ram~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \simple_ram|ram~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~202 .is_wysiwyg = "true";
defparam \simple_ram|ram~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1224 (
// Equation(s):
// \simple_ram|ram~1224_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~202_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~74_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~74_q ),
	.datad(\simple_ram|ram~202_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1224_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1224 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1225 (
// Equation(s):
// \simple_ram|ram~1225_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1224_combout  & (\simple_ram|ram~458_q )) # (!\simple_ram|ram~1224_combout  & ((\simple_ram|ram~330_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1224_combout ))))

	.dataa(\simple_ram|ram~458_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~330_q ),
	.datad(\simple_ram|ram~1224_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1225_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1225 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~170feeder (
// Equation(s):
// \simple_ram|ram~170feeder_combout  = \data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~170feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \simple_ram|ram~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~170 .is_wysiwyg = "true";
defparam \simple_ram|ram~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N1
dffeas \simple_ram|ram~426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~426 .is_wysiwyg = "true";
defparam \simple_ram|ram~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N11
dffeas \simple_ram|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~42 .is_wysiwyg = "true";
defparam \simple_ram|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~298feeder (
// Equation(s):
// \simple_ram|ram~298feeder_combout  = \data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~298feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N5
dffeas \simple_ram|ram~298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~298 .is_wysiwyg = "true";
defparam \simple_ram|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1226 (
// Equation(s):
// \simple_ram|ram~1226_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~298_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~42_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~42_q ),
	.datad(\simple_ram|ram~298_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1226_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1226 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1227 (
// Equation(s):
// \simple_ram|ram~1227_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1226_combout  & ((\simple_ram|ram~426_q ))) # (!\simple_ram|ram~1226_combout  & (\simple_ram|ram~170_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1226_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~170_q ),
	.datac(\simple_ram|ram~426_q ),
	.datad(\simple_ram|ram~1226_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1227_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1227 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
fiftyfivenm_lcell_comb \simple_ram|ram~266feeder (
// Equation(s):
// \simple_ram|ram~266feeder_combout  = \data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[10]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~266feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N3
dffeas \simple_ram|ram~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~266 .is_wysiwyg = "true";
defparam \simple_ram|ram~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N11
dffeas \simple_ram|ram~394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~394 .is_wysiwyg = "true";
defparam \simple_ram|ram~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N21
dffeas \simple_ram|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~10 .is_wysiwyg = "true";
defparam \simple_ram|ram~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N9
dffeas \simple_ram|ram~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~138 .is_wysiwyg = "true";
defparam \simple_ram|ram~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1228 (
// Equation(s):
// \simple_ram|ram~1228_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~138_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~10_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~10_q ),
	.datad(\simple_ram|ram~138_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1228_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1228 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1229 (
// Equation(s):
// \simple_ram|ram~1229_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1228_combout  & ((\simple_ram|ram~394_q ))) # (!\simple_ram|ram~1228_combout  & (\simple_ram|ram~266_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1228_combout ))))

	.dataa(\simple_ram|ram~266_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~394_q ),
	.datad(\simple_ram|ram~1228_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1229_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1229 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1230 (
// Equation(s):
// \simple_ram|ram~1230_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1227_combout ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1229_combout  & !\addr[1]~input_o ))))

	.dataa(\simple_ram|ram~1227_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1229_combout ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1230_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1230 .lut_mask = 16'hCCB8;
defparam \simple_ram|ram~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1233 (
// Equation(s):
// \simple_ram|ram~1233_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1230_combout  & (\simple_ram|ram~1232_combout )) # (!\simple_ram|ram~1230_combout  & ((\simple_ram|ram~1225_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1230_combout ))))

	.dataa(\simple_ram|ram~1232_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1225_combout ),
	.datad(\simple_ram|ram~1230_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1233_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1233 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
fiftyfivenm_lcell_comb \out_data[10]~10 (
// Equation(s):
// \out_data[10]~10_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1243_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1233_combout )))

	.dataa(\simple_ram|ram~1243_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1233_combout ),
	.cin(gnd),
	.combout(\out_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[10]~10 .lut_mask = 16'hBB88;
defparam \out_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
fiftyfivenm_lcell_comb \data_array~74feeder (
// Equation(s):
// \data_array~74feeder_combout  = out_data[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~74feeder .lut_mask = 16'hF0F0;
defparam \data_array~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N27
dffeas \data_array~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~74 .is_wysiwyg = "true";
defparam \data_array~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y26_N5
dffeas \data_array~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~106 .is_wysiwyg = "true";
defparam \data_array~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y26_N3
dffeas \data_array~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~10 .is_wysiwyg = "true";
defparam \data_array~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
fiftyfivenm_lcell_comb \data_array~42feeder (
// Equation(s):
// \data_array~42feeder_combout  = out_data[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~42feeder .lut_mask = 16'hF0F0;
defparam \data_array~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N21
dffeas \data_array~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~42 .is_wysiwyg = "true";
defparam \data_array~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N2
fiftyfivenm_lcell_comb \data_array~148 (
// Equation(s):
// \data_array~148_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~42_q ))) # (!\addr[0]~input_o  & (\data_array~10_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~10_q ),
	.datad(\data_array~42_q ),
	.cin(gnd),
	.combout(\data_array~148_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~148 .lut_mask = 16'hDC98;
defparam \data_array~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
fiftyfivenm_lcell_comb \data_array~149 (
// Equation(s):
// \data_array~149_combout  = (\addr[1]~input_o  & ((\data_array~148_combout  & ((\data_array~106_q ))) # (!\data_array~148_combout  & (\data_array~74_q )))) # (!\addr[1]~input_o  & (((\data_array~148_combout ))))

	.dataa(\data_array~74_q ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~106_q ),
	.datad(\data_array~148_combout ),
	.cin(gnd),
	.combout(\data_array~149_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~149 .lut_mask = 16'hF388;
defparam \data_array~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \out_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[10]~10_combout ),
	.asdata(\data_array~149_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[10]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[10] .is_wysiwyg = "true";
defparam \out_data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N15
fiftyfivenm_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .listen_to_nsleep_signal = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \simple_ram|ram~939 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~939 .is_wysiwyg = "true";
defparam \simple_ram|ram~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N21
dffeas \simple_ram|ram~1003 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1003 .is_wysiwyg = "true";
defparam \simple_ram|ram~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N7
dffeas \simple_ram|ram~907 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~907 .is_wysiwyg = "true";
defparam \simple_ram|ram~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N11
dffeas \simple_ram|ram~971 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~971 .is_wysiwyg = "true";
defparam \simple_ram|ram~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1261 (
// Equation(s):
// \simple_ram|ram~1261_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~971_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~907_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~907_q ),
	.datad(\simple_ram|ram~971_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1261_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1261 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1262 (
// Equation(s):
// \simple_ram|ram~1262_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1261_combout  & ((\simple_ram|ram~1003_q ))) # (!\simple_ram|ram~1261_combout  & (\simple_ram|ram~939_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1261_combout ))))

	.dataa(\simple_ram|ram~939_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1003_q ),
	.datad(\simple_ram|ram~1261_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1262_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1262 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~843feeder (
// Equation(s):
// \simple_ram|ram~843feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~843feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \simple_ram|ram~843 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~843 .is_wysiwyg = "true";
defparam \simple_ram|ram~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \simple_ram|ram~875 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~875 .is_wysiwyg = "true";
defparam \simple_ram|ram~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \simple_ram|ram~779 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~779 .is_wysiwyg = "true";
defparam \simple_ram|ram~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \simple_ram|ram~811 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~811 .is_wysiwyg = "true";
defparam \simple_ram|ram~811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1256 (
// Equation(s):
// \simple_ram|ram~1256_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~811_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~779_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~779_q ),
	.datad(\simple_ram|ram~811_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1256_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1256 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1257 (
// Equation(s):
// \simple_ram|ram~1257_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1256_combout  & ((\simple_ram|ram~875_q ))) # (!\simple_ram|ram~1256_combout  & (\simple_ram|ram~843_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1256_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~843_q ),
	.datac(\simple_ram|ram~875_q ),
	.datad(\simple_ram|ram~1256_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1257_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1257 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~587feeder (
// Equation(s):
// \simple_ram|ram~587feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~587feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~587feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~587feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \simple_ram|ram~587 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~587 .is_wysiwyg = "true";
defparam \simple_ram|ram~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \simple_ram|ram~619 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~619 .is_wysiwyg = "true";
defparam \simple_ram|ram~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \simple_ram|ram~523 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~523 .is_wysiwyg = "true";
defparam \simple_ram|ram~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~555feeder (
// Equation(s):
// \simple_ram|ram~555feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~555feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N13
dffeas \simple_ram|ram~555 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~555 .is_wysiwyg = "true";
defparam \simple_ram|ram~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1258 (
// Equation(s):
// \simple_ram|ram~1258_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~555_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~523_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~523_q ),
	.datad(\simple_ram|ram~555_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1258_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1258 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1259 (
// Equation(s):
// \simple_ram|ram~1259_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1258_combout  & ((\simple_ram|ram~619_q ))) # (!\simple_ram|ram~1258_combout  & (\simple_ram|ram~587_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1258_combout ))))

	.dataa(\simple_ram|ram~587_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~619_q ),
	.datad(\simple_ram|ram~1258_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1259_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1259 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1260 (
// Equation(s):
// \simple_ram|ram~1260_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\simple_ram|ram~1257_combout )) # (!\addr[3]~input_o  & ((\simple_ram|ram~1259_combout )))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1257_combout ),
	.datad(\simple_ram|ram~1259_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1260_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1260 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N15
dffeas \simple_ram|ram~747 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~747 .is_wysiwyg = "true";
defparam \simple_ram|ram~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \simple_ram|ram~683 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~683 .is_wysiwyg = "true";
defparam \simple_ram|ram~683 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N11
dffeas \simple_ram|ram~651 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~651 .is_wysiwyg = "true";
defparam \simple_ram|ram~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~715feeder (
// Equation(s):
// \simple_ram|ram~715feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~715feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \simple_ram|ram~715 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~715 .is_wysiwyg = "true";
defparam \simple_ram|ram~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1254 (
// Equation(s):
// \simple_ram|ram~1254_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~715_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~651_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~651_q ),
	.datad(\simple_ram|ram~715_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1254_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1254 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1255 (
// Equation(s):
// \simple_ram|ram~1255_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1254_combout  & (\simple_ram|ram~747_q )) # (!\simple_ram|ram~1254_combout  & ((\simple_ram|ram~683_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1254_combout ))))

	.dataa(\simple_ram|ram~747_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~683_q ),
	.datad(\simple_ram|ram~1254_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1255_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1255 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1263 (
// Equation(s):
// \simple_ram|ram~1263_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1260_combout  & (\simple_ram|ram~1262_combout )) # (!\simple_ram|ram~1260_combout  & ((\simple_ram|ram~1255_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1260_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1262_combout ),
	.datac(\simple_ram|ram~1260_combout ),
	.datad(\simple_ram|ram~1255_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1263_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1263 .lut_mask = 16'hDAD0;
defparam \simple_ram|ram~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N17
dffeas \simple_ram|ram~427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~427 .is_wysiwyg = "true";
defparam \simple_ram|ram~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \simple_ram|ram~299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~299 .is_wysiwyg = "true";
defparam \simple_ram|ram~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N31
dffeas \simple_ram|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~43 .is_wysiwyg = "true";
defparam \simple_ram|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \simple_ram|ram~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~171 .is_wysiwyg = "true";
defparam \simple_ram|ram~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1244 (
// Equation(s):
// \simple_ram|ram~1244_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~171_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~43_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~43_q ),
	.datad(\simple_ram|ram~171_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1244_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1244 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1245 (
// Equation(s):
// \simple_ram|ram~1245_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1244_combout  & (\simple_ram|ram~427_q )) # (!\simple_ram|ram~1244_combout  & ((\simple_ram|ram~299_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1244_combout ))))

	.dataa(\simple_ram|ram~427_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~299_q ),
	.datad(\simple_ram|ram~1244_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1245_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1245 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N5
dffeas \simple_ram|ram~363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~363 .is_wysiwyg = "true";
defparam \simple_ram|ram~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N7
dffeas \simple_ram|ram~491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~491 .is_wysiwyg = "true";
defparam \simple_ram|ram~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N3
dffeas \simple_ram|ram~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~107 .is_wysiwyg = "true";
defparam \simple_ram|ram~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N21
dffeas \simple_ram|ram~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~235 .is_wysiwyg = "true";
defparam \simple_ram|ram~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1251 (
// Equation(s):
// \simple_ram|ram~1251_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~235_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~107_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~107_q ),
	.datad(\simple_ram|ram~235_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1251_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1251 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1252 (
// Equation(s):
// \simple_ram|ram~1252_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1251_combout  & ((\simple_ram|ram~491_q ))) # (!\simple_ram|ram~1251_combout  & (\simple_ram|ram~363_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1251_combout ))))

	.dataa(\simple_ram|ram~363_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~491_q ),
	.datad(\simple_ram|ram~1251_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1252_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1252 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
fiftyfivenm_lcell_comb \simple_ram|ram~203feeder (
// Equation(s):
// \simple_ram|ram~203feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~203feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \simple_ram|ram~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~203 .is_wysiwyg = "true";
defparam \simple_ram|ram~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \simple_ram|ram~459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~459 .is_wysiwyg = "true";
defparam \simple_ram|ram~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \simple_ram|ram~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~75 .is_wysiwyg = "true";
defparam \simple_ram|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
fiftyfivenm_lcell_comb \simple_ram|ram~331feeder (
// Equation(s):
// \simple_ram|ram~331feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~331feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~331feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~331feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \simple_ram|ram~331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~331 .is_wysiwyg = "true";
defparam \simple_ram|ram~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1246 (
// Equation(s):
// \simple_ram|ram~1246_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~331_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~75_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~75_q ),
	.datad(\simple_ram|ram~331_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1246_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1246 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1247 (
// Equation(s):
// \simple_ram|ram~1247_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1246_combout  & ((\simple_ram|ram~459_q ))) # (!\simple_ram|ram~1246_combout  & (\simple_ram|ram~203_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1246_combout ))))

	.dataa(\simple_ram|ram~203_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~459_q ),
	.datad(\simple_ram|ram~1246_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1247_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1247 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N9
dffeas \simple_ram|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~11 .is_wysiwyg = "true";
defparam \simple_ram|ram~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N1
dffeas \simple_ram|ram~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~267 .is_wysiwyg = "true";
defparam \simple_ram|ram~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1248 (
// Equation(s):
// \simple_ram|ram~1248_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~267_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~11_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~11_q ),
	.datad(\simple_ram|ram~267_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1248_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1248 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N27
dffeas \simple_ram|ram~395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~395 .is_wysiwyg = "true";
defparam \simple_ram|ram~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~139feeder (
// Equation(s):
// \simple_ram|ram~139feeder_combout  = \data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[11]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~139feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \simple_ram|ram~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~139 .is_wysiwyg = "true";
defparam \simple_ram|ram~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1249 (
// Equation(s):
// \simple_ram|ram~1249_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1248_combout  & (\simple_ram|ram~395_q )) # (!\simple_ram|ram~1248_combout  & ((\simple_ram|ram~139_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1248_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1248_combout ),
	.datac(\simple_ram|ram~395_q ),
	.datad(\simple_ram|ram~139_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1249_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1249 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1250 (
// Equation(s):
// \simple_ram|ram~1250_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1247_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\simple_ram|ram~1249_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1247_combout ),
	.datad(\simple_ram|ram~1249_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1250_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1250 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1253 (
// Equation(s):
// \simple_ram|ram~1253_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1250_combout  & ((\simple_ram|ram~1252_combout ))) # (!\simple_ram|ram~1250_combout  & (\simple_ram|ram~1245_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1250_combout ))))

	.dataa(\simple_ram|ram~1245_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1252_combout ),
	.datad(\simple_ram|ram~1250_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1253_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1253 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
fiftyfivenm_lcell_comb \out_data[11]~11 (
// Equation(s):
// \out_data[11]~11_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1263_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1253_combout )))

	.dataa(\simple_ram|ram~1263_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1253_combout ),
	.cin(gnd),
	.combout(\out_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[11]~11 .lut_mask = 16'hBB88;
defparam \out_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N13
dffeas \data_array~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~11 .is_wysiwyg = "true";
defparam \data_array~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
fiftyfivenm_lcell_comb \data_array~75feeder (
// Equation(s):
// \data_array~75feeder_combout  = out_data[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~75feeder .lut_mask = 16'hF0F0;
defparam \data_array~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \data_array~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~75 .is_wysiwyg = "true";
defparam \data_array~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
fiftyfivenm_lcell_comb \data_array~150 (
// Equation(s):
// \data_array~150_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~75_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~11_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~11_q ),
	.datad(\data_array~75_q ),
	.cin(gnd),
	.combout(\data_array~150_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~150 .lut_mask = 16'hBA98;
defparam \data_array~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N9
dffeas \data_array~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~107 .is_wysiwyg = "true";
defparam \data_array~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N12
fiftyfivenm_lcell_comb \data_array~43feeder (
// Equation(s):
// \data_array~43feeder_combout  = out_data[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[11]),
	.cin(gnd),
	.combout(\data_array~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~43feeder .lut_mask = 16'hFF00;
defparam \data_array~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N13
dffeas \data_array~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~43 .is_wysiwyg = "true";
defparam \data_array~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
fiftyfivenm_lcell_comb \data_array~151 (
// Equation(s):
// \data_array~151_combout  = (\data_array~150_combout  & (((\data_array~107_q )) # (!\addr[0]~input_o ))) # (!\data_array~150_combout  & (\addr[0]~input_o  & ((\data_array~43_q ))))

	.dataa(\data_array~150_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~107_q ),
	.datad(\data_array~43_q ),
	.cin(gnd),
	.combout(\data_array~151_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~151 .lut_mask = 16'hE6A2;
defparam \data_array~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N21
dffeas \out_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[11]~11_combout ),
	.asdata(\data_array~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[11] .is_wysiwyg = "true";
defparam \out_data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .listen_to_nsleep_signal = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \simple_ram|ram~972 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~972 .is_wysiwyg = "true";
defparam \simple_ram|ram~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N29
dffeas \simple_ram|ram~1004 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1004 .is_wysiwyg = "true";
defparam \simple_ram|ram~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N1
dffeas \simple_ram|ram~908 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~908 .is_wysiwyg = "true";
defparam \simple_ram|ram~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \simple_ram|ram~940 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~940 .is_wysiwyg = "true";
defparam \simple_ram|ram~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1281 (
// Equation(s):
// \simple_ram|ram~1281_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~940_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~908_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~908_q ),
	.datad(\simple_ram|ram~940_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1281_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1281 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1282 (
// Equation(s):
// \simple_ram|ram~1282_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1281_combout  & ((\simple_ram|ram~1004_q ))) # (!\simple_ram|ram~1281_combout  & (\simple_ram|ram~972_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1281_combout ))))

	.dataa(\simple_ram|ram~972_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1004_q ),
	.datad(\simple_ram|ram~1281_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1282_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1282 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \simple_ram|ram~876 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~876 .is_wysiwyg = "true";
defparam \simple_ram|ram~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \simple_ram|ram~812 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~812 .is_wysiwyg = "true";
defparam \simple_ram|ram~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \simple_ram|ram~780 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~780 .is_wysiwyg = "true";
defparam \simple_ram|ram~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y33_N25
dffeas \simple_ram|ram~844 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~844 .is_wysiwyg = "true";
defparam \simple_ram|ram~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1274 (
// Equation(s):
// \simple_ram|ram~1274_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~844_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~780_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~780_q ),
	.datad(\simple_ram|ram~844_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1274_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1274 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1275 (
// Equation(s):
// \simple_ram|ram~1275_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1274_combout  & (\simple_ram|ram~876_q )) # (!\simple_ram|ram~1274_combout  & ((\simple_ram|ram~812_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1274_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~876_q ),
	.datac(\simple_ram|ram~812_q ),
	.datad(\simple_ram|ram~1274_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1275_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1275 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \simple_ram|ram~524 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~524 .is_wysiwyg = "true";
defparam \simple_ram|ram~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N29
dffeas \simple_ram|ram~588 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~588 .is_wysiwyg = "true";
defparam \simple_ram|ram~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1278 (
// Equation(s):
// \simple_ram|ram~1278_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~588_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~524_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~524_q ),
	.datad(\simple_ram|ram~588_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1278_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1278 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \simple_ram|ram~620 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~620 .is_wysiwyg = "true";
defparam \simple_ram|ram~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N15
dffeas \simple_ram|ram~556 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~556 .is_wysiwyg = "true";
defparam \simple_ram|ram~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1279 (
// Equation(s):
// \simple_ram|ram~1279_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1278_combout  & (\simple_ram|ram~620_q )) # (!\simple_ram|ram~1278_combout  & ((\simple_ram|ram~556_q ))))) # (!\addr[0]~input_o  & (\simple_ram|ram~1278_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1278_combout ),
	.datac(\simple_ram|ram~620_q ),
	.datad(\simple_ram|ram~556_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1279_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1279 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
fiftyfivenm_lcell_comb \simple_ram|ram~716feeder (
// Equation(s):
// \simple_ram|ram~716feeder_combout  = \data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[12]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~716feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~716feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~716feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N31
dffeas \simple_ram|ram~716 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~716 .is_wysiwyg = "true";
defparam \simple_ram|ram~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \simple_ram|ram~748 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~748 .is_wysiwyg = "true";
defparam \simple_ram|ram~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N1
dffeas \simple_ram|ram~652 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~652 .is_wysiwyg = "true";
defparam \simple_ram|ram~652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~684feeder (
// Equation(s):
// \simple_ram|ram~684feeder_combout  = \data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[12]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~684feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N29
dffeas \simple_ram|ram~684 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~684 .is_wysiwyg = "true";
defparam \simple_ram|ram~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1276 (
// Equation(s):
// \simple_ram|ram~1276_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~684_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~652_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~652_q ),
	.datad(\simple_ram|ram~684_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1276_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1276 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1277 (
// Equation(s):
// \simple_ram|ram~1277_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1276_combout  & ((\simple_ram|ram~748_q ))) # (!\simple_ram|ram~1276_combout  & (\simple_ram|ram~716_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1276_combout ))))

	.dataa(\simple_ram|ram~716_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~748_q ),
	.datad(\simple_ram|ram~1276_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1277_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1277 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1280 (
// Equation(s):
// \simple_ram|ram~1280_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o ) # (\simple_ram|ram~1277_combout )))) # (!\addr[2]~input_o  & (\simple_ram|ram~1279_combout  & (!\addr[3]~input_o )))

	.dataa(\simple_ram|ram~1279_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\simple_ram|ram~1277_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1280_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1280 .lut_mask = 16'hCEC2;
defparam \simple_ram|ram~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1283 (
// Equation(s):
// \simple_ram|ram~1283_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1280_combout  & (\simple_ram|ram~1282_combout )) # (!\simple_ram|ram~1280_combout  & ((\simple_ram|ram~1275_combout ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1280_combout ))))

	.dataa(\simple_ram|ram~1282_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1275_combout ),
	.datad(\simple_ram|ram~1280_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1283_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1283 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N27
dffeas \simple_ram|ram~460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~460 .is_wysiwyg = "true";
defparam \simple_ram|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \simple_ram|ram~332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~332 .is_wysiwyg = "true";
defparam \simple_ram|ram~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \simple_ram|ram~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~76 .is_wysiwyg = "true";
defparam \simple_ram|ram~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \simple_ram|ram~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~204 .is_wysiwyg = "true";
defparam \simple_ram|ram~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1264 (
// Equation(s):
// \simple_ram|ram~1264_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~204_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~76_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~76_q ),
	.datad(\simple_ram|ram~204_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1264_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1264 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1265 (
// Equation(s):
// \simple_ram|ram~1265_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1264_combout  & (\simple_ram|ram~460_q )) # (!\simple_ram|ram~1264_combout  & ((\simple_ram|ram~332_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1264_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~460_q ),
	.datac(\simple_ram|ram~332_q ),
	.datad(\simple_ram|ram~1264_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1265_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1265 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N13
dffeas \simple_ram|ram~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~236 .is_wysiwyg = "true";
defparam \simple_ram|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N3
dffeas \simple_ram|ram~492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~492 .is_wysiwyg = "true";
defparam \simple_ram|ram~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N27
dffeas \simple_ram|ram~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~108 .is_wysiwyg = "true";
defparam \simple_ram|ram~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N29
dffeas \simple_ram|ram~364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~364 .is_wysiwyg = "true";
defparam \simple_ram|ram~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1271 (
// Equation(s):
// \simple_ram|ram~1271_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~364_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~108_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~108_q ),
	.datad(\simple_ram|ram~364_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1271_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1271 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1272 (
// Equation(s):
// \simple_ram|ram~1272_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1271_combout  & ((\simple_ram|ram~492_q ))) # (!\simple_ram|ram~1271_combout  & (\simple_ram|ram~236_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1271_combout ))))

	.dataa(\simple_ram|ram~236_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~492_q ),
	.datad(\simple_ram|ram~1271_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1272_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1272 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~172feeder (
// Equation(s):
// \simple_ram|ram~172feeder_combout  = \data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[12]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~172feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \simple_ram|ram~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~172 .is_wysiwyg = "true";
defparam \simple_ram|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N29
dffeas \simple_ram|ram~428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~428 .is_wysiwyg = "true";
defparam \simple_ram|ram~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N19
dffeas \simple_ram|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~44 .is_wysiwyg = "true";
defparam \simple_ram|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~300feeder (
// Equation(s):
// \simple_ram|ram~300feeder_combout  = \data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[12]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~300feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N23
dffeas \simple_ram|ram~300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~300 .is_wysiwyg = "true";
defparam \simple_ram|ram~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1266 (
// Equation(s):
// \simple_ram|ram~1266_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~300_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~44_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~44_q ),
	.datad(\simple_ram|ram~300_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1266_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1266 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1267 (
// Equation(s):
// \simple_ram|ram~1267_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1266_combout  & ((\simple_ram|ram~428_q ))) # (!\simple_ram|ram~1266_combout  & (\simple_ram|ram~172_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1266_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~172_q ),
	.datac(\simple_ram|ram~428_q ),
	.datad(\simple_ram|ram~1266_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1267_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1267 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
fiftyfivenm_lcell_comb \simple_ram|ram~268feeder (
// Equation(s):
// \simple_ram|ram~268feeder_combout  = \data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[12]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~268feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \simple_ram|ram~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~268 .is_wysiwyg = "true";
defparam \simple_ram|ram~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \simple_ram|ram~396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~396 .is_wysiwyg = "true";
defparam \simple_ram|ram~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N25
dffeas \simple_ram|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~12 .is_wysiwyg = "true";
defparam \simple_ram|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
fiftyfivenm_lcell_comb \simple_ram|ram~140feeder (
// Equation(s):
// \simple_ram|ram~140feeder_combout  = \data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[12]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~140feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \simple_ram|ram~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~140 .is_wysiwyg = "true";
defparam \simple_ram|ram~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1268 (
// Equation(s):
// \simple_ram|ram~1268_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~140_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~12_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~12_q ),
	.datad(\simple_ram|ram~140_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1268_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1268 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1269 (
// Equation(s):
// \simple_ram|ram~1269_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1268_combout  & ((\simple_ram|ram~396_q ))) # (!\simple_ram|ram~1268_combout  & (\simple_ram|ram~268_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1268_combout ))))

	.dataa(\simple_ram|ram~268_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~396_q ),
	.datad(\simple_ram|ram~1268_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1269_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1269 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1270 (
// Equation(s):
// \simple_ram|ram~1270_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1267_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1269_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1267_combout ),
	.datad(\simple_ram|ram~1269_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1270_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1270 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1273 (
// Equation(s):
// \simple_ram|ram~1273_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1270_combout  & ((\simple_ram|ram~1272_combout ))) # (!\simple_ram|ram~1270_combout  & (\simple_ram|ram~1265_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1270_combout ))))

	.dataa(\simple_ram|ram~1265_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1272_combout ),
	.datad(\simple_ram|ram~1270_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1273_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1273 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
fiftyfivenm_lcell_comb \out_data[12]~12 (
// Equation(s):
// \out_data[12]~12_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1283_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1273_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1283_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1273_combout ),
	.cin(gnd),
	.combout(\out_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[12]~12 .lut_mask = 16'hDD88;
defparam \out_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
fiftyfivenm_lcell_comb \data_array~76feeder (
// Equation(s):
// \data_array~76feeder_combout  = out_data[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~76feeder .lut_mask = 16'hF0F0;
defparam \data_array~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N11
dffeas \data_array~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~76 .is_wysiwyg = "true";
defparam \data_array~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y26_N9
dffeas \data_array~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~108 .is_wysiwyg = "true";
defparam \data_array~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N25
dffeas \data_array~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~12 .is_wysiwyg = "true";
defparam \data_array~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N26
fiftyfivenm_lcell_comb \data_array~44feeder (
// Equation(s):
// \data_array~44feeder_combout  = out_data[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~44feeder .lut_mask = 16'hF0F0;
defparam \data_array~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N27
dffeas \data_array~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~44 .is_wysiwyg = "true";
defparam \data_array~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N24
fiftyfivenm_lcell_comb \data_array~152 (
// Equation(s):
// \data_array~152_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~44_q ))) # (!\addr[0]~input_o  & (\data_array~12_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~12_q ),
	.datad(\data_array~44_q ),
	.cin(gnd),
	.combout(\data_array~152_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~152 .lut_mask = 16'hDC98;
defparam \data_array~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
fiftyfivenm_lcell_comb \data_array~153 (
// Equation(s):
// \data_array~153_combout  = (\addr[1]~input_o  & ((\data_array~152_combout  & ((\data_array~108_q ))) # (!\data_array~152_combout  & (\data_array~76_q )))) # (!\addr[1]~input_o  & (((\data_array~152_combout ))))

	.dataa(\data_array~76_q ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~108_q ),
	.datad(\data_array~152_combout ),
	.cin(gnd),
	.combout(\data_array~153_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~153 .lut_mask = 16'hF388;
defparam \data_array~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N31
dffeas \out_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[12]~12_combout ),
	.asdata(\data_array~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[12] .is_wysiwyg = "true";
defparam \out_data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N15
fiftyfivenm_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .listen_to_nsleep_signal = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~941feeder (
// Equation(s):
// \simple_ram|ram~941feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~941feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~941feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~941feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \simple_ram|ram~941 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~941 .is_wysiwyg = "true";
defparam \simple_ram|ram~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N5
dffeas \simple_ram|ram~1005 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1005 .is_wysiwyg = "true";
defparam \simple_ram|ram~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \simple_ram|ram~909 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~909 .is_wysiwyg = "true";
defparam \simple_ram|ram~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N27
dffeas \simple_ram|ram~973 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~973 .is_wysiwyg = "true";
defparam \simple_ram|ram~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1301 (
// Equation(s):
// \simple_ram|ram~1301_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~973_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~909_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~909_q ),
	.datad(\simple_ram|ram~973_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1301_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1301 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1302 (
// Equation(s):
// \simple_ram|ram~1302_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1301_combout  & ((\simple_ram|ram~1005_q ))) # (!\simple_ram|ram~1301_combout  & (\simple_ram|ram~941_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1301_combout ))))

	.dataa(\simple_ram|ram~941_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1005_q ),
	.datad(\simple_ram|ram~1301_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1302_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1302 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \simple_ram|ram~813 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~813 .is_wysiwyg = "true";
defparam \simple_ram|ram~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N13
dffeas \simple_ram|ram~781 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~781 .is_wysiwyg = "true";
defparam \simple_ram|ram~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1296 (
// Equation(s):
// \simple_ram|ram~1296_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~813_q ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~781_q  & !\addr[1]~input_o ))))

	.dataa(\simple_ram|ram~813_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~781_q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1296_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1296 .lut_mask = 16'hCCB8;
defparam \simple_ram|ram~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N15
dffeas \simple_ram|ram~877 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~877 .is_wysiwyg = "true";
defparam \simple_ram|ram~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~845feeder (
// Equation(s):
// \simple_ram|ram~845feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~845feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \simple_ram|ram~845 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~845 .is_wysiwyg = "true";
defparam \simple_ram|ram~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1297 (
// Equation(s):
// \simple_ram|ram~1297_combout  = (\simple_ram|ram~1296_combout  & (((\simple_ram|ram~877_q )) # (!\addr[1]~input_o ))) # (!\simple_ram|ram~1296_combout  & (\addr[1]~input_o  & ((\simple_ram|ram~845_q ))))

	.dataa(\simple_ram|ram~1296_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~877_q ),
	.datad(\simple_ram|ram~845_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1297_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1297 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~589feeder (
// Equation(s):
// \simple_ram|ram~589feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~589feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~589feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~589feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \simple_ram|ram~589 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~589 .is_wysiwyg = "true";
defparam \simple_ram|ram~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N15
dffeas \simple_ram|ram~621 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~621 .is_wysiwyg = "true";
defparam \simple_ram|ram~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \simple_ram|ram~525 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~525 .is_wysiwyg = "true";
defparam \simple_ram|ram~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~557feeder (
// Equation(s):
// \simple_ram|ram~557feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~557feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~557feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~557feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \simple_ram|ram~557 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~557 .is_wysiwyg = "true";
defparam \simple_ram|ram~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1298 (
// Equation(s):
// \simple_ram|ram~1298_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~557_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~525_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~525_q ),
	.datad(\simple_ram|ram~557_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1298_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1298 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1299 (
// Equation(s):
// \simple_ram|ram~1299_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1298_combout  & ((\simple_ram|ram~621_q ))) # (!\simple_ram|ram~1298_combout  & (\simple_ram|ram~589_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1298_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~589_q ),
	.datac(\simple_ram|ram~621_q ),
	.datad(\simple_ram|ram~1298_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1299_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1299 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1300 (
// Equation(s):
// \simple_ram|ram~1300_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\simple_ram|ram~1297_combout )) # (!\addr[3]~input_o  & ((\simple_ram|ram~1299_combout )))))

	.dataa(\simple_ram|ram~1297_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\simple_ram|ram~1299_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1300_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1300 .lut_mask = 16'hE3E0;
defparam \simple_ram|ram~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N3
dffeas \simple_ram|ram~749 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~749 .is_wysiwyg = "true";
defparam \simple_ram|ram~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N21
dffeas \simple_ram|ram~685 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~685 .is_wysiwyg = "true";
defparam \simple_ram|ram~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N3
dffeas \simple_ram|ram~653 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~653 .is_wysiwyg = "true";
defparam \simple_ram|ram~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~717feeder (
// Equation(s):
// \simple_ram|ram~717feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~717feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~717feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~717feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \simple_ram|ram~717 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~717 .is_wysiwyg = "true";
defparam \simple_ram|ram~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1294 (
// Equation(s):
// \simple_ram|ram~1294_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~717_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~653_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~653_q ),
	.datad(\simple_ram|ram~717_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1294_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1294 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1295 (
// Equation(s):
// \simple_ram|ram~1295_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1294_combout  & (\simple_ram|ram~749_q )) # (!\simple_ram|ram~1294_combout  & ((\simple_ram|ram~685_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1294_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~749_q ),
	.datac(\simple_ram|ram~685_q ),
	.datad(\simple_ram|ram~1294_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1295_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1295 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1303 (
// Equation(s):
// \simple_ram|ram~1303_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1300_combout  & (\simple_ram|ram~1302_combout )) # (!\simple_ram|ram~1300_combout  & ((\simple_ram|ram~1295_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1300_combout ))))

	.dataa(\simple_ram|ram~1302_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1300_combout ),
	.datad(\simple_ram|ram~1295_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1303_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1303 .lut_mask = 16'hBCB0;
defparam \simple_ram|ram~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N9
dffeas \simple_ram|ram~365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~365 .is_wysiwyg = "true";
defparam \simple_ram|ram~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N23
dffeas \simple_ram|ram~493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~493 .is_wysiwyg = "true";
defparam \simple_ram|ram~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N23
dffeas \simple_ram|ram~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~109 .is_wysiwyg = "true";
defparam \simple_ram|ram~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N25
dffeas \simple_ram|ram~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~237 .is_wysiwyg = "true";
defparam \simple_ram|ram~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1291 (
// Equation(s):
// \simple_ram|ram~1291_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~237_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~109_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~109_q ),
	.datad(\simple_ram|ram~237_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1291_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1291 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1292 (
// Equation(s):
// \simple_ram|ram~1292_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1291_combout  & ((\simple_ram|ram~493_q ))) # (!\simple_ram|ram~1291_combout  & (\simple_ram|ram~365_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1291_combout ))))

	.dataa(\simple_ram|ram~365_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~493_q ),
	.datad(\simple_ram|ram~1291_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1292_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1292 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N3
dffeas \simple_ram|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~45 .is_wysiwyg = "true";
defparam \simple_ram|ram~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \simple_ram|ram~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~173 .is_wysiwyg = "true";
defparam \simple_ram|ram~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1284 (
// Equation(s):
// \simple_ram|ram~1284_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~173_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~45_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~45_q ),
	.datad(\simple_ram|ram~173_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1284_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1284 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N15
dffeas \simple_ram|ram~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~301 .is_wysiwyg = "true";
defparam \simple_ram|ram~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~429feeder (
// Equation(s):
// \simple_ram|ram~429feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~429feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N13
dffeas \simple_ram|ram~429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~429 .is_wysiwyg = "true";
defparam \simple_ram|ram~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1285 (
// Equation(s):
// \simple_ram|ram~1285_combout  = (\simple_ram|ram~1284_combout  & (((\simple_ram|ram~429_q )) # (!\addr[3]~input_o ))) # (!\simple_ram|ram~1284_combout  & (\addr[3]~input_o  & (\simple_ram|ram~301_q )))

	.dataa(\simple_ram|ram~1284_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~301_q ),
	.datad(\simple_ram|ram~429_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1285_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1285 .lut_mask = 16'hEA62;
defparam \simple_ram|ram~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~141feeder (
// Equation(s):
// \simple_ram|ram~141feeder_combout  = \data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[13]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~141feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \simple_ram|ram~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~141 .is_wysiwyg = "true";
defparam \simple_ram|ram~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N15
dffeas \simple_ram|ram~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~397 .is_wysiwyg = "true";
defparam \simple_ram|ram~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \simple_ram|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~13 .is_wysiwyg = "true";
defparam \simple_ram|ram~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \simple_ram|ram~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~269 .is_wysiwyg = "true";
defparam \simple_ram|ram~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1288 (
// Equation(s):
// \simple_ram|ram~1288_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~269_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~13_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~13_q ),
	.datad(\simple_ram|ram~269_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1288_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1288 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1289 (
// Equation(s):
// \simple_ram|ram~1289_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1288_combout  & ((\simple_ram|ram~397_q ))) # (!\simple_ram|ram~1288_combout  & (\simple_ram|ram~141_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1288_combout ))))

	.dataa(\simple_ram|ram~141_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~397_q ),
	.datad(\simple_ram|ram~1288_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1289_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1289 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \simple_ram|ram~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~205 .is_wysiwyg = "true";
defparam \simple_ram|ram~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \simple_ram|ram~461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~461 .is_wysiwyg = "true";
defparam \simple_ram|ram~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \simple_ram|ram~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~77 .is_wysiwyg = "true";
defparam \simple_ram|ram~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \simple_ram|ram~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~333 .is_wysiwyg = "true";
defparam \simple_ram|ram~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1286 (
// Equation(s):
// \simple_ram|ram~1286_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~333_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~77_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~77_q ),
	.datad(\simple_ram|ram~333_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1286_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1286 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1287 (
// Equation(s):
// \simple_ram|ram~1287_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1286_combout  & ((\simple_ram|ram~461_q ))) # (!\simple_ram|ram~1286_combout  & (\simple_ram|ram~205_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1286_combout ))))

	.dataa(\simple_ram|ram~205_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~461_q ),
	.datad(\simple_ram|ram~1286_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1287_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1287 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1290 (
// Equation(s):
// \simple_ram|ram~1290_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1287_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~1289_combout )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1289_combout ),
	.datad(\simple_ram|ram~1287_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1290_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1290 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1293 (
// Equation(s):
// \simple_ram|ram~1293_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1290_combout  & (\simple_ram|ram~1292_combout )) # (!\simple_ram|ram~1290_combout  & ((\simple_ram|ram~1285_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1290_combout ))))

	.dataa(\simple_ram|ram~1292_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1285_combout ),
	.datad(\simple_ram|ram~1290_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1293_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1293 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
fiftyfivenm_lcell_comb \out_data[13]~13 (
// Equation(s):
// \out_data[13]~13_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1303_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1293_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1303_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1293_combout ),
	.cin(gnd),
	.combout(\out_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[13]~13 .lut_mask = 16'hDD88;
defparam \out_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
fiftyfivenm_lcell_comb \data_array~45feeder (
// Equation(s):
// \data_array~45feeder_combout  = out_data[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~45feeder .lut_mask = 16'hF0F0;
defparam \data_array~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N21
dffeas \data_array~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~45 .is_wysiwyg = "true";
defparam \data_array~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N23
dffeas \data_array~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~109 .is_wysiwyg = "true";
defparam \data_array~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N7
dffeas \data_array~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~13 .is_wysiwyg = "true";
defparam \data_array~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
fiftyfivenm_lcell_comb \data_array~77feeder (
// Equation(s):
// \data_array~77feeder_combout  = out_data[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[13]),
	.cin(gnd),
	.combout(\data_array~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~77feeder .lut_mask = 16'hFF00;
defparam \data_array~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N3
dffeas \data_array~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~77 .is_wysiwyg = "true";
defparam \data_array~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
fiftyfivenm_lcell_comb \data_array~154 (
// Equation(s):
// \data_array~154_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~77_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~13_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~13_q ),
	.datad(\data_array~77_q ),
	.cin(gnd),
	.combout(\data_array~154_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~154 .lut_mask = 16'hBA98;
defparam \data_array~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
fiftyfivenm_lcell_comb \data_array~155 (
// Equation(s):
// \data_array~155_combout  = (\addr[0]~input_o  & ((\data_array~154_combout  & ((\data_array~109_q ))) # (!\data_array~154_combout  & (\data_array~45_q )))) # (!\addr[0]~input_o  & (((\data_array~154_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~45_q ),
	.datac(\data_array~109_q ),
	.datad(\data_array~154_combout ),
	.cin(gnd),
	.combout(\data_array~155_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~155 .lut_mask = 16'hF588;
defparam \data_array~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \out_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[13]~13_combout ),
	.asdata(\data_array~155_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[13] .is_wysiwyg = "true";
defparam \out_data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N23
fiftyfivenm_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .listen_to_nsleep_signal = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y29_N21
dffeas \simple_ram|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~46 .is_wysiwyg = "true";
defparam \simple_ram|ram~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N29
dffeas \simple_ram|ram~302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~302 .is_wysiwyg = "true";
defparam \simple_ram|ram~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1306 (
// Equation(s):
// \simple_ram|ram~1306_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~302_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~46_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~46_q ),
	.datad(\simple_ram|ram~302_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1306_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1306 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N27
dffeas \simple_ram|ram~430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~430 .is_wysiwyg = "true";
defparam \simple_ram|ram~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N11
dffeas \simple_ram|ram~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~174 .is_wysiwyg = "true";
defparam \simple_ram|ram~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1307 (
// Equation(s):
// \simple_ram|ram~1307_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1306_combout  & (\simple_ram|ram~430_q )) # (!\simple_ram|ram~1306_combout  & ((\simple_ram|ram~174_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1306_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1306_combout ),
	.datac(\simple_ram|ram~430_q ),
	.datad(\simple_ram|ram~174_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1307_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1307 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \simple_ram|ram~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~270 .is_wysiwyg = "true";
defparam \simple_ram|ram~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N31
dffeas \simple_ram|ram~398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~398 .is_wysiwyg = "true";
defparam \simple_ram|ram~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N1
dffeas \simple_ram|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~14 .is_wysiwyg = "true";
defparam \simple_ram|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
fiftyfivenm_lcell_comb \simple_ram|ram~142feeder (
// Equation(s):
// \simple_ram|ram~142feeder_combout  = \data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[14]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~142feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \simple_ram|ram~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~142 .is_wysiwyg = "true";
defparam \simple_ram|ram~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1308 (
// Equation(s):
// \simple_ram|ram~1308_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~142_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~14_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~14_q ),
	.datad(\simple_ram|ram~142_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1308_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1308 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1309 (
// Equation(s):
// \simple_ram|ram~1309_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1308_combout  & ((\simple_ram|ram~398_q ))) # (!\simple_ram|ram~1308_combout  & (\simple_ram|ram~270_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1308_combout ))))

	.dataa(\simple_ram|ram~270_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~398_q ),
	.datad(\simple_ram|ram~1308_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1309_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1309 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1310 (
// Equation(s):
// \simple_ram|ram~1310_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1307_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1309_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1307_combout ),
	.datad(\simple_ram|ram~1309_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1310_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1310 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N1
dffeas \simple_ram|ram~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~238 .is_wysiwyg = "true";
defparam \simple_ram|ram~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N31
dffeas \simple_ram|ram~494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~494 .is_wysiwyg = "true";
defparam \simple_ram|ram~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N11
dffeas \simple_ram|ram~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~110 .is_wysiwyg = "true";
defparam \simple_ram|ram~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N13
dffeas \simple_ram|ram~366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~366 .is_wysiwyg = "true";
defparam \simple_ram|ram~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1311 (
// Equation(s):
// \simple_ram|ram~1311_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~366_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~110_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~110_q ),
	.datad(\simple_ram|ram~366_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1311_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1311 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1312 (
// Equation(s):
// \simple_ram|ram~1312_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1311_combout  & ((\simple_ram|ram~494_q ))) # (!\simple_ram|ram~1311_combout  & (\simple_ram|ram~238_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1311_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~238_q ),
	.datac(\simple_ram|ram~494_q ),
	.datad(\simple_ram|ram~1311_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1312_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1312 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N7
dffeas \simple_ram|ram~462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~462 .is_wysiwyg = "true";
defparam \simple_ram|ram~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N23
dffeas \simple_ram|ram~334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~334 .is_wysiwyg = "true";
defparam \simple_ram|ram~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N31
dffeas \simple_ram|ram~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~78 .is_wysiwyg = "true";
defparam \simple_ram|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
fiftyfivenm_lcell_comb \simple_ram|ram~206feeder (
// Equation(s):
// \simple_ram|ram~206feeder_combout  = \data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[14]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~206feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N23
dffeas \simple_ram|ram~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~206 .is_wysiwyg = "true";
defparam \simple_ram|ram~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1304 (
// Equation(s):
// \simple_ram|ram~1304_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~206_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~78_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~78_q ),
	.datad(\simple_ram|ram~206_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1304_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1304 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1305 (
// Equation(s):
// \simple_ram|ram~1305_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1304_combout  & (\simple_ram|ram~462_q )) # (!\simple_ram|ram~1304_combout  & ((\simple_ram|ram~334_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1304_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~462_q ),
	.datac(\simple_ram|ram~334_q ),
	.datad(\simple_ram|ram~1304_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1305_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1305 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1313 (
// Equation(s):
// \simple_ram|ram~1313_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1310_combout  & (\simple_ram|ram~1312_combout )) # (!\simple_ram|ram~1310_combout  & ((\simple_ram|ram~1305_combout ))))) # (!\addr[1]~input_o  & (\simple_ram|ram~1310_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1310_combout ),
	.datac(\simple_ram|ram~1312_combout ),
	.datad(\simple_ram|ram~1305_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1313_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1313 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N11
dffeas \simple_ram|ram~846 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~846 .is_wysiwyg = "true";
defparam \simple_ram|ram~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N5
dffeas \simple_ram|ram~782 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~782 .is_wysiwyg = "true";
defparam \simple_ram|ram~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1314 (
// Equation(s):
// \simple_ram|ram~1314_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\simple_ram|ram~846_q )) # (!\addr[1]~input_o  & ((\simple_ram|ram~782_q )))))

	.dataa(\simple_ram|ram~846_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~782_q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1314_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1314 .lut_mask = 16'hEE30;
defparam \simple_ram|ram~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \simple_ram|ram~814 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~814 .is_wysiwyg = "true";
defparam \simple_ram|ram~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N31
dffeas \simple_ram|ram~878 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~878 .is_wysiwyg = "true";
defparam \simple_ram|ram~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1315 (
// Equation(s):
// \simple_ram|ram~1315_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1314_combout  & ((\simple_ram|ram~878_q ))) # (!\simple_ram|ram~1314_combout  & (\simple_ram|ram~814_q )))) # (!\addr[0]~input_o  & (\simple_ram|ram~1314_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1314_combout ),
	.datac(\simple_ram|ram~814_q ),
	.datad(\simple_ram|ram~878_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1315_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1315 .lut_mask = 16'hEC64;
defparam \simple_ram|ram~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N9
dffeas \simple_ram|ram~718 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~718 .is_wysiwyg = "true";
defparam \simple_ram|ram~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N21
dffeas \simple_ram|ram~750 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~750 .is_wysiwyg = "true";
defparam \simple_ram|ram~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \simple_ram|ram~654 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~654 .is_wysiwyg = "true";
defparam \simple_ram|ram~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~686feeder (
// Equation(s):
// \simple_ram|ram~686feeder_combout  = \data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[14]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~686feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N19
dffeas \simple_ram|ram~686 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~686 .is_wysiwyg = "true";
defparam \simple_ram|ram~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1316 (
// Equation(s):
// \simple_ram|ram~1316_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~686_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~654_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~654_q ),
	.datad(\simple_ram|ram~686_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1316_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1316 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1317 (
// Equation(s):
// \simple_ram|ram~1317_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1316_combout  & ((\simple_ram|ram~750_q ))) # (!\simple_ram|ram~1316_combout  & (\simple_ram|ram~718_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1316_combout ))))

	.dataa(\simple_ram|ram~718_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~750_q ),
	.datad(\simple_ram|ram~1316_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1317_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1317 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~558feeder (
// Equation(s):
// \simple_ram|ram~558feeder_combout  = \data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[14]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~558feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~558feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~558feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N27
dffeas \simple_ram|ram~558 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~558 .is_wysiwyg = "true";
defparam \simple_ram|ram~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N31
dffeas \simple_ram|ram~622 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~622 .is_wysiwyg = "true";
defparam \simple_ram|ram~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N17
dffeas \simple_ram|ram~526 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~526 .is_wysiwyg = "true";
defparam \simple_ram|ram~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~590feeder (
// Equation(s):
// \simple_ram|ram~590feeder_combout  = \data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[14]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~590feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~590feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~590feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \simple_ram|ram~590 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~590 .is_wysiwyg = "true";
defparam \simple_ram|ram~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1318 (
// Equation(s):
// \simple_ram|ram~1318_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~590_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~526_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~526_q ),
	.datad(\simple_ram|ram~590_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1318_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1318 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1319 (
// Equation(s):
// \simple_ram|ram~1319_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1318_combout  & ((\simple_ram|ram~622_q ))) # (!\simple_ram|ram~1318_combout  & (\simple_ram|ram~558_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1318_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~558_q ),
	.datac(\simple_ram|ram~622_q ),
	.datad(\simple_ram|ram~1318_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1319_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1319 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1320 (
// Equation(s):
// \simple_ram|ram~1320_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1317_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & ((\simple_ram|ram~1319_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1317_combout ),
	.datad(\simple_ram|ram~1319_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1320_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1320 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \simple_ram|ram~974 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~974 .is_wysiwyg = "true";
defparam \simple_ram|ram~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \simple_ram|ram~1006 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1006 .is_wysiwyg = "true";
defparam \simple_ram|ram~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N27
dffeas \simple_ram|ram~910 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~910 .is_wysiwyg = "true";
defparam \simple_ram|ram~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \simple_ram|ram~942 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~942 .is_wysiwyg = "true";
defparam \simple_ram|ram~942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1321 (
// Equation(s):
// \simple_ram|ram~1321_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~942_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~910_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~910_q ),
	.datad(\simple_ram|ram~942_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1321_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1321 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1322 (
// Equation(s):
// \simple_ram|ram~1322_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1321_combout  & ((\simple_ram|ram~1006_q ))) # (!\simple_ram|ram~1321_combout  & (\simple_ram|ram~974_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1321_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~974_q ),
	.datac(\simple_ram|ram~1006_q ),
	.datad(\simple_ram|ram~1321_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1322_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1322 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1323 (
// Equation(s):
// \simple_ram|ram~1323_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1320_combout  & ((\simple_ram|ram~1322_combout ))) # (!\simple_ram|ram~1320_combout  & (\simple_ram|ram~1315_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1320_combout ))))

	.dataa(\simple_ram|ram~1315_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1320_combout ),
	.datad(\simple_ram|ram~1322_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1323_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1323 .lut_mask = 16'hF838;
defparam \simple_ram|ram~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
fiftyfivenm_lcell_comb \out_data[14]~14 (
// Equation(s):
// \out_data[14]~14_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1323_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1313_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1313_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1323_combout ),
	.cin(gnd),
	.combout(\out_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[14]~14 .lut_mask = 16'hEE44;
defparam \out_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N31
dffeas \data_array~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~14 .is_wysiwyg = "true";
defparam \data_array~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
fiftyfivenm_lcell_comb \data_array~46feeder (
// Equation(s):
// \data_array~46feeder_combout  = out_data[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~46feeder .lut_mask = 16'hF0F0;
defparam \data_array~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N17
dffeas \data_array~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~46 .is_wysiwyg = "true";
defparam \data_array~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
fiftyfivenm_lcell_comb \data_array~156 (
// Equation(s):
// \data_array~156_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~46_q ))) # (!\addr[0]~input_o  & (\data_array~14_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~14_q ),
	.datad(\data_array~46_q ),
	.cin(gnd),
	.combout(\data_array~156_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~156 .lut_mask = 16'hDC98;
defparam \data_array~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N7
dffeas \data_array~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~110 .is_wysiwyg = "true";
defparam \data_array~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N24
fiftyfivenm_lcell_comb \data_array~78feeder (
// Equation(s):
// \data_array~78feeder_combout  = out_data[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~78feeder .lut_mask = 16'hF0F0;
defparam \data_array~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N25
dffeas \data_array~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~78 .is_wysiwyg = "true";
defparam \data_array~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
fiftyfivenm_lcell_comb \data_array~157 (
// Equation(s):
// \data_array~157_combout  = (\data_array~156_combout  & (((\data_array~110_q )) # (!\addr[1]~input_o ))) # (!\data_array~156_combout  & (\addr[1]~input_o  & ((\data_array~78_q ))))

	.dataa(\data_array~156_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~110_q ),
	.datad(\data_array~78_q ),
	.cin(gnd),
	.combout(\data_array~157_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~157 .lut_mask = 16'hE6A2;
defparam \data_array~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N29
dffeas \out_data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[14]~14_combout ),
	.asdata(\data_array~157_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[14] .is_wysiwyg = "true";
defparam \out_data[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N8
fiftyfivenm_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .listen_to_nsleep_signal = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y32_N9
dffeas \simple_ram|ram~655 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~655 .is_wysiwyg = "true";
defparam \simple_ram|ram~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N5
dffeas \simple_ram|ram~719 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~719 .is_wysiwyg = "true";
defparam \simple_ram|ram~719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1334 (
// Equation(s):
// \simple_ram|ram~1334_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~719_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~655_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~655_q ),
	.datad(\simple_ram|ram~719_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1334_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1334 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N27
dffeas \simple_ram|ram~687 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~687 .is_wysiwyg = "true";
defparam \simple_ram|ram~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N7
dffeas \simple_ram|ram~751 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~751 .is_wysiwyg = "true";
defparam \simple_ram|ram~751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1335 (
// Equation(s):
// \simple_ram|ram~1335_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1334_combout  & ((\simple_ram|ram~751_q ))) # (!\simple_ram|ram~1334_combout  & (\simple_ram|ram~687_q )))) # (!\addr[0]~input_o  & (\simple_ram|ram~1334_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1334_combout ),
	.datac(\simple_ram|ram~687_q ),
	.datad(\simple_ram|ram~751_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1335_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1335 .lut_mask = 16'hEC64;
defparam \simple_ram|ram~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N15
dffeas \simple_ram|ram~943 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~943 .is_wysiwyg = "true";
defparam \simple_ram|ram~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N25
dffeas \simple_ram|ram~1007 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1007 .is_wysiwyg = "true";
defparam \simple_ram|ram~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y30_N17
dffeas \simple_ram|ram~911 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~911 .is_wysiwyg = "true";
defparam \simple_ram|ram~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~975feeder (
// Equation(s):
// \simple_ram|ram~975feeder_combout  = \data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[15]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~975feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~975feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~975feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N3
dffeas \simple_ram|ram~975 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~975 .is_wysiwyg = "true";
defparam \simple_ram|ram~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1341 (
// Equation(s):
// \simple_ram|ram~1341_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~975_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~911_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~911_q ),
	.datad(\simple_ram|ram~975_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1341_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1341 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1342 (
// Equation(s):
// \simple_ram|ram~1342_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1341_combout  & ((\simple_ram|ram~1007_q ))) # (!\simple_ram|ram~1341_combout  & (\simple_ram|ram~943_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1341_combout ))))

	.dataa(\simple_ram|ram~943_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1007_q ),
	.datad(\simple_ram|ram~1341_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1342_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1342 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N1
dffeas \simple_ram|ram~591 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~591 .is_wysiwyg = "true";
defparam \simple_ram|ram~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \simple_ram|ram~623 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~623 .is_wysiwyg = "true";
defparam \simple_ram|ram~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \simple_ram|ram~527 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~527 .is_wysiwyg = "true";
defparam \simple_ram|ram~527 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N7
dffeas \simple_ram|ram~559 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~559 .is_wysiwyg = "true";
defparam \simple_ram|ram~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1338 (
// Equation(s):
// \simple_ram|ram~1338_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~559_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~527_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~527_q ),
	.datad(\simple_ram|ram~559_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1338_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1338 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1339 (
// Equation(s):
// \simple_ram|ram~1339_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1338_combout  & ((\simple_ram|ram~623_q ))) # (!\simple_ram|ram~1338_combout  & (\simple_ram|ram~591_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1338_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~591_q ),
	.datac(\simple_ram|ram~623_q ),
	.datad(\simple_ram|ram~1338_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1339_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1339 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N12
fiftyfivenm_lcell_comb \simple_ram|ram~847feeder (
// Equation(s):
// \simple_ram|ram~847feeder_combout  = \data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[15]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~847feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~847feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~847feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N13
dffeas \simple_ram|ram~847 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~847 .is_wysiwyg = "true";
defparam \simple_ram|ram~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N7
dffeas \simple_ram|ram~879 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~879 .is_wysiwyg = "true";
defparam \simple_ram|ram~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N1
dffeas \simple_ram|ram~783 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~783 .is_wysiwyg = "true";
defparam \simple_ram|ram~783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
fiftyfivenm_lcell_comb \simple_ram|ram~815feeder (
// Equation(s):
// \simple_ram|ram~815feeder_combout  = \data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[15]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~815feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \simple_ram|ram~815 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~815 .is_wysiwyg = "true";
defparam \simple_ram|ram~815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1336 (
// Equation(s):
// \simple_ram|ram~1336_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~815_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~783_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~783_q ),
	.datad(\simple_ram|ram~815_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1336_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1336 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1337 (
// Equation(s):
// \simple_ram|ram~1337_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1336_combout  & ((\simple_ram|ram~879_q ))) # (!\simple_ram|ram~1336_combout  & (\simple_ram|ram~847_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1336_combout ))))

	.dataa(\simple_ram|ram~847_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~879_q ),
	.datad(\simple_ram|ram~1336_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1337_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1337 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1340 (
// Equation(s):
// \simple_ram|ram~1340_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~1337_combout ))) # (!\addr[3]~input_o  & (\simple_ram|ram~1339_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1339_combout ),
	.datad(\simple_ram|ram~1337_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1340_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1340 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1343 (
// Equation(s):
// \simple_ram|ram~1343_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1340_combout  & ((\simple_ram|ram~1342_combout ))) # (!\simple_ram|ram~1340_combout  & (\simple_ram|ram~1335_combout )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1340_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1335_combout ),
	.datac(\simple_ram|ram~1342_combout ),
	.datad(\simple_ram|ram~1340_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1343_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1343 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N21
dffeas \simple_ram|ram~367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~367 .is_wysiwyg = "true";
defparam \simple_ram|ram~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N19
dffeas \simple_ram|ram~495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~495 .is_wysiwyg = "true";
defparam \simple_ram|ram~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N19
dffeas \simple_ram|ram~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~111 .is_wysiwyg = "true";
defparam \simple_ram|ram~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N21
dffeas \simple_ram|ram~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~239 .is_wysiwyg = "true";
defparam \simple_ram|ram~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1331 (
// Equation(s):
// \simple_ram|ram~1331_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~239_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~111_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~111_q ),
	.datad(\simple_ram|ram~239_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1331_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1331 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1332 (
// Equation(s):
// \simple_ram|ram~1332_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1331_combout  & ((\simple_ram|ram~495_q ))) # (!\simple_ram|ram~1331_combout  & (\simple_ram|ram~367_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1331_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~367_q ),
	.datac(\simple_ram|ram~495_q ),
	.datad(\simple_ram|ram~1331_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1332_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1332 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N7
dffeas \simple_ram|ram~431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~431 .is_wysiwyg = "true";
defparam \simple_ram|ram~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N11
dffeas \simple_ram|ram~303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~303 .is_wysiwyg = "true";
defparam \simple_ram|ram~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N13
dffeas \simple_ram|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~47 .is_wysiwyg = "true";
defparam \simple_ram|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \simple_ram|ram~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~175 .is_wysiwyg = "true";
defparam \simple_ram|ram~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1324 (
// Equation(s):
// \simple_ram|ram~1324_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~175_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~47_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~47_q ),
	.datad(\simple_ram|ram~175_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1324_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1324 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1325 (
// Equation(s):
// \simple_ram|ram~1325_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1324_combout  & (\simple_ram|ram~431_q )) # (!\simple_ram|ram~1324_combout  & ((\simple_ram|ram~303_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1324_combout ))))

	.dataa(\simple_ram|ram~431_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~303_q ),
	.datad(\simple_ram|ram~1324_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1325_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1325 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
fiftyfivenm_lcell_comb \simple_ram|ram~207feeder (
// Equation(s):
// \simple_ram|ram~207feeder_combout  = \data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[15]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~207feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N5
dffeas \simple_ram|ram~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~207 .is_wysiwyg = "true";
defparam \simple_ram|ram~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N27
dffeas \simple_ram|ram~463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~463 .is_wysiwyg = "true";
defparam \simple_ram|ram~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N13
dffeas \simple_ram|ram~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~79 .is_wysiwyg = "true";
defparam \simple_ram|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
fiftyfivenm_lcell_comb \simple_ram|ram~335feeder (
// Equation(s):
// \simple_ram|ram~335feeder_combout  = \data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[15]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~335feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~335feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~335feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N13
dffeas \simple_ram|ram~335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~335 .is_wysiwyg = "true";
defparam \simple_ram|ram~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1326 (
// Equation(s):
// \simple_ram|ram~1326_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~335_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~79_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~79_q ),
	.datad(\simple_ram|ram~335_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1326_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1326 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1327 (
// Equation(s):
// \simple_ram|ram~1327_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1326_combout  & ((\simple_ram|ram~463_q ))) # (!\simple_ram|ram~1326_combout  & (\simple_ram|ram~207_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1326_combout ))))

	.dataa(\simple_ram|ram~207_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~463_q ),
	.datad(\simple_ram|ram~1326_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1327_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1327 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y33_N29
dffeas \simple_ram|ram~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~143 .is_wysiwyg = "true";
defparam \simple_ram|ram~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N11
dffeas \simple_ram|ram~399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~399 .is_wysiwyg = "true";
defparam \simple_ram|ram~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N13
dffeas \simple_ram|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~15 .is_wysiwyg = "true";
defparam \simple_ram|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
fiftyfivenm_lcell_comb \simple_ram|ram~271feeder (
// Equation(s):
// \simple_ram|ram~271feeder_combout  = \data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[15]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~271feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~271feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~271feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \simple_ram|ram~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~271 .is_wysiwyg = "true";
defparam \simple_ram|ram~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1328 (
// Equation(s):
// \simple_ram|ram~1328_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~271_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~15_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~15_q ),
	.datad(\simple_ram|ram~271_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1328_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1328 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1329 (
// Equation(s):
// \simple_ram|ram~1329_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1328_combout  & ((\simple_ram|ram~399_q ))) # (!\simple_ram|ram~1328_combout  & (\simple_ram|ram~143_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1328_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~143_q ),
	.datac(\simple_ram|ram~399_q ),
	.datad(\simple_ram|ram~1328_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1329_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1329 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1330 (
// Equation(s):
// \simple_ram|ram~1330_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1327_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\simple_ram|ram~1329_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1327_combout ),
	.datad(\simple_ram|ram~1329_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1330_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1330 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1333 (
// Equation(s):
// \simple_ram|ram~1333_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1330_combout  & (\simple_ram|ram~1332_combout )) # (!\simple_ram|ram~1330_combout  & ((\simple_ram|ram~1325_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1330_combout ))))

	.dataa(\simple_ram|ram~1332_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1325_combout ),
	.datad(\simple_ram|ram~1330_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1333_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1333 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N28
fiftyfivenm_lcell_comb \out_data[15]~15 (
// Equation(s):
// \out_data[15]~15_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1343_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1333_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1343_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1333_combout ),
	.cin(gnd),
	.combout(\out_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[15]~15 .lut_mask = 16'hDD88;
defparam \out_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N28
fiftyfivenm_lcell_comb \data_array~47feeder (
// Equation(s):
// \data_array~47feeder_combout  = out_data[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[15]),
	.cin(gnd),
	.combout(\data_array~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~47feeder .lut_mask = 16'hFF00;
defparam \data_array~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N29
dffeas \data_array~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~47 .is_wysiwyg = "true";
defparam \data_array~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y26_N19
dffeas \data_array~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~111 .is_wysiwyg = "true";
defparam \data_array~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N5
dffeas \data_array~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~15 .is_wysiwyg = "true";
defparam \data_array~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N0
fiftyfivenm_lcell_comb \data_array~79feeder (
// Equation(s):
// \data_array~79feeder_combout  = out_data[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~79feeder .lut_mask = 16'hF0F0;
defparam \data_array~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N1
dffeas \data_array~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~79 .is_wysiwyg = "true";
defparam \data_array~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N4
fiftyfivenm_lcell_comb \data_array~158 (
// Equation(s):
// \data_array~158_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~79_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~15_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~15_q ),
	.datad(\data_array~79_q ),
	.cin(gnd),
	.combout(\data_array~158_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~158 .lut_mask = 16'hBA98;
defparam \data_array~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N18
fiftyfivenm_lcell_comb \data_array~159 (
// Equation(s):
// \data_array~159_combout  = (\addr[0]~input_o  & ((\data_array~158_combout  & ((\data_array~111_q ))) # (!\data_array~158_combout  & (\data_array~47_q )))) # (!\addr[0]~input_o  & (((\data_array~158_combout ))))

	.dataa(\data_array~47_q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~111_q ),
	.datad(\data_array~158_combout ),
	.cin(gnd),
	.combout(\data_array~159_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~159 .lut_mask = 16'hF388;
defparam \data_array~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N29
dffeas \out_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[15]~15_combout ),
	.asdata(\data_array~159_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[15] .is_wysiwyg = "true";
defparam \out_data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .listen_to_nsleep_signal = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \simple_ram|ram~880 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~880 .is_wysiwyg = "true";
defparam \simple_ram|ram~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \simple_ram|ram~816 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~816 .is_wysiwyg = "true";
defparam \simple_ram|ram~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N29
dffeas \simple_ram|ram~784 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~784 .is_wysiwyg = "true";
defparam \simple_ram|ram~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N22
fiftyfivenm_lcell_comb \simple_ram|ram~848feeder (
// Equation(s):
// \simple_ram|ram~848feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~848feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N23
dffeas \simple_ram|ram~848 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~848 .is_wysiwyg = "true";
defparam \simple_ram|ram~848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1354 (
// Equation(s):
// \simple_ram|ram~1354_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~848_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~784_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~784_q ),
	.datad(\simple_ram|ram~848_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1354_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1354 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1355 (
// Equation(s):
// \simple_ram|ram~1355_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1354_combout  & (\simple_ram|ram~880_q )) # (!\simple_ram|ram~1354_combout  & ((\simple_ram|ram~816_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1354_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~880_q ),
	.datac(\simple_ram|ram~816_q ),
	.datad(\simple_ram|ram~1354_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1355_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1355 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \simple_ram|ram~976 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~976 .is_wysiwyg = "true";
defparam \simple_ram|ram~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \simple_ram|ram~1008 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1008 .is_wysiwyg = "true";
defparam \simple_ram|ram~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N27
dffeas \simple_ram|ram~912 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~912 .is_wysiwyg = "true";
defparam \simple_ram|ram~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N12
fiftyfivenm_lcell_comb \simple_ram|ram~944feeder (
// Equation(s):
// \simple_ram|ram~944feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~944feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N13
dffeas \simple_ram|ram~944 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~944 .is_wysiwyg = "true";
defparam \simple_ram|ram~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1361 (
// Equation(s):
// \simple_ram|ram~1361_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~944_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~912_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~912_q ),
	.datad(\simple_ram|ram~944_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1361_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1361 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1362 (
// Equation(s):
// \simple_ram|ram~1362_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1361_combout  & ((\simple_ram|ram~1008_q ))) # (!\simple_ram|ram~1361_combout  & (\simple_ram|ram~976_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1361_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~976_q ),
	.datac(\simple_ram|ram~1008_q ),
	.datad(\simple_ram|ram~1361_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1362_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1362 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N21
dffeas \simple_ram|ram~560 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~560 .is_wysiwyg = "true";
defparam \simple_ram|ram~560 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \simple_ram|ram~624 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~624 .is_wysiwyg = "true";
defparam \simple_ram|ram~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \simple_ram|ram~528 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~528 .is_wysiwyg = "true";
defparam \simple_ram|ram~528 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N3
dffeas \simple_ram|ram~592 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~592 .is_wysiwyg = "true";
defparam \simple_ram|ram~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1358 (
// Equation(s):
// \simple_ram|ram~1358_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~592_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~528_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~528_q ),
	.datad(\simple_ram|ram~592_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1358_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1358 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1359 (
// Equation(s):
// \simple_ram|ram~1359_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1358_combout  & ((\simple_ram|ram~624_q ))) # (!\simple_ram|ram~1358_combout  & (\simple_ram|ram~560_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1358_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~560_q ),
	.datac(\simple_ram|ram~624_q ),
	.datad(\simple_ram|ram~1358_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1359_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1359 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~720feeder (
// Equation(s):
// \simple_ram|ram~720feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~720feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~720feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~720feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N7
dffeas \simple_ram|ram~720 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~720 .is_wysiwyg = "true";
defparam \simple_ram|ram~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N11
dffeas \simple_ram|ram~752 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~752 .is_wysiwyg = "true";
defparam \simple_ram|ram~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N19
dffeas \simple_ram|ram~656 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~656 .is_wysiwyg = "true";
defparam \simple_ram|ram~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~688feeder (
// Equation(s):
// \simple_ram|ram~688feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~688feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~688feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~688feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N27
dffeas \simple_ram|ram~688 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~688 .is_wysiwyg = "true";
defparam \simple_ram|ram~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1356 (
// Equation(s):
// \simple_ram|ram~1356_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~688_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~656_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~656_q ),
	.datad(\simple_ram|ram~688_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1356_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1356 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1357 (
// Equation(s):
// \simple_ram|ram~1357_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1356_combout  & ((\simple_ram|ram~752_q ))) # (!\simple_ram|ram~1356_combout  & (\simple_ram|ram~720_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1356_combout ))))

	.dataa(\simple_ram|ram~720_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~752_q ),
	.datad(\simple_ram|ram~1356_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1357_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1357 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1360 (
// Equation(s):
// \simple_ram|ram~1360_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~1357_combout ))) # (!\addr[2]~input_o  & (\simple_ram|ram~1359_combout ))))

	.dataa(\simple_ram|ram~1359_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\simple_ram|ram~1357_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1360_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1360 .lut_mask = 16'hF2C2;
defparam \simple_ram|ram~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1363 (
// Equation(s):
// \simple_ram|ram~1363_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1360_combout  & ((\simple_ram|ram~1362_combout ))) # (!\simple_ram|ram~1360_combout  & (\simple_ram|ram~1355_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1360_combout ))))

	.dataa(\simple_ram|ram~1355_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1362_combout ),
	.datad(\simple_ram|ram~1360_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1363_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1363 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y29_N15
dffeas \simple_ram|ram~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~112 .is_wysiwyg = "true";
defparam \simple_ram|ram~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y29_N1
dffeas \simple_ram|ram~368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~368 .is_wysiwyg = "true";
defparam \simple_ram|ram~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y29_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1351 (
// Equation(s):
// \simple_ram|ram~1351_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~368_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~112_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~112_q ),
	.datad(\simple_ram|ram~368_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1351_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1351 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y29_N11
dffeas \simple_ram|ram~496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~496 .is_wysiwyg = "true";
defparam \simple_ram|ram~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y29_N17
dffeas \simple_ram|ram~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~240 .is_wysiwyg = "true";
defparam \simple_ram|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1352 (
// Equation(s):
// \simple_ram|ram~1352_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1351_combout  & (\simple_ram|ram~496_q )) # (!\simple_ram|ram~1351_combout  & ((\simple_ram|ram~240_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1351_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1351_combout ),
	.datac(\simple_ram|ram~496_q ),
	.datad(\simple_ram|ram~240_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1352_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1352 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y35_N7
dffeas \simple_ram|ram~464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~464 .is_wysiwyg = "true";
defparam \simple_ram|ram~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N27
dffeas \simple_ram|ram~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~336 .is_wysiwyg = "true";
defparam \simple_ram|ram~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N5
dffeas \simple_ram|ram~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~80 .is_wysiwyg = "true";
defparam \simple_ram|ram~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
fiftyfivenm_lcell_comb \simple_ram|ram~208feeder (
// Equation(s):
// \simple_ram|ram~208feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~208feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \simple_ram|ram~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~208 .is_wysiwyg = "true";
defparam \simple_ram|ram~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1344 (
// Equation(s):
// \simple_ram|ram~1344_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~208_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~80_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~80_q ),
	.datad(\simple_ram|ram~208_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1344_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1344 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1345 (
// Equation(s):
// \simple_ram|ram~1345_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1344_combout  & (\simple_ram|ram~464_q )) # (!\simple_ram|ram~1344_combout  & ((\simple_ram|ram~336_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1344_combout ))))

	.dataa(\simple_ram|ram~464_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~336_q ),
	.datad(\simple_ram|ram~1344_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1345_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1345 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \simple_ram|ram~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~272 .is_wysiwyg = "true";
defparam \simple_ram|ram~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \simple_ram|ram~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~400 .is_wysiwyg = "true";
defparam \simple_ram|ram~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N19
dffeas \simple_ram|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~16 .is_wysiwyg = "true";
defparam \simple_ram|ram~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \simple_ram|ram~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~144 .is_wysiwyg = "true";
defparam \simple_ram|ram~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1348 (
// Equation(s):
// \simple_ram|ram~1348_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~144_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~16_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~16_q ),
	.datad(\simple_ram|ram~144_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1348_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1348 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1349 (
// Equation(s):
// \simple_ram|ram~1349_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1348_combout  & ((\simple_ram|ram~400_q ))) # (!\simple_ram|ram~1348_combout  & (\simple_ram|ram~272_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1348_combout ))))

	.dataa(\simple_ram|ram~272_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~400_q ),
	.datad(\simple_ram|ram~1348_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1349_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1349 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
fiftyfivenm_lcell_comb \simple_ram|ram~176feeder (
// Equation(s):
// \simple_ram|ram~176feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~176feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N5
dffeas \simple_ram|ram~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~176 .is_wysiwyg = "true";
defparam \simple_ram|ram~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N31
dffeas \simple_ram|ram~432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~432 .is_wysiwyg = "true";
defparam \simple_ram|ram~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N29
dffeas \simple_ram|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~48 .is_wysiwyg = "true";
defparam \simple_ram|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~304feeder (
// Equation(s):
// \simple_ram|ram~304feeder_combout  = \data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[16]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~304feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N27
dffeas \simple_ram|ram~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~304 .is_wysiwyg = "true";
defparam \simple_ram|ram~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1346 (
// Equation(s):
// \simple_ram|ram~1346_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~304_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~48_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~48_q ),
	.datad(\simple_ram|ram~304_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1346_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1346 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1347 (
// Equation(s):
// \simple_ram|ram~1347_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1346_combout  & ((\simple_ram|ram~432_q ))) # (!\simple_ram|ram~1346_combout  & (\simple_ram|ram~176_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1346_combout ))))

	.dataa(\simple_ram|ram~176_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~432_q ),
	.datad(\simple_ram|ram~1346_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1347_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1347 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1350 (
// Equation(s):
// \simple_ram|ram~1350_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~1347_combout )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~1349_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1349_combout ),
	.datad(\simple_ram|ram~1347_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1350_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1350 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1353 (
// Equation(s):
// \simple_ram|ram~1353_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1350_combout  & (\simple_ram|ram~1352_combout )) # (!\simple_ram|ram~1350_combout  & ((\simple_ram|ram~1345_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1350_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1352_combout ),
	.datac(\simple_ram|ram~1345_combout ),
	.datad(\simple_ram|ram~1350_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1353_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1353 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
fiftyfivenm_lcell_comb \out_data[16]~16 (
// Equation(s):
// \out_data[16]~16_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1363_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1353_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1363_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1353_combout ),
	.cin(gnd),
	.combout(\out_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[16]~16 .lut_mask = 16'hDD88;
defparam \out_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N11
dffeas \data_array~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~16 .is_wysiwyg = "true";
defparam \data_array~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
fiftyfivenm_lcell_comb \data_array~48feeder (
// Equation(s):
// \data_array~48feeder_combout  = out_data[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~48feeder .lut_mask = 16'hF0F0;
defparam \data_array~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y26_N1
dffeas \data_array~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~48 .is_wysiwyg = "true";
defparam \data_array~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
fiftyfivenm_lcell_comb \data_array~160 (
// Equation(s):
// \data_array~160_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~48_q ))) # (!\addr[0]~input_o  & (\data_array~16_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~16_q ),
	.datad(\data_array~48_q ),
	.cin(gnd),
	.combout(\data_array~160_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~160 .lut_mask = 16'hDC98;
defparam \data_array~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N23
dffeas \data_array~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~112 .is_wysiwyg = "true";
defparam \data_array~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
fiftyfivenm_lcell_comb \data_array~80feeder (
// Equation(s):
// \data_array~80feeder_combout  = out_data[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~80feeder .lut_mask = 16'hF0F0;
defparam \data_array~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y26_N21
dffeas \data_array~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~80 .is_wysiwyg = "true";
defparam \data_array~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
fiftyfivenm_lcell_comb \data_array~161 (
// Equation(s):
// \data_array~161_combout  = (\data_array~160_combout  & (((\data_array~112_q )) # (!\addr[1]~input_o ))) # (!\data_array~160_combout  & (\addr[1]~input_o  & ((\data_array~80_q ))))

	.dataa(\data_array~160_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~112_q ),
	.datad(\data_array~80_q ),
	.cin(gnd),
	.combout(\data_array~161_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~161 .lut_mask = 16'hE6A2;
defparam \data_array~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N19
dffeas \out_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[16]~16_combout ),
	.asdata(\data_array~161_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[16]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[16] .is_wysiwyg = "true";
defparam \out_data[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N8
fiftyfivenm_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .listen_to_nsleep_signal = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y34_N9
dffeas \simple_ram|ram~945 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~945 .is_wysiwyg = "true";
defparam \simple_ram|ram~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N31
dffeas \simple_ram|ram~1009 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1009 .is_wysiwyg = "true";
defparam \simple_ram|ram~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N19
dffeas \simple_ram|ram~913 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~913 .is_wysiwyg = "true";
defparam \simple_ram|ram~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \simple_ram|ram~977 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~977 .is_wysiwyg = "true";
defparam \simple_ram|ram~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1381 (
// Equation(s):
// \simple_ram|ram~1381_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~977_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~913_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~913_q ),
	.datad(\simple_ram|ram~977_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1381_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1381 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1382 (
// Equation(s):
// \simple_ram|ram~1382_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1381_combout  & ((\simple_ram|ram~1009_q ))) # (!\simple_ram|ram~1381_combout  & (\simple_ram|ram~945_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1381_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~945_q ),
	.datac(\simple_ram|ram~1009_q ),
	.datad(\simple_ram|ram~1381_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1382_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1382 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \simple_ram|ram~753 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~753 .is_wysiwyg = "true";
defparam \simple_ram|ram~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N31
dffeas \simple_ram|ram~689 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~689 .is_wysiwyg = "true";
defparam \simple_ram|ram~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N25
dffeas \simple_ram|ram~657 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~657 .is_wysiwyg = "true";
defparam \simple_ram|ram~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~721feeder (
// Equation(s):
// \simple_ram|ram~721feeder_combout  = \data[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[17]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~721feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~721feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~721feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N17
dffeas \simple_ram|ram~721 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~721 .is_wysiwyg = "true";
defparam \simple_ram|ram~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1374 (
// Equation(s):
// \simple_ram|ram~1374_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~721_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~657_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~657_q ),
	.datad(\simple_ram|ram~721_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1374_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1374 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1375 (
// Equation(s):
// \simple_ram|ram~1375_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1374_combout  & (\simple_ram|ram~753_q )) # (!\simple_ram|ram~1374_combout  & ((\simple_ram|ram~689_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1374_combout ))))

	.dataa(\simple_ram|ram~753_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~689_q ),
	.datad(\simple_ram|ram~1374_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1375_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1375 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N25
dffeas \simple_ram|ram~529 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~529 .is_wysiwyg = "true";
defparam \simple_ram|ram~529 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \simple_ram|ram~561 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~561 .is_wysiwyg = "true";
defparam \simple_ram|ram~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1378 (
// Equation(s):
// \simple_ram|ram~1378_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~561_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~529_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~529_q ),
	.datad(\simple_ram|ram~561_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1378_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1378 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \simple_ram|ram~625 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~625 .is_wysiwyg = "true";
defparam \simple_ram|ram~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \simple_ram|ram~593 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~593 .is_wysiwyg = "true";
defparam \simple_ram|ram~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1379 (
// Equation(s):
// \simple_ram|ram~1379_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1378_combout  & (\simple_ram|ram~625_q )) # (!\simple_ram|ram~1378_combout  & ((\simple_ram|ram~593_q ))))) # (!\addr[1]~input_o  & (\simple_ram|ram~1378_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1378_combout ),
	.datac(\simple_ram|ram~625_q ),
	.datad(\simple_ram|ram~593_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1379_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1379 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N9
dffeas \simple_ram|ram~849 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~849 .is_wysiwyg = "true";
defparam \simple_ram|ram~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \simple_ram|ram~881 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~881 .is_wysiwyg = "true";
defparam \simple_ram|ram~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
fiftyfivenm_lcell_comb \simple_ram|ram~817feeder (
// Equation(s):
// \simple_ram|ram~817feeder_combout  = \data[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[17]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~817feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \simple_ram|ram~817 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~817 .is_wysiwyg = "true";
defparam \simple_ram|ram~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N17
dffeas \simple_ram|ram~785 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~785 .is_wysiwyg = "true";
defparam \simple_ram|ram~785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1376 (
// Equation(s):
// \simple_ram|ram~1376_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~817_q ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~785_q  & !\addr[1]~input_o ))))

	.dataa(\simple_ram|ram~817_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~785_q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1376_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1376 .lut_mask = 16'hCCB8;
defparam \simple_ram|ram~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1377 (
// Equation(s):
// \simple_ram|ram~1377_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1376_combout  & ((\simple_ram|ram~881_q ))) # (!\simple_ram|ram~1376_combout  & (\simple_ram|ram~849_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1376_combout ))))

	.dataa(\simple_ram|ram~849_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~881_q ),
	.datad(\simple_ram|ram~1376_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1377_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1377 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1380 (
// Equation(s):
// \simple_ram|ram~1380_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~1377_combout ))) # (!\addr[3]~input_o  & (\simple_ram|ram~1379_combout ))))

	.dataa(\simple_ram|ram~1379_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\simple_ram|ram~1377_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1380_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1380 .lut_mask = 16'hF2C2;
defparam \simple_ram|ram~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1383 (
// Equation(s):
// \simple_ram|ram~1383_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1380_combout  & (\simple_ram|ram~1382_combout )) # (!\simple_ram|ram~1380_combout  & ((\simple_ram|ram~1375_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1380_combout ))))

	.dataa(\simple_ram|ram~1382_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1375_combout ),
	.datad(\simple_ram|ram~1380_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1383_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1383 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N1
dffeas \simple_ram|ram~369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~369 .is_wysiwyg = "true";
defparam \simple_ram|ram~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N11
dffeas \simple_ram|ram~497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~497 .is_wysiwyg = "true";
defparam \simple_ram|ram~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N27
dffeas \simple_ram|ram~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~113 .is_wysiwyg = "true";
defparam \simple_ram|ram~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N29
dffeas \simple_ram|ram~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~241 .is_wysiwyg = "true";
defparam \simple_ram|ram~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1371 (
// Equation(s):
// \simple_ram|ram~1371_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~241_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~113_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~113_q ),
	.datad(\simple_ram|ram~241_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1371_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1371 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1372 (
// Equation(s):
// \simple_ram|ram~1372_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1371_combout  & ((\simple_ram|ram~497_q ))) # (!\simple_ram|ram~1371_combout  & (\simple_ram|ram~369_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1371_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~369_q ),
	.datac(\simple_ram|ram~497_q ),
	.datad(\simple_ram|ram~1371_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1372_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1372 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N15
dffeas \simple_ram|ram~433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~433 .is_wysiwyg = "true";
defparam \simple_ram|ram~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N31
dffeas \simple_ram|ram~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~305 .is_wysiwyg = "true";
defparam \simple_ram|ram~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N25
dffeas \simple_ram|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~49 .is_wysiwyg = "true";
defparam \simple_ram|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \simple_ram|ram~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~177 .is_wysiwyg = "true";
defparam \simple_ram|ram~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1364 (
// Equation(s):
// \simple_ram|ram~1364_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~177_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~49_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~49_q ),
	.datad(\simple_ram|ram~177_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1364_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1364 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1365 (
// Equation(s):
// \simple_ram|ram~1365_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1364_combout  & (\simple_ram|ram~433_q )) # (!\simple_ram|ram~1364_combout  & ((\simple_ram|ram~305_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1364_combout ))))

	.dataa(\simple_ram|ram~433_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~305_q ),
	.datad(\simple_ram|ram~1364_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1365_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1365 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \simple_ram|ram~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~209 .is_wysiwyg = "true";
defparam \simple_ram|ram~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N11
dffeas \simple_ram|ram~465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~465 .is_wysiwyg = "true";
defparam \simple_ram|ram~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N1
dffeas \simple_ram|ram~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~81 .is_wysiwyg = "true";
defparam \simple_ram|ram~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N5
dffeas \simple_ram|ram~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~337 .is_wysiwyg = "true";
defparam \simple_ram|ram~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1366 (
// Equation(s):
// \simple_ram|ram~1366_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~337_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~81_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~81_q ),
	.datad(\simple_ram|ram~337_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1366_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1366 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1367 (
// Equation(s):
// \simple_ram|ram~1367_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1366_combout  & ((\simple_ram|ram~465_q ))) # (!\simple_ram|ram~1366_combout  & (\simple_ram|ram~209_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1366_combout ))))

	.dataa(\simple_ram|ram~209_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~465_q ),
	.datad(\simple_ram|ram~1366_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1367_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1367 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~145feeder (
// Equation(s):
// \simple_ram|ram~145feeder_combout  = \data[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[17]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~145feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~145feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~145feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \simple_ram|ram~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~145 .is_wysiwyg = "true";
defparam \simple_ram|ram~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N7
dffeas \simple_ram|ram~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~401 .is_wysiwyg = "true";
defparam \simple_ram|ram~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N1
dffeas \simple_ram|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~17 .is_wysiwyg = "true";
defparam \simple_ram|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~273feeder (
// Equation(s):
// \simple_ram|ram~273feeder_combout  = \data[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[17]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~273feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \simple_ram|ram~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~273 .is_wysiwyg = "true";
defparam \simple_ram|ram~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1368 (
// Equation(s):
// \simple_ram|ram~1368_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~273_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~17_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~17_q ),
	.datad(\simple_ram|ram~273_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1368_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1368 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1369 (
// Equation(s):
// \simple_ram|ram~1369_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1368_combout  & ((\simple_ram|ram~401_q ))) # (!\simple_ram|ram~1368_combout  & (\simple_ram|ram~145_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1368_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~145_q ),
	.datac(\simple_ram|ram~401_q ),
	.datad(\simple_ram|ram~1368_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1369_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1369 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1370 (
// Equation(s):
// \simple_ram|ram~1370_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1367_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\simple_ram|ram~1369_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1367_combout ),
	.datad(\simple_ram|ram~1369_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1370_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1370 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1373 (
// Equation(s):
// \simple_ram|ram~1373_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1370_combout  & (\simple_ram|ram~1372_combout )) # (!\simple_ram|ram~1370_combout  & ((\simple_ram|ram~1365_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1370_combout ))))

	.dataa(\simple_ram|ram~1372_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1365_combout ),
	.datad(\simple_ram|ram~1370_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1373_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1373 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
fiftyfivenm_lcell_comb \out_data[17]~17 (
// Equation(s):
// \out_data[17]~17_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1383_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1373_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1383_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1373_combout ),
	.cin(gnd),
	.combout(\out_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[17]~17 .lut_mask = 16'hDD88;
defparam \out_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
fiftyfivenm_lcell_comb \data_array~49feeder (
// Equation(s):
// \data_array~49feeder_combout  = out_data[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~49feeder .lut_mask = 16'hF0F0;
defparam \data_array~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N29
dffeas \data_array~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~49 .is_wysiwyg = "true";
defparam \data_array~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N15
dffeas \data_array~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~113 .is_wysiwyg = "true";
defparam \data_array~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N29
dffeas \data_array~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~17 .is_wysiwyg = "true";
defparam \data_array~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N6
fiftyfivenm_lcell_comb \data_array~81feeder (
// Equation(s):
// \data_array~81feeder_combout  = out_data[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~81feeder .lut_mask = 16'hF0F0;
defparam \data_array~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N7
dffeas \data_array~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~81 .is_wysiwyg = "true";
defparam \data_array~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N28
fiftyfivenm_lcell_comb \data_array~162 (
// Equation(s):
// \data_array~162_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~81_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~17_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~17_q ),
	.datad(\data_array~81_q ),
	.cin(gnd),
	.combout(\data_array~162_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~162 .lut_mask = 16'hBA98;
defparam \data_array~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N14
fiftyfivenm_lcell_comb \data_array~163 (
// Equation(s):
// \data_array~163_combout  = (\addr[0]~input_o  & ((\data_array~162_combout  & ((\data_array~113_q ))) # (!\data_array~162_combout  & (\data_array~49_q )))) # (!\addr[0]~input_o  & (((\data_array~162_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~49_q ),
	.datac(\data_array~113_q ),
	.datad(\data_array~162_combout ),
	.cin(gnd),
	.combout(\data_array~163_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~163 .lut_mask = 16'hF588;
defparam \data_array~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \out_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[17]~17_combout ),
	.asdata(\data_array~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[17]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[17] .is_wysiwyg = "true";
defparam \out_data[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N8
fiftyfivenm_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .listen_to_nsleep_signal = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y33_N21
dffeas \simple_ram|ram~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~242 .is_wysiwyg = "true";
defparam \simple_ram|ram~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N31
dffeas \simple_ram|ram~498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~498 .is_wysiwyg = "true";
defparam \simple_ram|ram~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N23
dffeas \simple_ram|ram~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~114 .is_wysiwyg = "true";
defparam \simple_ram|ram~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N29
dffeas \simple_ram|ram~370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~370 .is_wysiwyg = "true";
defparam \simple_ram|ram~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1391 (
// Equation(s):
// \simple_ram|ram~1391_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~370_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~114_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~114_q ),
	.datad(\simple_ram|ram~370_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1391_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1391 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1392 (
// Equation(s):
// \simple_ram|ram~1392_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1391_combout  & ((\simple_ram|ram~498_q ))) # (!\simple_ram|ram~1391_combout  & (\simple_ram|ram~242_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1391_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~242_q ),
	.datac(\simple_ram|ram~498_q ),
	.datad(\simple_ram|ram~1391_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1392_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1392 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~274feeder (
// Equation(s):
// \simple_ram|ram~274feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~274feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N7
dffeas \simple_ram|ram~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~274 .is_wysiwyg = "true";
defparam \simple_ram|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N3
dffeas \simple_ram|ram~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~402 .is_wysiwyg = "true";
defparam \simple_ram|ram~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \simple_ram|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~18 .is_wysiwyg = "true";
defparam \simple_ram|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~146feeder (
// Equation(s):
// \simple_ram|ram~146feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~146feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y33_N25
dffeas \simple_ram|ram~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~146 .is_wysiwyg = "true";
defparam \simple_ram|ram~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1388 (
// Equation(s):
// \simple_ram|ram~1388_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~146_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~18_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~18_q ),
	.datad(\simple_ram|ram~146_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1388_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1388 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1389 (
// Equation(s):
// \simple_ram|ram~1389_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1388_combout  & ((\simple_ram|ram~402_q ))) # (!\simple_ram|ram~1388_combout  & (\simple_ram|ram~274_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1388_combout ))))

	.dataa(\simple_ram|ram~274_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~402_q ),
	.datad(\simple_ram|ram~1388_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1389_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1389 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N13
dffeas \simple_ram|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~50 .is_wysiwyg = "true";
defparam \simple_ram|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~306feeder (
// Equation(s):
// \simple_ram|ram~306feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~306feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N31
dffeas \simple_ram|ram~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~306 .is_wysiwyg = "true";
defparam \simple_ram|ram~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1386 (
// Equation(s):
// \simple_ram|ram~1386_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~306_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~50_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~50_q ),
	.datad(\simple_ram|ram~306_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1386_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1386 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N27
dffeas \simple_ram|ram~434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~434 .is_wysiwyg = "true";
defparam \simple_ram|ram~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
fiftyfivenm_lcell_comb \simple_ram|ram~178feeder (
// Equation(s):
// \simple_ram|ram~178feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~178feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N17
dffeas \simple_ram|ram~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~178 .is_wysiwyg = "true";
defparam \simple_ram|ram~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1387 (
// Equation(s):
// \simple_ram|ram~1387_combout  = (\simple_ram|ram~1386_combout  & (((\simple_ram|ram~434_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1386_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~178_q ))))

	.dataa(\simple_ram|ram~1386_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~434_q ),
	.datad(\simple_ram|ram~178_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1387_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1387 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1390 (
// Equation(s):
// \simple_ram|ram~1390_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~1387_combout ))) # (!\addr[0]~input_o  & (\simple_ram|ram~1389_combout ))))

	.dataa(\simple_ram|ram~1389_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~1387_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1390_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1390 .lut_mask = 16'hF2C2;
defparam \simple_ram|ram~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N21
dffeas \simple_ram|ram~466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~466 .is_wysiwyg = "true";
defparam \simple_ram|ram~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N21
dffeas \simple_ram|ram~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~338 .is_wysiwyg = "true";
defparam \simple_ram|ram~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N11
dffeas \simple_ram|ram~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~82 .is_wysiwyg = "true";
defparam \simple_ram|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N29
dffeas \simple_ram|ram~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~210 .is_wysiwyg = "true";
defparam \simple_ram|ram~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1384 (
// Equation(s):
// \simple_ram|ram~1384_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~210_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~82_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~82_q ),
	.datad(\simple_ram|ram~210_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1384_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1384 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1385 (
// Equation(s):
// \simple_ram|ram~1385_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1384_combout  & (\simple_ram|ram~466_q )) # (!\simple_ram|ram~1384_combout  & ((\simple_ram|ram~338_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1384_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~466_q ),
	.datac(\simple_ram|ram~338_q ),
	.datad(\simple_ram|ram~1384_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1385_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1385 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1393 (
// Equation(s):
// \simple_ram|ram~1393_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1390_combout  & (\simple_ram|ram~1392_combout )) # (!\simple_ram|ram~1390_combout  & ((\simple_ram|ram~1385_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1390_combout ))))

	.dataa(\simple_ram|ram~1392_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1390_combout ),
	.datad(\simple_ram|ram~1385_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1393_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1393 .lut_mask = 16'hBCB0;
defparam \simple_ram|ram~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~882feeder (
// Equation(s):
// \simple_ram|ram~882feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~882feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \simple_ram|ram~882 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~882 .is_wysiwyg = "true";
defparam \simple_ram|ram~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \simple_ram|ram~818 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~818 .is_wysiwyg = "true";
defparam \simple_ram|ram~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \simple_ram|ram~786 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~786 .is_wysiwyg = "true";
defparam \simple_ram|ram~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
fiftyfivenm_lcell_comb \simple_ram|ram~850feeder (
// Equation(s):
// \simple_ram|ram~850feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~850feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~850feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~850feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \simple_ram|ram~850 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~850 .is_wysiwyg = "true";
defparam \simple_ram|ram~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1394 (
// Equation(s):
// \simple_ram|ram~1394_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~850_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~786_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~786_q ),
	.datad(\simple_ram|ram~850_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1394_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1394 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1395 (
// Equation(s):
// \simple_ram|ram~1395_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1394_combout  & (\simple_ram|ram~882_q )) # (!\simple_ram|ram~1394_combout  & ((\simple_ram|ram~818_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1394_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~882_q ),
	.datac(\simple_ram|ram~818_q ),
	.datad(\simple_ram|ram~1394_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1395_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1395 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~978feeder (
// Equation(s):
// \simple_ram|ram~978feeder_combout  = \data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[18]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~978feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~978feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~978feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \simple_ram|ram~978 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~978 .is_wysiwyg = "true";
defparam \simple_ram|ram~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N17
dffeas \simple_ram|ram~1010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1010 .is_wysiwyg = "true";
defparam \simple_ram|ram~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N15
dffeas \simple_ram|ram~914 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~914 .is_wysiwyg = "true";
defparam \simple_ram|ram~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N17
dffeas \simple_ram|ram~946 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~946 .is_wysiwyg = "true";
defparam \simple_ram|ram~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1401 (
// Equation(s):
// \simple_ram|ram~1401_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~946_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~914_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~914_q ),
	.datad(\simple_ram|ram~946_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1401_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1401 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1402 (
// Equation(s):
// \simple_ram|ram~1402_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1401_combout  & ((\simple_ram|ram~1010_q ))) # (!\simple_ram|ram~1401_combout  & (\simple_ram|ram~978_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1401_combout ))))

	.dataa(\simple_ram|ram~978_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1010_q ),
	.datad(\simple_ram|ram~1401_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1402_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1402 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \simple_ram|ram~562 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~562 .is_wysiwyg = "true";
defparam \simple_ram|ram~562 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \simple_ram|ram~626 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~626 .is_wysiwyg = "true";
defparam \simple_ram|ram~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \simple_ram|ram~530 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~530 .is_wysiwyg = "true";
defparam \simple_ram|ram~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \simple_ram|ram~594 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~594 .is_wysiwyg = "true";
defparam \simple_ram|ram~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1398 (
// Equation(s):
// \simple_ram|ram~1398_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~594_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~530_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~530_q ),
	.datad(\simple_ram|ram~594_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1398_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1398 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1399 (
// Equation(s):
// \simple_ram|ram~1399_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1398_combout  & ((\simple_ram|ram~626_q ))) # (!\simple_ram|ram~1398_combout  & (\simple_ram|ram~562_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1398_combout ))))

	.dataa(\simple_ram|ram~562_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~626_q ),
	.datad(\simple_ram|ram~1398_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1399_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1399 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N19
dffeas \simple_ram|ram~722 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~722 .is_wysiwyg = "true";
defparam \simple_ram|ram~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N9
dffeas \simple_ram|ram~754 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~754 .is_wysiwyg = "true";
defparam \simple_ram|ram~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N11
dffeas \simple_ram|ram~658 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~658 .is_wysiwyg = "true";
defparam \simple_ram|ram~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N13
dffeas \simple_ram|ram~690 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~690 .is_wysiwyg = "true";
defparam \simple_ram|ram~690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1396 (
// Equation(s):
// \simple_ram|ram~1396_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~690_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~658_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~658_q ),
	.datad(\simple_ram|ram~690_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1396_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1396 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1397 (
// Equation(s):
// \simple_ram|ram~1397_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1396_combout  & ((\simple_ram|ram~754_q ))) # (!\simple_ram|ram~1396_combout  & (\simple_ram|ram~722_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1396_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~722_q ),
	.datac(\simple_ram|ram~754_q ),
	.datad(\simple_ram|ram~1396_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1397_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1397 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1400 (
// Equation(s):
// \simple_ram|ram~1400_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1397_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~1399_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1399_combout ),
	.datad(\simple_ram|ram~1397_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1400_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1400 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1403 (
// Equation(s):
// \simple_ram|ram~1403_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1400_combout  & ((\simple_ram|ram~1402_combout ))) # (!\simple_ram|ram~1400_combout  & (\simple_ram|ram~1395_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1400_combout ))))

	.dataa(\simple_ram|ram~1395_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1402_combout ),
	.datad(\simple_ram|ram~1400_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1403_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1403 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N8
fiftyfivenm_lcell_comb \out_data[18]~18 (
// Equation(s):
// \out_data[18]~18_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1403_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1393_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1393_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1403_combout ),
	.cin(gnd),
	.combout(\out_data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[18]~18 .lut_mask = 16'hEE44;
defparam \out_data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N14
fiftyfivenm_lcell_comb \data_array~82feeder (
// Equation(s):
// \data_array~82feeder_combout  = out_data[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~82feeder .lut_mask = 16'hF0F0;
defparam \data_array~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N15
dffeas \data_array~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~82 .is_wysiwyg = "true";
defparam \data_array~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N17
dffeas \data_array~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~114 .is_wysiwyg = "true";
defparam \data_array~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N13
dffeas \data_array~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~18 .is_wysiwyg = "true";
defparam \data_array~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N18
fiftyfivenm_lcell_comb \data_array~50feeder (
// Equation(s):
// \data_array~50feeder_combout  = out_data[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~50feeder .lut_mask = 16'hF0F0;
defparam \data_array~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N19
dffeas \data_array~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~50 .is_wysiwyg = "true";
defparam \data_array~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N12
fiftyfivenm_lcell_comb \data_array~164 (
// Equation(s):
// \data_array~164_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~50_q ))) # (!\addr[0]~input_o  & (\data_array~18_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~18_q ),
	.datad(\data_array~50_q ),
	.cin(gnd),
	.combout(\data_array~164_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~164 .lut_mask = 16'hDC98;
defparam \data_array~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N16
fiftyfivenm_lcell_comb \data_array~165 (
// Equation(s):
// \data_array~165_combout  = (\addr[1]~input_o  & ((\data_array~164_combout  & ((\data_array~114_q ))) # (!\data_array~164_combout  & (\data_array~82_q )))) # (!\addr[1]~input_o  & (((\data_array~164_combout ))))

	.dataa(\data_array~82_q ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~114_q ),
	.datad(\data_array~164_combout ),
	.cin(gnd),
	.combout(\data_array~165_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~165 .lut_mask = 16'hF388;
defparam \data_array~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y31_N9
dffeas \out_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[18]~18_combout ),
	.asdata(\data_array~165_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[18]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[18] .is_wysiwyg = "true";
defparam \out_data[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y35_N22
fiftyfivenm_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .listen_to_nsleep_signal = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N16
fiftyfivenm_lcell_comb \simple_ram|ram~435feeder (
// Equation(s):
// \simple_ram|ram~435feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~435feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N17
dffeas \simple_ram|ram~435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~435 .is_wysiwyg = "true";
defparam \simple_ram|ram~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N1
dffeas \simple_ram|ram~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~307 .is_wysiwyg = "true";
defparam \simple_ram|ram~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N25
dffeas \simple_ram|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~51 .is_wysiwyg = "true";
defparam \simple_ram|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~179feeder (
// Equation(s):
// \simple_ram|ram~179feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~179feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N19
dffeas \simple_ram|ram~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~179 .is_wysiwyg = "true";
defparam \simple_ram|ram~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1404 (
// Equation(s):
// \simple_ram|ram~1404_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~179_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~51_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~51_q ),
	.datad(\simple_ram|ram~179_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1404_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1404 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1405 (
// Equation(s):
// \simple_ram|ram~1405_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1404_combout  & (\simple_ram|ram~435_q )) # (!\simple_ram|ram~1404_combout  & ((\simple_ram|ram~307_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1404_combout ))))

	.dataa(\simple_ram|ram~435_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~307_q ),
	.datad(\simple_ram|ram~1404_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1405_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1405 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N13
dffeas \simple_ram|ram~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~147 .is_wysiwyg = "true";
defparam \simple_ram|ram~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N31
dffeas \simple_ram|ram~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~403 .is_wysiwyg = "true";
defparam \simple_ram|ram~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \simple_ram|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~19 .is_wysiwyg = "true";
defparam \simple_ram|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
fiftyfivenm_lcell_comb \simple_ram|ram~275feeder (
// Equation(s):
// \simple_ram|ram~275feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~275feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N31
dffeas \simple_ram|ram~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~275 .is_wysiwyg = "true";
defparam \simple_ram|ram~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1408 (
// Equation(s):
// \simple_ram|ram~1408_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~275_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~19_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~19_q ),
	.datad(\simple_ram|ram~275_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1408_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1408 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1409 (
// Equation(s):
// \simple_ram|ram~1409_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1408_combout  & ((\simple_ram|ram~403_q ))) # (!\simple_ram|ram~1408_combout  & (\simple_ram|ram~147_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1408_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~147_q ),
	.datac(\simple_ram|ram~403_q ),
	.datad(\simple_ram|ram~1408_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1409_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1409 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
fiftyfivenm_lcell_comb \simple_ram|ram~211feeder (
// Equation(s):
// \simple_ram|ram~211feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~211feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \simple_ram|ram~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~211 .is_wysiwyg = "true";
defparam \simple_ram|ram~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N11
dffeas \simple_ram|ram~467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~467 .is_wysiwyg = "true";
defparam \simple_ram|ram~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \simple_ram|ram~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~83 .is_wysiwyg = "true";
defparam \simple_ram|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
fiftyfivenm_lcell_comb \simple_ram|ram~339feeder (
// Equation(s):
// \simple_ram|ram~339feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~339feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \simple_ram|ram~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~339 .is_wysiwyg = "true";
defparam \simple_ram|ram~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1406 (
// Equation(s):
// \simple_ram|ram~1406_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~339_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~83_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~83_q ),
	.datad(\simple_ram|ram~339_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1406_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1406 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1407 (
// Equation(s):
// \simple_ram|ram~1407_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1406_combout  & ((\simple_ram|ram~467_q ))) # (!\simple_ram|ram~1406_combout  & (\simple_ram|ram~211_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1406_combout ))))

	.dataa(\simple_ram|ram~211_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~467_q ),
	.datad(\simple_ram|ram~1406_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1407_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1407 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1410 (
// Equation(s):
// \simple_ram|ram~1410_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1407_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~1409_combout )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1409_combout ),
	.datad(\simple_ram|ram~1407_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1410_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1410 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N5
dffeas \simple_ram|ram~371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~371 .is_wysiwyg = "true";
defparam \simple_ram|ram~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N23
dffeas \simple_ram|ram~499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~499 .is_wysiwyg = "true";
defparam \simple_ram|ram~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N23
dffeas \simple_ram|ram~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~115 .is_wysiwyg = "true";
defparam \simple_ram|ram~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N25
dffeas \simple_ram|ram~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~243 .is_wysiwyg = "true";
defparam \simple_ram|ram~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1411 (
// Equation(s):
// \simple_ram|ram~1411_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~243_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~115_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~115_q ),
	.datad(\simple_ram|ram~243_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1411_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1411 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1412 (
// Equation(s):
// \simple_ram|ram~1412_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1411_combout  & ((\simple_ram|ram~499_q ))) # (!\simple_ram|ram~1411_combout  & (\simple_ram|ram~371_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1411_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~371_q ),
	.datac(\simple_ram|ram~499_q ),
	.datad(\simple_ram|ram~1411_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1412_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1412 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1413 (
// Equation(s):
// \simple_ram|ram~1413_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1410_combout  & ((\simple_ram|ram~1412_combout ))) # (!\simple_ram|ram~1410_combout  & (\simple_ram|ram~1405_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1410_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1405_combout ),
	.datac(\simple_ram|ram~1410_combout ),
	.datad(\simple_ram|ram~1412_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1413_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1413 .lut_mask = 16'hF858;
defparam \simple_ram|ram~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N1
dffeas \simple_ram|ram~947 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~947 .is_wysiwyg = "true";
defparam \simple_ram|ram~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \simple_ram|ram~1011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1011 .is_wysiwyg = "true";
defparam \simple_ram|ram~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N7
dffeas \simple_ram|ram~915 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~915 .is_wysiwyg = "true";
defparam \simple_ram|ram~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \simple_ram|ram~979 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~979 .is_wysiwyg = "true";
defparam \simple_ram|ram~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1421 (
// Equation(s):
// \simple_ram|ram~1421_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~979_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~915_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~915_q ),
	.datad(\simple_ram|ram~979_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1421_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1421 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1422 (
// Equation(s):
// \simple_ram|ram~1422_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1421_combout  & ((\simple_ram|ram~1011_q ))) # (!\simple_ram|ram~1421_combout  & (\simple_ram|ram~947_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1421_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~947_q ),
	.datac(\simple_ram|ram~1011_q ),
	.datad(\simple_ram|ram~1421_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1422_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1422 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N31
dffeas \simple_ram|ram~659 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~659 .is_wysiwyg = "true";
defparam \simple_ram|ram~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~723feeder (
// Equation(s):
// \simple_ram|ram~723feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~723feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N3
dffeas \simple_ram|ram~723 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~723 .is_wysiwyg = "true";
defparam \simple_ram|ram~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1414 (
// Equation(s):
// \simple_ram|ram~1414_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~723_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~659_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~659_q ),
	.datad(\simple_ram|ram~723_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1414_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1414 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N17
dffeas \simple_ram|ram~691 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~691 .is_wysiwyg = "true";
defparam \simple_ram|ram~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
fiftyfivenm_lcell_comb \simple_ram|ram~755feeder (
// Equation(s):
// \simple_ram|ram~755feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~755feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \simple_ram|ram~755 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~755 .is_wysiwyg = "true";
defparam \simple_ram|ram~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1415 (
// Equation(s):
// \simple_ram|ram~1415_combout  = (\simple_ram|ram~1414_combout  & (((\simple_ram|ram~755_q )) # (!\addr[0]~input_o ))) # (!\simple_ram|ram~1414_combout  & (\addr[0]~input_o  & (\simple_ram|ram~691_q )))

	.dataa(\simple_ram|ram~1414_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~691_q ),
	.datad(\simple_ram|ram~755_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1415_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1415 .lut_mask = 16'hEA62;
defparam \simple_ram|ram~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \simple_ram|ram~531 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~531 .is_wysiwyg = "true";
defparam \simple_ram|ram~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~563feeder (
// Equation(s):
// \simple_ram|ram~563feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~563feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~563feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~563feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y31_N5
dffeas \simple_ram|ram~563 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~563 .is_wysiwyg = "true";
defparam \simple_ram|ram~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1418 (
// Equation(s):
// \simple_ram|ram~1418_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~563_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~531_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~531_q ),
	.datad(\simple_ram|ram~563_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1418_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1418 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \simple_ram|ram~627 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~627 .is_wysiwyg = "true";
defparam \simple_ram|ram~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y35_N16
fiftyfivenm_lcell_comb \simple_ram|ram~595feeder (
// Equation(s):
// \simple_ram|ram~595feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~595feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~595feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~595feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y35_N17
dffeas \simple_ram|ram~595 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~595 .is_wysiwyg = "true";
defparam \simple_ram|ram~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1419 (
// Equation(s):
// \simple_ram|ram~1419_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1418_combout  & (\simple_ram|ram~627_q )) # (!\simple_ram|ram~1418_combout  & ((\simple_ram|ram~595_q ))))) # (!\addr[1]~input_o  & (\simple_ram|ram~1418_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1418_combout ),
	.datac(\simple_ram|ram~627_q ),
	.datad(\simple_ram|ram~595_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1419_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1419 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N14
fiftyfivenm_lcell_comb \simple_ram|ram~851feeder (
// Equation(s):
// \simple_ram|ram~851feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~851feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~851feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~851feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y28_N15
dffeas \simple_ram|ram~851 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~851 .is_wysiwyg = "true";
defparam \simple_ram|ram~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N3
dffeas \simple_ram|ram~883 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~883 .is_wysiwyg = "true";
defparam \simple_ram|ram~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N25
dffeas \simple_ram|ram~787 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~787 .is_wysiwyg = "true";
defparam \simple_ram|ram~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
fiftyfivenm_lcell_comb \simple_ram|ram~819feeder (
// Equation(s):
// \simple_ram|ram~819feeder_combout  = \data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[19]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~819feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~819feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~819feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \simple_ram|ram~819 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~819 .is_wysiwyg = "true";
defparam \simple_ram|ram~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1416 (
// Equation(s):
// \simple_ram|ram~1416_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~819_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~787_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~787_q ),
	.datad(\simple_ram|ram~819_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1416_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1416 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1417 (
// Equation(s):
// \simple_ram|ram~1417_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1416_combout  & ((\simple_ram|ram~883_q ))) # (!\simple_ram|ram~1416_combout  & (\simple_ram|ram~851_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1416_combout ))))

	.dataa(\simple_ram|ram~851_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~883_q ),
	.datad(\simple_ram|ram~1416_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1417_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1417 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1420 (
// Equation(s):
// \simple_ram|ram~1420_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o ) # (\simple_ram|ram~1417_combout )))) # (!\addr[3]~input_o  & (\simple_ram|ram~1419_combout  & (!\addr[2]~input_o )))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~1419_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\simple_ram|ram~1417_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1420_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1420 .lut_mask = 16'hAEA4;
defparam \simple_ram|ram~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1423 (
// Equation(s):
// \simple_ram|ram~1423_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1420_combout  & (\simple_ram|ram~1422_combout )) # (!\simple_ram|ram~1420_combout  & ((\simple_ram|ram~1415_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1420_combout ))))

	.dataa(\simple_ram|ram~1422_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1415_combout ),
	.datad(\simple_ram|ram~1420_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1423_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1423 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N14
fiftyfivenm_lcell_comb \out_data[19]~19 (
// Equation(s):
// \out_data[19]~19_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1423_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1413_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1413_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1423_combout ),
	.cin(gnd),
	.combout(\out_data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[19]~19 .lut_mask = 16'hEE44;
defparam \out_data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
fiftyfivenm_lcell_comb \data_array~51feeder (
// Equation(s):
// \data_array~51feeder_combout  = out_data[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~51feeder .lut_mask = 16'hF0F0;
defparam \data_array~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N17
dffeas \data_array~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~51 .is_wysiwyg = "true";
defparam \data_array~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N7
dffeas \data_array~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~115 .is_wysiwyg = "true";
defparam \data_array~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N9
dffeas \data_array~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~19 .is_wysiwyg = "true";
defparam \data_array~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N2
fiftyfivenm_lcell_comb \data_array~83feeder (
// Equation(s):
// \data_array~83feeder_combout  = out_data[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[19]),
	.cin(gnd),
	.combout(\data_array~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~83feeder .lut_mask = 16'hFF00;
defparam \data_array~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N3
dffeas \data_array~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~83 .is_wysiwyg = "true";
defparam \data_array~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N8
fiftyfivenm_lcell_comb \data_array~166 (
// Equation(s):
// \data_array~166_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~83_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~19_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~19_q ),
	.datad(\data_array~83_q ),
	.cin(gnd),
	.combout(\data_array~166_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~166 .lut_mask = 16'hBA98;
defparam \data_array~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
fiftyfivenm_lcell_comb \data_array~167 (
// Equation(s):
// \data_array~167_combout  = (\addr[0]~input_o  & ((\data_array~166_combout  & ((\data_array~115_q ))) # (!\data_array~166_combout  & (\data_array~51_q )))) # (!\addr[0]~input_o  & (((\data_array~166_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~51_q ),
	.datac(\data_array~115_q ),
	.datad(\data_array~166_combout ),
	.cin(gnd),
	.combout(\data_array~167_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~167 .lut_mask = 16'hF588;
defparam \data_array~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y31_N15
dffeas \out_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[19]~19_combout ),
	.asdata(\data_array~167_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[19]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[19] .is_wysiwyg = "true";
defparam \out_data[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y37_N8
fiftyfivenm_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .listen_to_nsleep_signal = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N16
fiftyfivenm_lcell_comb \simple_ram|ram~468feeder (
// Equation(s):
// \simple_ram|ram~468feeder_combout  = \data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[20]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~468feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y35_N17
dffeas \simple_ram|ram~468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~468 .is_wysiwyg = "true";
defparam \simple_ram|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N31
dffeas \simple_ram|ram~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~340 .is_wysiwyg = "true";
defparam \simple_ram|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N13
dffeas \simple_ram|ram~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~84 .is_wysiwyg = "true";
defparam \simple_ram|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N25
dffeas \simple_ram|ram~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~212 .is_wysiwyg = "true";
defparam \simple_ram|ram~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1424 (
// Equation(s):
// \simple_ram|ram~1424_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~212_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~84_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~84_q ),
	.datad(\simple_ram|ram~212_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1424_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1424 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1425 (
// Equation(s):
// \simple_ram|ram~1425_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1424_combout  & (\simple_ram|ram~468_q )) # (!\simple_ram|ram~1424_combout  & ((\simple_ram|ram~340_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1424_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~468_q ),
	.datac(\simple_ram|ram~340_q ),
	.datad(\simple_ram|ram~1424_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1425_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1425 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \simple_ram|ram~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~276 .is_wysiwyg = "true";
defparam \simple_ram|ram~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N27
dffeas \simple_ram|ram~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~404 .is_wysiwyg = "true";
defparam \simple_ram|ram~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \simple_ram|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~20 .is_wysiwyg = "true";
defparam \simple_ram|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \simple_ram|ram~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~148 .is_wysiwyg = "true";
defparam \simple_ram|ram~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1428 (
// Equation(s):
// \simple_ram|ram~1428_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~148_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~20_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~20_q ),
	.datad(\simple_ram|ram~148_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1428_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1428 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1429 (
// Equation(s):
// \simple_ram|ram~1429_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1428_combout  & ((\simple_ram|ram~404_q ))) # (!\simple_ram|ram~1428_combout  & (\simple_ram|ram~276_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1428_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~276_q ),
	.datac(\simple_ram|ram~404_q ),
	.datad(\simple_ram|ram~1428_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1429_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1429 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \simple_ram|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~52 .is_wysiwyg = "true";
defparam \simple_ram|ram~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \simple_ram|ram~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~308 .is_wysiwyg = "true";
defparam \simple_ram|ram~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1426 (
// Equation(s):
// \simple_ram|ram~1426_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~308_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~52_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~52_q ),
	.datad(\simple_ram|ram~308_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1426_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1426 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N23
dffeas \simple_ram|ram~436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~436 .is_wysiwyg = "true";
defparam \simple_ram|ram~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~180feeder (
// Equation(s):
// \simple_ram|ram~180feeder_combout  = \data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[20]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~180feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N25
dffeas \simple_ram|ram~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~180 .is_wysiwyg = "true";
defparam \simple_ram|ram~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1427 (
// Equation(s):
// \simple_ram|ram~1427_combout  = (\simple_ram|ram~1426_combout  & (((\simple_ram|ram~436_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1426_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~180_q ))))

	.dataa(\simple_ram|ram~1426_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~436_q ),
	.datad(\simple_ram|ram~180_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1427_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1427 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1430 (
// Equation(s):
// \simple_ram|ram~1430_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~1427_combout )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~1429_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1429_combout ),
	.datad(\simple_ram|ram~1427_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1430_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1430 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N5
dffeas \simple_ram|ram~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~244 .is_wysiwyg = "true";
defparam \simple_ram|ram~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N23
dffeas \simple_ram|ram~500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~500 .is_wysiwyg = "true";
defparam \simple_ram|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N19
dffeas \simple_ram|ram~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~116 .is_wysiwyg = "true";
defparam \simple_ram|ram~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N5
dffeas \simple_ram|ram~372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~372 .is_wysiwyg = "true";
defparam \simple_ram|ram~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1431 (
// Equation(s):
// \simple_ram|ram~1431_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~372_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~116_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~116_q ),
	.datad(\simple_ram|ram~372_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1431_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1431 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1432 (
// Equation(s):
// \simple_ram|ram~1432_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1431_combout  & ((\simple_ram|ram~500_q ))) # (!\simple_ram|ram~1431_combout  & (\simple_ram|ram~244_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1431_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~244_q ),
	.datac(\simple_ram|ram~500_q ),
	.datad(\simple_ram|ram~1431_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1432_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1432 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1433 (
// Equation(s):
// \simple_ram|ram~1433_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1430_combout  & ((\simple_ram|ram~1432_combout ))) # (!\simple_ram|ram~1430_combout  & (\simple_ram|ram~1425_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1430_combout ))))

	.dataa(\simple_ram|ram~1425_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1430_combout ),
	.datad(\simple_ram|ram~1432_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1433_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1433 .lut_mask = 16'hF838;
defparam \simple_ram|ram~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N15
dffeas \simple_ram|ram~884 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~884 .is_wysiwyg = "true";
defparam \simple_ram|ram~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \simple_ram|ram~820 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~820 .is_wysiwyg = "true";
defparam \simple_ram|ram~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \simple_ram|ram~788 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~788 .is_wysiwyg = "true";
defparam \simple_ram|ram~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~852feeder (
// Equation(s):
// \simple_ram|ram~852feeder_combout  = \data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[20]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~852feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y29_N25
dffeas \simple_ram|ram~852 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~852 .is_wysiwyg = "true";
defparam \simple_ram|ram~852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1434 (
// Equation(s):
// \simple_ram|ram~1434_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~852_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~788_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~788_q ),
	.datad(\simple_ram|ram~852_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1434_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1434 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1435 (
// Equation(s):
// \simple_ram|ram~1435_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1434_combout  & (\simple_ram|ram~884_q )) # (!\simple_ram|ram~1434_combout  & ((\simple_ram|ram~820_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1434_combout ))))

	.dataa(\simple_ram|ram~884_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~820_q ),
	.datad(\simple_ram|ram~1434_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1435_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1435 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N3
dffeas \simple_ram|ram~916 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~916 .is_wysiwyg = "true";
defparam \simple_ram|ram~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N25
dffeas \simple_ram|ram~948 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~948 .is_wysiwyg = "true";
defparam \simple_ram|ram~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1441 (
// Equation(s):
// \simple_ram|ram~1441_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~948_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~916_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~916_q ),
	.datad(\simple_ram|ram~948_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1441_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1441 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \simple_ram|ram~1012 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1012 .is_wysiwyg = "true";
defparam \simple_ram|ram~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \simple_ram|ram~980 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~980 .is_wysiwyg = "true";
defparam \simple_ram|ram~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1442 (
// Equation(s):
// \simple_ram|ram~1442_combout  = (\simple_ram|ram~1441_combout  & (((\simple_ram|ram~1012_q )) # (!\addr[1]~input_o ))) # (!\simple_ram|ram~1441_combout  & (\addr[1]~input_o  & ((\simple_ram|ram~980_q ))))

	.dataa(\simple_ram|ram~1441_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1012_q ),
	.datad(\simple_ram|ram~980_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1442_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1442 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \simple_ram|ram~532 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~532 .is_wysiwyg = "true";
defparam \simple_ram|ram~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~596feeder (
// Equation(s):
// \simple_ram|ram~596feeder_combout  = \data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[20]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~596feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~596feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~596feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \simple_ram|ram~596 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~596 .is_wysiwyg = "true";
defparam \simple_ram|ram~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1438 (
// Equation(s):
// \simple_ram|ram~1438_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~596_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~532_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~532_q ),
	.datad(\simple_ram|ram~596_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1438_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1438 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \simple_ram|ram~628 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~628 .is_wysiwyg = "true";
defparam \simple_ram|ram~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y31_N23
dffeas \simple_ram|ram~564 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~564 .is_wysiwyg = "true";
defparam \simple_ram|ram~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1439 (
// Equation(s):
// \simple_ram|ram~1439_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1438_combout  & (\simple_ram|ram~628_q )) # (!\simple_ram|ram~1438_combout  & ((\simple_ram|ram~564_q ))))) # (!\addr[0]~input_o  & (\simple_ram|ram~1438_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1438_combout ),
	.datac(\simple_ram|ram~628_q ),
	.datad(\simple_ram|ram~564_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1439_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1439 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N3
dffeas \simple_ram|ram~724 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~724 .is_wysiwyg = "true";
defparam \simple_ram|ram~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N21
dffeas \simple_ram|ram~756 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~756 .is_wysiwyg = "true";
defparam \simple_ram|ram~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N23
dffeas \simple_ram|ram~660 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~660 .is_wysiwyg = "true";
defparam \simple_ram|ram~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N1
dffeas \simple_ram|ram~692 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~692 .is_wysiwyg = "true";
defparam \simple_ram|ram~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1436 (
// Equation(s):
// \simple_ram|ram~1436_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~692_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~660_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~660_q ),
	.datad(\simple_ram|ram~692_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1436_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1436 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1437 (
// Equation(s):
// \simple_ram|ram~1437_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1436_combout  & ((\simple_ram|ram~756_q ))) # (!\simple_ram|ram~1436_combout  & (\simple_ram|ram~724_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1436_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~724_q ),
	.datac(\simple_ram|ram~756_q ),
	.datad(\simple_ram|ram~1436_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1437_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1437 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1440 (
// Equation(s):
// \simple_ram|ram~1440_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~1437_combout ))) # (!\addr[2]~input_o  & (\simple_ram|ram~1439_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1439_combout ),
	.datad(\simple_ram|ram~1437_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1440_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1440 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1443 (
// Equation(s):
// \simple_ram|ram~1443_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1440_combout  & ((\simple_ram|ram~1442_combout ))) # (!\simple_ram|ram~1440_combout  & (\simple_ram|ram~1435_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1440_combout ))))

	.dataa(\simple_ram|ram~1435_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1442_combout ),
	.datad(\simple_ram|ram~1440_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1443_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1443 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
fiftyfivenm_lcell_comb \out_data[20]~20 (
// Equation(s):
// \out_data[20]~20_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1443_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1433_combout ))

	.dataa(\simple_ram|ram~1433_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1443_combout ),
	.cin(gnd),
	.combout(\out_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[20]~20 .lut_mask = 16'hEE22;
defparam \out_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N24
fiftyfivenm_lcell_comb \data_array~84feeder (
// Equation(s):
// \data_array~84feeder_combout  = out_data[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[20]),
	.cin(gnd),
	.combout(\data_array~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~84feeder .lut_mask = 16'hFF00;
defparam \data_array~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N25
dffeas \data_array~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~84 .is_wysiwyg = "true";
defparam \data_array~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N5
dffeas \data_array~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~116 .is_wysiwyg = "true";
defparam \data_array~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N23
dffeas \data_array~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~20 .is_wysiwyg = "true";
defparam \data_array~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N22
fiftyfivenm_lcell_comb \data_array~52feeder (
// Equation(s):
// \data_array~52feeder_combout  = out_data[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~52feeder .lut_mask = 16'hF0F0;
defparam \data_array~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N23
dffeas \data_array~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~52 .is_wysiwyg = "true";
defparam \data_array~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N22
fiftyfivenm_lcell_comb \data_array~168 (
// Equation(s):
// \data_array~168_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~52_q ))) # (!\addr[0]~input_o  & (\data_array~20_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~20_q ),
	.datad(\data_array~52_q ),
	.cin(gnd),
	.combout(\data_array~168_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~168 .lut_mask = 16'hDC98;
defparam \data_array~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N4
fiftyfivenm_lcell_comb \data_array~169 (
// Equation(s):
// \data_array~169_combout  = (\addr[1]~input_o  & ((\data_array~168_combout  & ((\data_array~116_q ))) # (!\data_array~168_combout  & (\data_array~84_q )))) # (!\addr[1]~input_o  & (((\data_array~168_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~84_q ),
	.datac(\data_array~116_q ),
	.datad(\data_array~168_combout ),
	.cin(gnd),
	.combout(\data_array~169_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~169 .lut_mask = 16'hF588;
defparam \data_array~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N17
dffeas \out_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[20]~20_combout ),
	.asdata(\data_array~169_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[20]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[20] .is_wysiwyg = "true";
defparam \out_data[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N15
fiftyfivenm_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .listen_to_nsleep_signal = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~373feeder (
// Equation(s):
// \simple_ram|ram~373feeder_combout  = \data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~373feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N13
dffeas \simple_ram|ram~373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~373 .is_wysiwyg = "true";
defparam \simple_ram|ram~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N3
dffeas \simple_ram|ram~501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~501 .is_wysiwyg = "true";
defparam \simple_ram|ram~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N7
dffeas \simple_ram|ram~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~117 .is_wysiwyg = "true";
defparam \simple_ram|ram~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N17
dffeas \simple_ram|ram~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~245 .is_wysiwyg = "true";
defparam \simple_ram|ram~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1451 (
// Equation(s):
// \simple_ram|ram~1451_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~245_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~117_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~117_q ),
	.datad(\simple_ram|ram~245_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1451_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1451 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1452 (
// Equation(s):
// \simple_ram|ram~1452_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1451_combout  & ((\simple_ram|ram~501_q ))) # (!\simple_ram|ram~1451_combout  & (\simple_ram|ram~373_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1451_combout ))))

	.dataa(\simple_ram|ram~373_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~501_q ),
	.datad(\simple_ram|ram~1451_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1452_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1452 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N21
dffeas \simple_ram|ram~437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~437 .is_wysiwyg = "true";
defparam \simple_ram|ram~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N17
dffeas \simple_ram|ram~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~309 .is_wysiwyg = "true";
defparam \simple_ram|ram~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N23
dffeas \simple_ram|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~53 .is_wysiwyg = "true";
defparam \simple_ram|ram~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N23
dffeas \simple_ram|ram~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~181 .is_wysiwyg = "true";
defparam \simple_ram|ram~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1444 (
// Equation(s):
// \simple_ram|ram~1444_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~181_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~53_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~53_q ),
	.datad(\simple_ram|ram~181_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1444_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1444 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1445 (
// Equation(s):
// \simple_ram|ram~1445_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1444_combout  & (\simple_ram|ram~437_q )) # (!\simple_ram|ram~1444_combout  & ((\simple_ram|ram~309_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1444_combout ))))

	.dataa(\simple_ram|ram~437_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~309_q ),
	.datad(\simple_ram|ram~1444_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1445_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1445 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N7
dffeas \simple_ram|ram~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~213 .is_wysiwyg = "true";
defparam \simple_ram|ram~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N21
dffeas \simple_ram|ram~469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~469 .is_wysiwyg = "true";
defparam \simple_ram|ram~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N19
dffeas \simple_ram|ram~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~85 .is_wysiwyg = "true";
defparam \simple_ram|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
fiftyfivenm_lcell_comb \simple_ram|ram~341feeder (
// Equation(s):
// \simple_ram|ram~341feeder_combout  = \data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~341feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~341feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~341feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N3
dffeas \simple_ram|ram~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~341feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~341 .is_wysiwyg = "true";
defparam \simple_ram|ram~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1446 (
// Equation(s):
// \simple_ram|ram~1446_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~341_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~85_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~85_q ),
	.datad(\simple_ram|ram~341_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1446_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1446 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1447 (
// Equation(s):
// \simple_ram|ram~1447_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1446_combout  & ((\simple_ram|ram~469_q ))) # (!\simple_ram|ram~1446_combout  & (\simple_ram|ram~213_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1446_combout ))))

	.dataa(\simple_ram|ram~213_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~469_q ),
	.datad(\simple_ram|ram~1446_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1447_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1447 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~149feeder (
// Equation(s):
// \simple_ram|ram~149feeder_combout  = \data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~149feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~149feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~149feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \simple_ram|ram~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~149 .is_wysiwyg = "true";
defparam \simple_ram|ram~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y33_N21
dffeas \simple_ram|ram~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~405 .is_wysiwyg = "true";
defparam \simple_ram|ram~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \simple_ram|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~21 .is_wysiwyg = "true";
defparam \simple_ram|ram~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N19
dffeas \simple_ram|ram~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~277 .is_wysiwyg = "true";
defparam \simple_ram|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1448 (
// Equation(s):
// \simple_ram|ram~1448_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~277_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~21_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~21_q ),
	.datad(\simple_ram|ram~277_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1448_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1448 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1449 (
// Equation(s):
// \simple_ram|ram~1449_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1448_combout  & ((\simple_ram|ram~405_q ))) # (!\simple_ram|ram~1448_combout  & (\simple_ram|ram~149_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1448_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~149_q ),
	.datac(\simple_ram|ram~405_q ),
	.datad(\simple_ram|ram~1448_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1449_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1449 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1450 (
// Equation(s):
// \simple_ram|ram~1450_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1447_combout ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((!\addr[0]~input_o  & \simple_ram|ram~1449_combout ))))

	.dataa(\simple_ram|ram~1447_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~1449_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1450_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1450 .lut_mask = 16'hCBC8;
defparam \simple_ram|ram~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1453 (
// Equation(s):
// \simple_ram|ram~1453_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1450_combout  & (\simple_ram|ram~1452_combout )) # (!\simple_ram|ram~1450_combout  & ((\simple_ram|ram~1445_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1450_combout ))))

	.dataa(\simple_ram|ram~1452_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1445_combout ),
	.datad(\simple_ram|ram~1450_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1453_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1453 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \simple_ram|ram~533 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~533 .is_wysiwyg = "true";
defparam \simple_ram|ram~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~565feeder (
// Equation(s):
// \simple_ram|ram~565feeder_combout  = \data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~565feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~565feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~565feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \simple_ram|ram~565 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~565 .is_wysiwyg = "true";
defparam \simple_ram|ram~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1458 (
// Equation(s):
// \simple_ram|ram~1458_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~565_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~533_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~533_q ),
	.datad(\simple_ram|ram~565_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1458_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1458 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \simple_ram|ram~629 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~629 .is_wysiwyg = "true";
defparam \simple_ram|ram~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~597feeder (
// Equation(s):
// \simple_ram|ram~597feeder_combout  = \data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~597feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~597feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~597feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \simple_ram|ram~597 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~597 .is_wysiwyg = "true";
defparam \simple_ram|ram~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1459 (
// Equation(s):
// \simple_ram|ram~1459_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1458_combout  & (\simple_ram|ram~629_q )) # (!\simple_ram|ram~1458_combout  & ((\simple_ram|ram~597_q ))))) # (!\addr[1]~input_o  & (\simple_ram|ram~1458_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1458_combout ),
	.datac(\simple_ram|ram~629_q ),
	.datad(\simple_ram|ram~597_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1459_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1459 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N13
dffeas \simple_ram|ram~789 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~789 .is_wysiwyg = "true";
defparam \simple_ram|ram~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N7
dffeas \simple_ram|ram~821 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~821 .is_wysiwyg = "true";
defparam \simple_ram|ram~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1456 (
// Equation(s):
// \simple_ram|ram~1456_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~821_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~789_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~789_q ),
	.datad(\simple_ram|ram~821_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1456_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1456 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N31
dffeas \simple_ram|ram~885 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~885 .is_wysiwyg = "true";
defparam \simple_ram|ram~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y29_N31
dffeas \simple_ram|ram~853 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~853 .is_wysiwyg = "true";
defparam \simple_ram|ram~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1457 (
// Equation(s):
// \simple_ram|ram~1457_combout  = (\simple_ram|ram~1456_combout  & (((\simple_ram|ram~885_q )) # (!\addr[1]~input_o ))) # (!\simple_ram|ram~1456_combout  & (\addr[1]~input_o  & ((\simple_ram|ram~853_q ))))

	.dataa(\simple_ram|ram~1456_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~885_q ),
	.datad(\simple_ram|ram~853_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1457_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1457 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1460 (
// Equation(s):
// \simple_ram|ram~1460_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~1457_combout )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~1459_combout )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1459_combout ),
	.datad(\simple_ram|ram~1457_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1460_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1460 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N29
dffeas \simple_ram|ram~949 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~949 .is_wysiwyg = "true";
defparam \simple_ram|ram~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \simple_ram|ram~1013 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1013 .is_wysiwyg = "true";
defparam \simple_ram|ram~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N23
dffeas \simple_ram|ram~917 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~917 .is_wysiwyg = "true";
defparam \simple_ram|ram~917 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \simple_ram|ram~981 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~981 .is_wysiwyg = "true";
defparam \simple_ram|ram~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1461 (
// Equation(s):
// \simple_ram|ram~1461_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~981_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~917_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~917_q ),
	.datad(\simple_ram|ram~981_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1461_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1461 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1462 (
// Equation(s):
// \simple_ram|ram~1462_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1461_combout  & ((\simple_ram|ram~1013_q ))) # (!\simple_ram|ram~1461_combout  & (\simple_ram|ram~949_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1461_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~949_q ),
	.datac(\simple_ram|ram~1013_q ),
	.datad(\simple_ram|ram~1461_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1462_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1462 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~757feeder (
// Equation(s):
// \simple_ram|ram~757feeder_combout  = \data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[21]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~757feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N11
dffeas \simple_ram|ram~757 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~757 .is_wysiwyg = "true";
defparam \simple_ram|ram~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N9
dffeas \simple_ram|ram~693 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~693 .is_wysiwyg = "true";
defparam \simple_ram|ram~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N7
dffeas \simple_ram|ram~661 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~661 .is_wysiwyg = "true";
defparam \simple_ram|ram~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N23
dffeas \simple_ram|ram~725 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~725 .is_wysiwyg = "true";
defparam \simple_ram|ram~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1454 (
// Equation(s):
// \simple_ram|ram~1454_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~725_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~661_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~661_q ),
	.datad(\simple_ram|ram~725_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1454_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1454 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1455 (
// Equation(s):
// \simple_ram|ram~1455_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1454_combout  & (\simple_ram|ram~757_q )) # (!\simple_ram|ram~1454_combout  & ((\simple_ram|ram~693_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1454_combout ))))

	.dataa(\simple_ram|ram~757_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~693_q ),
	.datad(\simple_ram|ram~1454_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1455_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1455 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1463 (
// Equation(s):
// \simple_ram|ram~1463_combout  = (\simple_ram|ram~1460_combout  & (((\simple_ram|ram~1462_combout )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1460_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~1455_combout ))))

	.dataa(\simple_ram|ram~1460_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1462_combout ),
	.datad(\simple_ram|ram~1455_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1463_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1463 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N0
fiftyfivenm_lcell_comb \out_data[21]~21 (
// Equation(s):
// \out_data[21]~21_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1463_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1453_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1453_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1463_combout ),
	.cin(gnd),
	.combout(\out_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[21]~21 .lut_mask = 16'hEE44;
defparam \out_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N27
dffeas \data_array~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~21 .is_wysiwyg = "true";
defparam \data_array~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N0
fiftyfivenm_lcell_comb \data_array~85feeder (
// Equation(s):
// \data_array~85feeder_combout  = out_data[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~85feeder .lut_mask = 16'hF0F0;
defparam \data_array~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N1
dffeas \data_array~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~85 .is_wysiwyg = "true";
defparam \data_array~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N26
fiftyfivenm_lcell_comb \data_array~170 (
// Equation(s):
// \data_array~170_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~85_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~21_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~21_q ),
	.datad(\data_array~85_q ),
	.cin(gnd),
	.combout(\data_array~170_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~170 .lut_mask = 16'hBA98;
defparam \data_array~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N31
dffeas \data_array~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~117 .is_wysiwyg = "true";
defparam \data_array~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
fiftyfivenm_lcell_comb \data_array~53feeder (
// Equation(s):
// \data_array~53feeder_combout  = out_data[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~53feeder .lut_mask = 16'hF0F0;
defparam \data_array~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N1
dffeas \data_array~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~53 .is_wysiwyg = "true";
defparam \data_array~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
fiftyfivenm_lcell_comb \data_array~171 (
// Equation(s):
// \data_array~171_combout  = (\addr[0]~input_o  & ((\data_array~170_combout  & (\data_array~117_q )) # (!\data_array~170_combout  & ((\data_array~53_q ))))) # (!\addr[0]~input_o  & (\data_array~170_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~170_combout ),
	.datac(\data_array~117_q ),
	.datad(\data_array~53_q ),
	.cin(gnd),
	.combout(\data_array~171_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~171 .lut_mask = 16'hE6C4;
defparam \data_array~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y31_N1
dffeas \out_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[21]~21_combout ),
	.asdata(\data_array~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[21]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[21] .is_wysiwyg = "true";
defparam \out_data[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N8
fiftyfivenm_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .listen_to_nsleep_signal = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
fiftyfivenm_lcell_comb \simple_ram|ram~886feeder (
// Equation(s):
// \simple_ram|ram~886feeder_combout  = \data[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[22]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~886feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~886feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~886feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N23
dffeas \simple_ram|ram~886 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~886 .is_wysiwyg = "true";
defparam \simple_ram|ram~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \simple_ram|ram~822 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~822 .is_wysiwyg = "true";
defparam \simple_ram|ram~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \simple_ram|ram~790 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~790 .is_wysiwyg = "true";
defparam \simple_ram|ram~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y29_N17
dffeas \simple_ram|ram~854 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~854 .is_wysiwyg = "true";
defparam \simple_ram|ram~854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1474 (
// Equation(s):
// \simple_ram|ram~1474_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~854_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~790_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~790_q ),
	.datad(\simple_ram|ram~854_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1474_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1474 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1475 (
// Equation(s):
// \simple_ram|ram~1475_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1474_combout  & (\simple_ram|ram~886_q )) # (!\simple_ram|ram~1474_combout  & ((\simple_ram|ram~822_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1474_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~886_q ),
	.datac(\simple_ram|ram~822_q ),
	.datad(\simple_ram|ram~1474_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1475_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1475 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N3
dffeas \simple_ram|ram~982 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~982 .is_wysiwyg = "true";
defparam \simple_ram|ram~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N13
dffeas \simple_ram|ram~1014 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1014 .is_wysiwyg = "true";
defparam \simple_ram|ram~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N31
dffeas \simple_ram|ram~918 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~918 .is_wysiwyg = "true";
defparam \simple_ram|ram~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N21
dffeas \simple_ram|ram~950 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~950 .is_wysiwyg = "true";
defparam \simple_ram|ram~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1481 (
// Equation(s):
// \simple_ram|ram~1481_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~950_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~918_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~918_q ),
	.datad(\simple_ram|ram~950_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1481_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1481 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1482 (
// Equation(s):
// \simple_ram|ram~1482_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1481_combout  & ((\simple_ram|ram~1014_q ))) # (!\simple_ram|ram~1481_combout  & (\simple_ram|ram~982_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1481_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~982_q ),
	.datac(\simple_ram|ram~1014_q ),
	.datad(\simple_ram|ram~1481_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1482_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1482 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \simple_ram|ram~566 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~566 .is_wysiwyg = "true";
defparam \simple_ram|ram~566 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \simple_ram|ram~630 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~630 .is_wysiwyg = "true";
defparam \simple_ram|ram~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N9
dffeas \simple_ram|ram~534 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~534 .is_wysiwyg = "true";
defparam \simple_ram|ram~534 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \simple_ram|ram~598 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~598 .is_wysiwyg = "true";
defparam \simple_ram|ram~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1478 (
// Equation(s):
// \simple_ram|ram~1478_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~598_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~534_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~534_q ),
	.datad(\simple_ram|ram~598_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1478_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1478 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1479 (
// Equation(s):
// \simple_ram|ram~1479_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1478_combout  & ((\simple_ram|ram~630_q ))) # (!\simple_ram|ram~1478_combout  & (\simple_ram|ram~566_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1478_combout ))))

	.dataa(\simple_ram|ram~566_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~630_q ),
	.datad(\simple_ram|ram~1478_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1479_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1479 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N11
dffeas \simple_ram|ram~726 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~726 .is_wysiwyg = "true";
defparam \simple_ram|ram~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N21
dffeas \simple_ram|ram~758 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~758 .is_wysiwyg = "true";
defparam \simple_ram|ram~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N15
dffeas \simple_ram|ram~662 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~662 .is_wysiwyg = "true";
defparam \simple_ram|ram~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N29
dffeas \simple_ram|ram~694 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~694 .is_wysiwyg = "true";
defparam \simple_ram|ram~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1476 (
// Equation(s):
// \simple_ram|ram~1476_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~694_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~662_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~662_q ),
	.datad(\simple_ram|ram~694_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1476_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1476 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1477 (
// Equation(s):
// \simple_ram|ram~1477_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1476_combout  & ((\simple_ram|ram~758_q ))) # (!\simple_ram|ram~1476_combout  & (\simple_ram|ram~726_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1476_combout ))))

	.dataa(\simple_ram|ram~726_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~758_q ),
	.datad(\simple_ram|ram~1476_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1477_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1477 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1480 (
// Equation(s):
// \simple_ram|ram~1480_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1477_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~1479_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1479_combout ),
	.datad(\simple_ram|ram~1477_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1480_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1480 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1483 (
// Equation(s):
// \simple_ram|ram~1483_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1480_combout  & ((\simple_ram|ram~1482_combout ))) # (!\simple_ram|ram~1480_combout  & (\simple_ram|ram~1475_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1480_combout ))))

	.dataa(\simple_ram|ram~1475_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1482_combout ),
	.datad(\simple_ram|ram~1480_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1483_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1483 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N3
dffeas \simple_ram|ram~470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~470 .is_wysiwyg = "true";
defparam \simple_ram|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \simple_ram|ram~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~342 .is_wysiwyg = "true";
defparam \simple_ram|ram~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N13
dffeas \simple_ram|ram~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~86 .is_wysiwyg = "true";
defparam \simple_ram|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \simple_ram|ram~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~214 .is_wysiwyg = "true";
defparam \simple_ram|ram~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1464 (
// Equation(s):
// \simple_ram|ram~1464_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~214_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~86_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~86_q ),
	.datad(\simple_ram|ram~214_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1464_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1464 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1465 (
// Equation(s):
// \simple_ram|ram~1465_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1464_combout  & (\simple_ram|ram~470_q )) # (!\simple_ram|ram~1464_combout  & ((\simple_ram|ram~342_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1464_combout ))))

	.dataa(\simple_ram|ram~470_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~342_q ),
	.datad(\simple_ram|ram~1464_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1465_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1465 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y31_N15
dffeas \simple_ram|ram~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~118 .is_wysiwyg = "true";
defparam \simple_ram|ram~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N29
dffeas \simple_ram|ram~374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~374 .is_wysiwyg = "true";
defparam \simple_ram|ram~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1471 (
// Equation(s):
// \simple_ram|ram~1471_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~374_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~118_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~118_q ),
	.datad(\simple_ram|ram~374_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1471_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1471 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N19
dffeas \simple_ram|ram~502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~502 .is_wysiwyg = "true";
defparam \simple_ram|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y31_N29
dffeas \simple_ram|ram~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~246 .is_wysiwyg = "true";
defparam \simple_ram|ram~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1472 (
// Equation(s):
// \simple_ram|ram~1472_combout  = (\simple_ram|ram~1471_combout  & (((\simple_ram|ram~502_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1471_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~246_q ))))

	.dataa(\simple_ram|ram~1471_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~502_q ),
	.datad(\simple_ram|ram~246_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1472_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1472 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N11
dffeas \simple_ram|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~54 .is_wysiwyg = "true";
defparam \simple_ram|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N9
dffeas \simple_ram|ram~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~310 .is_wysiwyg = "true";
defparam \simple_ram|ram~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1466 (
// Equation(s):
// \simple_ram|ram~1466_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~310_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~54_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~54_q ),
	.datad(\simple_ram|ram~310_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1466_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1466 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N9
dffeas \simple_ram|ram~438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~438 .is_wysiwyg = "true";
defparam \simple_ram|ram~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N7
dffeas \simple_ram|ram~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~182 .is_wysiwyg = "true";
defparam \simple_ram|ram~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1467 (
// Equation(s):
// \simple_ram|ram~1467_combout  = (\simple_ram|ram~1466_combout  & (((\simple_ram|ram~438_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1466_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~182_q ))))

	.dataa(\simple_ram|ram~1466_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~438_q ),
	.datad(\simple_ram|ram~182_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1467_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1467 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
fiftyfivenm_lcell_comb \simple_ram|ram~278feeder (
// Equation(s):
// \simple_ram|ram~278feeder_combout  = \data[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[22]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~278feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N7
dffeas \simple_ram|ram~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~278 .is_wysiwyg = "true";
defparam \simple_ram|ram~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N5
dffeas \simple_ram|ram~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~406 .is_wysiwyg = "true";
defparam \simple_ram|ram~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \simple_ram|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~22 .is_wysiwyg = "true";
defparam \simple_ram|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N5
dffeas \simple_ram|ram~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~150 .is_wysiwyg = "true";
defparam \simple_ram|ram~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1468 (
// Equation(s):
// \simple_ram|ram~1468_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~150_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~22_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~22_q ),
	.datad(\simple_ram|ram~150_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1468_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1468 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1469 (
// Equation(s):
// \simple_ram|ram~1469_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1468_combout  & ((\simple_ram|ram~406_q ))) # (!\simple_ram|ram~1468_combout  & (\simple_ram|ram~278_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1468_combout ))))

	.dataa(\simple_ram|ram~278_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~406_q ),
	.datad(\simple_ram|ram~1468_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1469_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1469 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1470 (
// Equation(s):
// \simple_ram|ram~1470_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1467_combout ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((!\addr[1]~input_o  & \simple_ram|ram~1469_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1467_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\simple_ram|ram~1469_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1470_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1470 .lut_mask = 16'hADA8;
defparam \simple_ram|ram~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1473 (
// Equation(s):
// \simple_ram|ram~1473_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1470_combout  & ((\simple_ram|ram~1472_combout ))) # (!\simple_ram|ram~1470_combout  & (\simple_ram|ram~1465_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1470_combout ))))

	.dataa(\simple_ram|ram~1465_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1472_combout ),
	.datad(\simple_ram|ram~1470_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1473_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1473 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N8
fiftyfivenm_lcell_comb \out_data[22]~22 (
// Equation(s):
// \out_data[22]~22_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1483_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1473_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1483_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1473_combout ),
	.cin(gnd),
	.combout(\out_data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[22]~22 .lut_mask = 16'hDD88;
defparam \out_data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N16
fiftyfivenm_lcell_comb \data_array~86feeder (
// Equation(s):
// \data_array~86feeder_combout  = out_data[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~86feeder .lut_mask = 16'hF0F0;
defparam \data_array~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N17
dffeas \data_array~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~86 .is_wysiwyg = "true";
defparam \data_array~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N9
dffeas \data_array~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~118 .is_wysiwyg = "true";
defparam \data_array~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N31
dffeas \data_array~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~22 .is_wysiwyg = "true";
defparam \data_array~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N2
fiftyfivenm_lcell_comb \data_array~54feeder (
// Equation(s):
// \data_array~54feeder_combout  = out_data[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~54feeder .lut_mask = 16'hF0F0;
defparam \data_array~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N3
dffeas \data_array~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~54 .is_wysiwyg = "true";
defparam \data_array~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N30
fiftyfivenm_lcell_comb \data_array~172 (
// Equation(s):
// \data_array~172_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~54_q ))) # (!\addr[0]~input_o  & (\data_array~22_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~22_q ),
	.datad(\data_array~54_q ),
	.cin(gnd),
	.combout(\data_array~172_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~172 .lut_mask = 16'hDC98;
defparam \data_array~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N8
fiftyfivenm_lcell_comb \data_array~173 (
// Equation(s):
// \data_array~173_combout  = (\addr[1]~input_o  & ((\data_array~172_combout  & ((\data_array~118_q ))) # (!\data_array~172_combout  & (\data_array~86_q )))) # (!\addr[1]~input_o  & (((\data_array~172_combout ))))

	.dataa(\data_array~86_q ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~118_q ),
	.datad(\data_array~172_combout ),
	.cin(gnd),
	.combout(\data_array~173_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~173 .lut_mask = 16'hF388;
defparam \data_array~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N9
dffeas \out_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[22]~22_combout ),
	.asdata(\data_array~173_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[22]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[22] .is_wysiwyg = "true";
defparam \out_data[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N8
fiftyfivenm_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .listen_to_nsleep_signal = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y29_N27
dffeas \simple_ram|ram~439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~439 .is_wysiwyg = "true";
defparam \simple_ram|ram~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N11
dffeas \simple_ram|ram~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~311 .is_wysiwyg = "true";
defparam \simple_ram|ram~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N7
dffeas \simple_ram|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~55 .is_wysiwyg = "true";
defparam \simple_ram|ram~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N25
dffeas \simple_ram|ram~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~183 .is_wysiwyg = "true";
defparam \simple_ram|ram~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1484 (
// Equation(s):
// \simple_ram|ram~1484_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~183_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~55_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~55_q ),
	.datad(\simple_ram|ram~183_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1484_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1484 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1485 (
// Equation(s):
// \simple_ram|ram~1485_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1484_combout  & (\simple_ram|ram~439_q )) # (!\simple_ram|ram~1484_combout  & ((\simple_ram|ram~311_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1484_combout ))))

	.dataa(\simple_ram|ram~439_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~311_q ),
	.datad(\simple_ram|ram~1484_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1485_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1485 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N14
fiftyfivenm_lcell_comb \simple_ram|ram~151feeder (
// Equation(s):
// \simple_ram|ram~151feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~151feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N15
dffeas \simple_ram|ram~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~151 .is_wysiwyg = "true";
defparam \simple_ram|ram~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N1
dffeas \simple_ram|ram~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~407 .is_wysiwyg = "true";
defparam \simple_ram|ram~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N29
dffeas \simple_ram|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~23 .is_wysiwyg = "true";
defparam \simple_ram|ram~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N7
dffeas \simple_ram|ram~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~279 .is_wysiwyg = "true";
defparam \simple_ram|ram~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1488 (
// Equation(s):
// \simple_ram|ram~1488_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~279_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~23_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~23_q ),
	.datad(\simple_ram|ram~279_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1488_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1488 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1489 (
// Equation(s):
// \simple_ram|ram~1489_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1488_combout  & ((\simple_ram|ram~407_q ))) # (!\simple_ram|ram~1488_combout  & (\simple_ram|ram~151_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1488_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~151_q ),
	.datac(\simple_ram|ram~407_q ),
	.datad(\simple_ram|ram~1488_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1489_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1489 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y35_N11
dffeas \simple_ram|ram~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~87 .is_wysiwyg = "true";
defparam \simple_ram|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
fiftyfivenm_lcell_comb \simple_ram|ram~343feeder (
// Equation(s):
// \simple_ram|ram~343feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~343feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N11
dffeas \simple_ram|ram~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~343 .is_wysiwyg = "true";
defparam \simple_ram|ram~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1486 (
// Equation(s):
// \simple_ram|ram~1486_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~343_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~87_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~87_q ),
	.datad(\simple_ram|ram~343_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1486_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1486 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y35_N25
dffeas \simple_ram|ram~471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~471 .is_wysiwyg = "true";
defparam \simple_ram|ram~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
fiftyfivenm_lcell_comb \simple_ram|ram~215feeder (
// Equation(s):
// \simple_ram|ram~215feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~215feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \simple_ram|ram~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~215 .is_wysiwyg = "true";
defparam \simple_ram|ram~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1487 (
// Equation(s):
// \simple_ram|ram~1487_combout  = (\simple_ram|ram~1486_combout  & (((\simple_ram|ram~471_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1486_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~215_q ))))

	.dataa(\simple_ram|ram~1486_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~471_q ),
	.datad(\simple_ram|ram~215_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1487_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1487 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1490 (
// Equation(s):
// \simple_ram|ram~1490_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~1487_combout ))) # (!\addr[1]~input_o  & (\simple_ram|ram~1489_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1489_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\simple_ram|ram~1487_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1490_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1490 .lut_mask = 16'hF4A4;
defparam \simple_ram|ram~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~375feeder (
// Equation(s):
// \simple_ram|ram~375feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~375feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N9
dffeas \simple_ram|ram~375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~375 .is_wysiwyg = "true";
defparam \simple_ram|ram~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N31
dffeas \simple_ram|ram~503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~503 .is_wysiwyg = "true";
defparam \simple_ram|ram~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y30_N3
dffeas \simple_ram|ram~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~119 .is_wysiwyg = "true";
defparam \simple_ram|ram~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~247feeder (
// Equation(s):
// \simple_ram|ram~247feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~247feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N13
dffeas \simple_ram|ram~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~247 .is_wysiwyg = "true";
defparam \simple_ram|ram~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1491 (
// Equation(s):
// \simple_ram|ram~1491_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~247_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~119_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~119_q ),
	.datad(\simple_ram|ram~247_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1491_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1491 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1492 (
// Equation(s):
// \simple_ram|ram~1492_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1491_combout  & ((\simple_ram|ram~503_q ))) # (!\simple_ram|ram~1491_combout  & (\simple_ram|ram~375_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1491_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~375_q ),
	.datac(\simple_ram|ram~503_q ),
	.datad(\simple_ram|ram~1491_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1492_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1492 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1493 (
// Equation(s):
// \simple_ram|ram~1493_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1490_combout  & ((\simple_ram|ram~1492_combout ))) # (!\simple_ram|ram~1490_combout  & (\simple_ram|ram~1485_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1490_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1485_combout ),
	.datac(\simple_ram|ram~1490_combout ),
	.datad(\simple_ram|ram~1492_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1493_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1493 .lut_mask = 16'hF858;
defparam \simple_ram|ram~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y34_N11
dffeas \simple_ram|ram~919 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~919 .is_wysiwyg = "true";
defparam \simple_ram|ram~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \simple_ram|ram~983 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~983 .is_wysiwyg = "true";
defparam \simple_ram|ram~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1501 (
// Equation(s):
// \simple_ram|ram~1501_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~983_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~919_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~919_q ),
	.datad(\simple_ram|ram~983_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1501_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1501 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \simple_ram|ram~1015 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1015 .is_wysiwyg = "true";
defparam \simple_ram|ram~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y34_N5
dffeas \simple_ram|ram~951 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~951 .is_wysiwyg = "true";
defparam \simple_ram|ram~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1502 (
// Equation(s):
// \simple_ram|ram~1502_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1501_combout  & (\simple_ram|ram~1015_q )) # (!\simple_ram|ram~1501_combout  & ((\simple_ram|ram~951_q ))))) # (!\addr[0]~input_o  & (\simple_ram|ram~1501_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1501_combout ),
	.datac(\simple_ram|ram~1015_q ),
	.datad(\simple_ram|ram~951_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1502_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1502 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~759feeder (
// Equation(s):
// \simple_ram|ram~759feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~759feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N15
dffeas \simple_ram|ram~759 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~759 .is_wysiwyg = "true";
defparam \simple_ram|ram~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N5
dffeas \simple_ram|ram~695 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~695 .is_wysiwyg = "true";
defparam \simple_ram|ram~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N3
dffeas \simple_ram|ram~663 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~663 .is_wysiwyg = "true";
defparam \simple_ram|ram~663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~727feeder (
// Equation(s):
// \simple_ram|ram~727feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~727feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N15
dffeas \simple_ram|ram~727 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~727 .is_wysiwyg = "true";
defparam \simple_ram|ram~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1494 (
// Equation(s):
// \simple_ram|ram~1494_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~727_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~663_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~663_q ),
	.datad(\simple_ram|ram~727_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1494_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1494 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1495 (
// Equation(s):
// \simple_ram|ram~1495_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1494_combout  & (\simple_ram|ram~759_q )) # (!\simple_ram|ram~1494_combout  & ((\simple_ram|ram~695_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1494_combout ))))

	.dataa(\simple_ram|ram~759_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~695_q ),
	.datad(\simple_ram|ram~1494_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1495_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1495 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y29_N15
dffeas \simple_ram|ram~855 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~855 .is_wysiwyg = "true";
defparam \simple_ram|ram~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N27
dffeas \simple_ram|ram~887 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~887 .is_wysiwyg = "true";
defparam \simple_ram|ram~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N21
dffeas \simple_ram|ram~791 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~791 .is_wysiwyg = "true";
defparam \simple_ram|ram~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~823feeder (
// Equation(s):
// \simple_ram|ram~823feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~823feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N5
dffeas \simple_ram|ram~823 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~823 .is_wysiwyg = "true";
defparam \simple_ram|ram~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1496 (
// Equation(s):
// \simple_ram|ram~1496_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~823_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~791_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~791_q ),
	.datad(\simple_ram|ram~823_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1496_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1496 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1497 (
// Equation(s):
// \simple_ram|ram~1497_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1496_combout  & ((\simple_ram|ram~887_q ))) # (!\simple_ram|ram~1496_combout  & (\simple_ram|ram~855_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1496_combout ))))

	.dataa(\simple_ram|ram~855_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~887_q ),
	.datad(\simple_ram|ram~1496_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1497_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1497 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \simple_ram|ram~599 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~599 .is_wysiwyg = "true";
defparam \simple_ram|ram~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \simple_ram|ram~631 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~631 .is_wysiwyg = "true";
defparam \simple_ram|ram~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \simple_ram|ram~535 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~535 .is_wysiwyg = "true";
defparam \simple_ram|ram~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~567feeder (
// Equation(s):
// \simple_ram|ram~567feeder_combout  = \data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[23]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~567feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~567feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~567feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \simple_ram|ram~567 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~567 .is_wysiwyg = "true";
defparam \simple_ram|ram~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1498 (
// Equation(s):
// \simple_ram|ram~1498_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~567_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~535_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~535_q ),
	.datad(\simple_ram|ram~567_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1498_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1498 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1499 (
// Equation(s):
// \simple_ram|ram~1499_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1498_combout  & ((\simple_ram|ram~631_q ))) # (!\simple_ram|ram~1498_combout  & (\simple_ram|ram~599_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1498_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~599_q ),
	.datac(\simple_ram|ram~631_q ),
	.datad(\simple_ram|ram~1498_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1499_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1499 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1500 (
// Equation(s):
// \simple_ram|ram~1500_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~1497_combout )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & ((\simple_ram|ram~1499_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1497_combout ),
	.datad(\simple_ram|ram~1499_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1500_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1500 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1503 (
// Equation(s):
// \simple_ram|ram~1503_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1500_combout  & (\simple_ram|ram~1502_combout )) # (!\simple_ram|ram~1500_combout  & ((\simple_ram|ram~1495_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1500_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1502_combout ),
	.datac(\simple_ram|ram~1495_combout ),
	.datad(\simple_ram|ram~1500_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1503_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1503 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N14
fiftyfivenm_lcell_comb \out_data[23]~23 (
// Equation(s):
// \out_data[23]~23_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1503_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1493_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1493_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1503_combout ),
	.cin(gnd),
	.combout(\out_data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[23]~23 .lut_mask = 16'hEE44;
defparam \out_data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N4
fiftyfivenm_lcell_comb \data_array~87feeder (
// Equation(s):
// \data_array~87feeder_combout  = out_data[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~87feeder .lut_mask = 16'hF0F0;
defparam \data_array~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N5
dffeas \data_array~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~87 .is_wysiwyg = "true";
defparam \data_array~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N11
dffeas \data_array~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~23 .is_wysiwyg = "true";
defparam \data_array~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N10
fiftyfivenm_lcell_comb \data_array~174 (
// Equation(s):
// \data_array~174_combout  = (\addr[1]~input_o  & ((\data_array~87_q ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((\data_array~23_q  & !\addr[0]~input_o ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~87_q ),
	.datac(\data_array~23_q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_array~174_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~174 .lut_mask = 16'hAAD8;
defparam \data_array~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N1
dffeas \data_array~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~119 .is_wysiwyg = "true";
defparam \data_array~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N10
fiftyfivenm_lcell_comb \data_array~55feeder (
// Equation(s):
// \data_array~55feeder_combout  = out_data[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~55feeder .lut_mask = 16'hF0F0;
defparam \data_array~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N11
dffeas \data_array~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~55 .is_wysiwyg = "true";
defparam \data_array~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N0
fiftyfivenm_lcell_comb \data_array~175 (
// Equation(s):
// \data_array~175_combout  = (\data_array~174_combout  & (((\data_array~119_q )) # (!\addr[0]~input_o ))) # (!\data_array~174_combout  & (\addr[0]~input_o  & ((\data_array~55_q ))))

	.dataa(\data_array~174_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~119_q ),
	.datad(\data_array~55_q ),
	.cin(gnd),
	.combout(\data_array~175_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~175 .lut_mask = 16'hE6A2;
defparam \data_array~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N15
dffeas \out_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[23]~23_combout ),
	.asdata(\data_array~175_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[23]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[23] .is_wysiwyg = "true";
defparam \out_data[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N1
fiftyfivenm_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .listen_to_nsleep_signal = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y34_N7
dffeas \simple_ram|ram~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~88 .is_wysiwyg = "true";
defparam \simple_ram|ram~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \simple_ram|ram~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~216 .is_wysiwyg = "true";
defparam \simple_ram|ram~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1504 (
// Equation(s):
// \simple_ram|ram~1504_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~216_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~88_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~88_q ),
	.datad(\simple_ram|ram~216_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1504_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1504 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N27
dffeas \simple_ram|ram~344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~344 .is_wysiwyg = "true";
defparam \simple_ram|ram~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N2
fiftyfivenm_lcell_comb \simple_ram|ram~472feeder (
// Equation(s):
// \simple_ram|ram~472feeder_combout  = \data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[24]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~472feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N3
dffeas \simple_ram|ram~472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~472 .is_wysiwyg = "true";
defparam \simple_ram|ram~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1505 (
// Equation(s):
// \simple_ram|ram~1505_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1504_combout  & ((\simple_ram|ram~472_q ))) # (!\simple_ram|ram~1504_combout  & (\simple_ram|ram~344_q )))) # (!\addr[3]~input_o  & (\simple_ram|ram~1504_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~1504_combout ),
	.datac(\simple_ram|ram~344_q ),
	.datad(\simple_ram|ram~472_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1505_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1505 .lut_mask = 16'hEC64;
defparam \simple_ram|ram~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N9
dffeas \simple_ram|ram~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~120 .is_wysiwyg = "true";
defparam \simple_ram|ram~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y31_N13
dffeas \simple_ram|ram~376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~376 .is_wysiwyg = "true";
defparam \simple_ram|ram~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1511 (
// Equation(s):
// \simple_ram|ram~1511_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~376_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~120_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~120_q ),
	.datad(\simple_ram|ram~376_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1511_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1511 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N19
dffeas \simple_ram|ram~504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~504 .is_wysiwyg = "true";
defparam \simple_ram|ram~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N29
dffeas \simple_ram|ram~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~248 .is_wysiwyg = "true";
defparam \simple_ram|ram~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1512 (
// Equation(s):
// \simple_ram|ram~1512_combout  = (\simple_ram|ram~1511_combout  & (((\simple_ram|ram~504_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1511_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~248_q ))))

	.dataa(\simple_ram|ram~1511_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~504_q ),
	.datad(\simple_ram|ram~248_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1512_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1512 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~184feeder (
// Equation(s):
// \simple_ram|ram~184feeder_combout  = \data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[24]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~184feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N15
dffeas \simple_ram|ram~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~184 .is_wysiwyg = "true";
defparam \simple_ram|ram~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N15
dffeas \simple_ram|ram~440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~440 .is_wysiwyg = "true";
defparam \simple_ram|ram~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N1
dffeas \simple_ram|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~56 .is_wysiwyg = "true";
defparam \simple_ram|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N20
fiftyfivenm_lcell_comb \simple_ram|ram~312feeder (
// Equation(s):
// \simple_ram|ram~312feeder_combout  = \data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[24]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~312feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N21
dffeas \simple_ram|ram~312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~312 .is_wysiwyg = "true";
defparam \simple_ram|ram~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1506 (
// Equation(s):
// \simple_ram|ram~1506_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~312_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~56_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~56_q ),
	.datad(\simple_ram|ram~312_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1506_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1506 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1507 (
// Equation(s):
// \simple_ram|ram~1507_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1506_combout  & ((\simple_ram|ram~440_q ))) # (!\simple_ram|ram~1506_combout  & (\simple_ram|ram~184_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1506_combout ))))

	.dataa(\simple_ram|ram~184_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~440_q ),
	.datad(\simple_ram|ram~1506_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1507_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1507 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
fiftyfivenm_lcell_comb \simple_ram|ram~280feeder (
// Equation(s):
// \simple_ram|ram~280feeder_combout  = \data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[24]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~280feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \simple_ram|ram~280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~280 .is_wysiwyg = "true";
defparam \simple_ram|ram~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N11
dffeas \simple_ram|ram~408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~408 .is_wysiwyg = "true";
defparam \simple_ram|ram~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N27
dffeas \simple_ram|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~24 .is_wysiwyg = "true";
defparam \simple_ram|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \simple_ram|ram~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~152 .is_wysiwyg = "true";
defparam \simple_ram|ram~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1508 (
// Equation(s):
// \simple_ram|ram~1508_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~152_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~24_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~24_q ),
	.datad(\simple_ram|ram~152_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1508_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1508 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1509 (
// Equation(s):
// \simple_ram|ram~1509_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1508_combout  & ((\simple_ram|ram~408_q ))) # (!\simple_ram|ram~1508_combout  & (\simple_ram|ram~280_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1508_combout ))))

	.dataa(\simple_ram|ram~280_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~408_q ),
	.datad(\simple_ram|ram~1508_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1509_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1509 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1510 (
// Equation(s):
// \simple_ram|ram~1510_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1507_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1509_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1507_combout ),
	.datad(\simple_ram|ram~1509_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1510_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1510 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1513 (
// Equation(s):
// \simple_ram|ram~1513_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1510_combout  & ((\simple_ram|ram~1512_combout ))) # (!\simple_ram|ram~1510_combout  & (\simple_ram|ram~1505_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1510_combout ))))

	.dataa(\simple_ram|ram~1505_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1512_combout ),
	.datad(\simple_ram|ram~1510_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1513_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1513 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~888feeder (
// Equation(s):
// \simple_ram|ram~888feeder_combout  = \data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[24]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~888feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~888feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~888feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N9
dffeas \simple_ram|ram~888 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~888 .is_wysiwyg = "true";
defparam \simple_ram|ram~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \simple_ram|ram~824 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~824 .is_wysiwyg = "true";
defparam \simple_ram|ram~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y29_N27
dffeas \simple_ram|ram~792 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~792 .is_wysiwyg = "true";
defparam \simple_ram|ram~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y29_N29
dffeas \simple_ram|ram~856 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~856 .is_wysiwyg = "true";
defparam \simple_ram|ram~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1514 (
// Equation(s):
// \simple_ram|ram~1514_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~856_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~792_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~792_q ),
	.datad(\simple_ram|ram~856_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1514_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1514 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1515 (
// Equation(s):
// \simple_ram|ram~1515_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1514_combout  & (\simple_ram|ram~888_q )) # (!\simple_ram|ram~1514_combout  & ((\simple_ram|ram~824_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1514_combout ))))

	.dataa(\simple_ram|ram~888_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~824_q ),
	.datad(\simple_ram|ram~1514_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1515_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1515 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \simple_ram|ram~984 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~984 .is_wysiwyg = "true";
defparam \simple_ram|ram~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \simple_ram|ram~1016 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1016 .is_wysiwyg = "true";
defparam \simple_ram|ram~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \simple_ram|ram~920 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~920 .is_wysiwyg = "true";
defparam \simple_ram|ram~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \simple_ram|ram~952 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~952 .is_wysiwyg = "true";
defparam \simple_ram|ram~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1521 (
// Equation(s):
// \simple_ram|ram~1521_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~952_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~920_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~920_q ),
	.datad(\simple_ram|ram~952_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1521_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1521 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1522 (
// Equation(s):
// \simple_ram|ram~1522_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1521_combout  & ((\simple_ram|ram~1016_q ))) # (!\simple_ram|ram~1521_combout  & (\simple_ram|ram~984_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1521_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~984_q ),
	.datac(\simple_ram|ram~1016_q ),
	.datad(\simple_ram|ram~1521_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1522_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1522 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N13
dffeas \simple_ram|ram~728 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~728 .is_wysiwyg = "true";
defparam \simple_ram|ram~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N23
dffeas \simple_ram|ram~760 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~760 .is_wysiwyg = "true";
defparam \simple_ram|ram~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N27
dffeas \simple_ram|ram~664 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~664 .is_wysiwyg = "true";
defparam \simple_ram|ram~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N25
dffeas \simple_ram|ram~696 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~696 .is_wysiwyg = "true";
defparam \simple_ram|ram~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1516 (
// Equation(s):
// \simple_ram|ram~1516_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\simple_ram|ram~696_q ))) # (!\addr[0]~input_o  & (\simple_ram|ram~664_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~664_q ),
	.datad(\simple_ram|ram~696_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1516_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1516 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1517 (
// Equation(s):
// \simple_ram|ram~1517_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1516_combout  & ((\simple_ram|ram~760_q ))) # (!\simple_ram|ram~1516_combout  & (\simple_ram|ram~728_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1516_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~728_q ),
	.datac(\simple_ram|ram~760_q ),
	.datad(\simple_ram|ram~1516_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1517_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1517 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N13
dffeas \simple_ram|ram~568 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~568 .is_wysiwyg = "true";
defparam \simple_ram|ram~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \simple_ram|ram~632 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~632 .is_wysiwyg = "true";
defparam \simple_ram|ram~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N23
dffeas \simple_ram|ram~536 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~536 .is_wysiwyg = "true";
defparam \simple_ram|ram~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
fiftyfivenm_lcell_comb \simple_ram|ram~600feeder (
// Equation(s):
// \simple_ram|ram~600feeder_combout  = \data[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[24]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~600feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~600feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~600feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \simple_ram|ram~600 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~600 .is_wysiwyg = "true";
defparam \simple_ram|ram~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1518 (
// Equation(s):
// \simple_ram|ram~1518_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~600_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~536_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~536_q ),
	.datad(\simple_ram|ram~600_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1518_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1518 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1519 (
// Equation(s):
// \simple_ram|ram~1519_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1518_combout  & ((\simple_ram|ram~632_q ))) # (!\simple_ram|ram~1518_combout  & (\simple_ram|ram~568_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1518_combout ))))

	.dataa(\simple_ram|ram~568_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~632_q ),
	.datad(\simple_ram|ram~1518_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1519_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1519 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1520 (
// Equation(s):
// \simple_ram|ram~1520_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1517_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & ((\simple_ram|ram~1519_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1517_combout ),
	.datad(\simple_ram|ram~1519_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1520_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1520 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1523 (
// Equation(s):
// \simple_ram|ram~1523_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1520_combout  & ((\simple_ram|ram~1522_combout ))) # (!\simple_ram|ram~1520_combout  & (\simple_ram|ram~1515_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1520_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~1515_combout ),
	.datac(\simple_ram|ram~1522_combout ),
	.datad(\simple_ram|ram~1520_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1523_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1523 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
fiftyfivenm_lcell_comb \out_data[24]~24 (
// Equation(s):
// \out_data[24]~24_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1523_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1513_combout ))

	.dataa(\simple_ram|ram~1513_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1523_combout ),
	.cin(gnd),
	.combout(\out_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[24]~24 .lut_mask = 16'hEE22;
defparam \out_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N20
fiftyfivenm_lcell_comb \data_array~88feeder (
// Equation(s):
// \data_array~88feeder_combout  = out_data[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~88feeder .lut_mask = 16'hF0F0;
defparam \data_array~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N21
dffeas \data_array~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~88 .is_wysiwyg = "true";
defparam \data_array~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N21
dffeas \data_array~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~120 .is_wysiwyg = "true";
defparam \data_array~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N19
dffeas \data_array~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~24 .is_wysiwyg = "true";
defparam \data_array~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N6
fiftyfivenm_lcell_comb \data_array~56feeder (
// Equation(s):
// \data_array~56feeder_combout  = out_data[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~56feeder .lut_mask = 16'hF0F0;
defparam \data_array~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N7
dffeas \data_array~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~56 .is_wysiwyg = "true";
defparam \data_array~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N18
fiftyfivenm_lcell_comb \data_array~176 (
// Equation(s):
// \data_array~176_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~56_q ))) # (!\addr[0]~input_o  & (\data_array~24_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~24_q ),
	.datad(\data_array~56_q ),
	.cin(gnd),
	.combout(\data_array~176_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~176 .lut_mask = 16'hDC98;
defparam \data_array~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N20
fiftyfivenm_lcell_comb \data_array~177 (
// Equation(s):
// \data_array~177_combout  = (\addr[1]~input_o  & ((\data_array~176_combout  & ((\data_array~120_q ))) # (!\data_array~176_combout  & (\data_array~88_q )))) # (!\addr[1]~input_o  & (((\data_array~176_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~88_q ),
	.datac(\data_array~120_q ),
	.datad(\data_array~176_combout ),
	.cin(gnd),
	.combout(\data_array~177_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~177 .lut_mask = 16'hF588;
defparam \data_array~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N9
dffeas \out_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[24]~24_combout ),
	.asdata(\data_array~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[24]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[24] .is_wysiwyg = "true";
defparam \out_data[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N15
fiftyfivenm_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .listen_to_nsleep_signal = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y30_N21
dffeas \simple_ram|ram~377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~377 .is_wysiwyg = "true";
defparam \simple_ram|ram~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N15
dffeas \simple_ram|ram~505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~505 .is_wysiwyg = "true";
defparam \simple_ram|ram~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N7
dffeas \simple_ram|ram~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~121 .is_wysiwyg = "true";
defparam \simple_ram|ram~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N25
dffeas \simple_ram|ram~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~249 .is_wysiwyg = "true";
defparam \simple_ram|ram~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1531 (
// Equation(s):
// \simple_ram|ram~1531_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~249_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~121_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~121_q ),
	.datad(\simple_ram|ram~249_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1531_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1531 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1532 (
// Equation(s):
// \simple_ram|ram~1532_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1531_combout  & ((\simple_ram|ram~505_q ))) # (!\simple_ram|ram~1531_combout  & (\simple_ram|ram~377_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1531_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~377_q ),
	.datac(\simple_ram|ram~505_q ),
	.datad(\simple_ram|ram~1531_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1532_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1532 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~441feeder (
// Equation(s):
// \simple_ram|ram~441feeder_combout  = \data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[25]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~441feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N3
dffeas \simple_ram|ram~441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~441 .is_wysiwyg = "true";
defparam \simple_ram|ram~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N31
dffeas \simple_ram|ram~313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~313 .is_wysiwyg = "true";
defparam \simple_ram|ram~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N5
dffeas \simple_ram|ram~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~185 .is_wysiwyg = "true";
defparam \simple_ram|ram~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N29
dffeas \simple_ram|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~57 .is_wysiwyg = "true";
defparam \simple_ram|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1524 (
// Equation(s):
// \simple_ram|ram~1524_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\simple_ram|ram~185_q )) # (!\addr[2]~input_o  & ((\simple_ram|ram~57_q )))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~185_q ),
	.datac(\simple_ram|ram~57_q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1524_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1524 .lut_mask = 16'hEE50;
defparam \simple_ram|ram~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1525 (
// Equation(s):
// \simple_ram|ram~1525_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1524_combout  & (\simple_ram|ram~441_q )) # (!\simple_ram|ram~1524_combout  & ((\simple_ram|ram~313_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1524_combout ))))

	.dataa(\simple_ram|ram~441_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~313_q ),
	.datad(\simple_ram|ram~1524_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1525_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1525 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \simple_ram|ram~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~153 .is_wysiwyg = "true";
defparam \simple_ram|ram~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \simple_ram|ram~409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~409 .is_wysiwyg = "true";
defparam \simple_ram|ram~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \simple_ram|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~25 .is_wysiwyg = "true";
defparam \simple_ram|ram~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N1
dffeas \simple_ram|ram~281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~281 .is_wysiwyg = "true";
defparam \simple_ram|ram~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1528 (
// Equation(s):
// \simple_ram|ram~1528_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~281_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~25_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~25_q ),
	.datad(\simple_ram|ram~281_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1528_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1528 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1529 (
// Equation(s):
// \simple_ram|ram~1529_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1528_combout  & ((\simple_ram|ram~409_q ))) # (!\simple_ram|ram~1528_combout  & (\simple_ram|ram~153_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1528_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~153_q ),
	.datac(\simple_ram|ram~409_q ),
	.datad(\simple_ram|ram~1528_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1529_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1529 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \simple_ram|ram~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~217 .is_wysiwyg = "true";
defparam \simple_ram|ram~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N23
dffeas \simple_ram|ram~473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~473 .is_wysiwyg = "true";
defparam \simple_ram|ram~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N21
dffeas \simple_ram|ram~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~89 .is_wysiwyg = "true";
defparam \simple_ram|ram~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \simple_ram|ram~345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~345 .is_wysiwyg = "true";
defparam \simple_ram|ram~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1526 (
// Equation(s):
// \simple_ram|ram~1526_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~345_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~89_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~89_q ),
	.datad(\simple_ram|ram~345_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1526_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1526 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1527 (
// Equation(s):
// \simple_ram|ram~1527_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1526_combout  & ((\simple_ram|ram~473_q ))) # (!\simple_ram|ram~1526_combout  & (\simple_ram|ram~217_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1526_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~217_q ),
	.datac(\simple_ram|ram~473_q ),
	.datad(\simple_ram|ram~1526_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1527_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1527 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1530 (
// Equation(s):
// \simple_ram|ram~1530_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~1527_combout ))) # (!\addr[1]~input_o  & (\simple_ram|ram~1529_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1529_combout ),
	.datad(\simple_ram|ram~1527_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1530_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1530 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1533 (
// Equation(s):
// \simple_ram|ram~1533_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1530_combout  & (\simple_ram|ram~1532_combout )) # (!\simple_ram|ram~1530_combout  & ((\simple_ram|ram~1525_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1530_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1532_combout ),
	.datac(\simple_ram|ram~1525_combout ),
	.datad(\simple_ram|ram~1530_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1533_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1533 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \simple_ram|ram~953 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~953 .is_wysiwyg = "true";
defparam \simple_ram|ram~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \simple_ram|ram~1017 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1017 .is_wysiwyg = "true";
defparam \simple_ram|ram~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \simple_ram|ram~921 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~921 .is_wysiwyg = "true";
defparam \simple_ram|ram~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \simple_ram|ram~985 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~985 .is_wysiwyg = "true";
defparam \simple_ram|ram~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1541 (
// Equation(s):
// \simple_ram|ram~1541_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~985_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~921_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~921_q ),
	.datad(\simple_ram|ram~985_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1541_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1541 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1542 (
// Equation(s):
// \simple_ram|ram~1542_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1541_combout  & ((\simple_ram|ram~1017_q ))) # (!\simple_ram|ram~1541_combout  & (\simple_ram|ram~953_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1541_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~953_q ),
	.datac(\simple_ram|ram~1017_q ),
	.datad(\simple_ram|ram~1541_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1542_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1542 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~857feeder (
// Equation(s):
// \simple_ram|ram~857feeder_combout  = \data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[25]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~857feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~857feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~857feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y29_N9
dffeas \simple_ram|ram~857 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~857 .is_wysiwyg = "true";
defparam \simple_ram|ram~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \simple_ram|ram~889 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~889 .is_wysiwyg = "true";
defparam \simple_ram|ram~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \simple_ram|ram~793 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~793 .is_wysiwyg = "true";
defparam \simple_ram|ram~793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~825feeder (
// Equation(s):
// \simple_ram|ram~825feeder_combout  = \data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[25]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~825feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~825feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~825feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \simple_ram|ram~825 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~825 .is_wysiwyg = "true";
defparam \simple_ram|ram~825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1536 (
// Equation(s):
// \simple_ram|ram~1536_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~825_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~793_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~793_q ),
	.datad(\simple_ram|ram~825_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1536_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1536 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1537 (
// Equation(s):
// \simple_ram|ram~1537_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1536_combout  & ((\simple_ram|ram~889_q ))) # (!\simple_ram|ram~1536_combout  & (\simple_ram|ram~857_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1536_combout ))))

	.dataa(\simple_ram|ram~857_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~889_q ),
	.datad(\simple_ram|ram~1536_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1537_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1537 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \simple_ram|ram~601 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~601 .is_wysiwyg = "true";
defparam \simple_ram|ram~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \simple_ram|ram~633 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~633 .is_wysiwyg = "true";
defparam \simple_ram|ram~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \simple_ram|ram~537 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~537 .is_wysiwyg = "true";
defparam \simple_ram|ram~537 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \simple_ram|ram~569 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~569 .is_wysiwyg = "true";
defparam \simple_ram|ram~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1538 (
// Equation(s):
// \simple_ram|ram~1538_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~569_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~537_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~537_q ),
	.datad(\simple_ram|ram~569_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1538_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1538 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1539 (
// Equation(s):
// \simple_ram|ram~1539_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1538_combout  & ((\simple_ram|ram~633_q ))) # (!\simple_ram|ram~1538_combout  & (\simple_ram|ram~601_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1538_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~601_q ),
	.datac(\simple_ram|ram~633_q ),
	.datad(\simple_ram|ram~1538_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1539_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1539 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1540 (
// Equation(s):
// \simple_ram|ram~1540_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\simple_ram|ram~1537_combout )) # (!\addr[3]~input_o  & ((\simple_ram|ram~1539_combout )))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1537_combout ),
	.datad(\simple_ram|ram~1539_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1540_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1540 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~761feeder (
// Equation(s):
// \simple_ram|ram~761feeder_combout  = \data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[25]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~761feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~761feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~761feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N31
dffeas \simple_ram|ram~761 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~761 .is_wysiwyg = "true";
defparam \simple_ram|ram~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N21
dffeas \simple_ram|ram~697 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~697 .is_wysiwyg = "true";
defparam \simple_ram|ram~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N19
dffeas \simple_ram|ram~665 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~665 .is_wysiwyg = "true";
defparam \simple_ram|ram~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
fiftyfivenm_lcell_comb \simple_ram|ram~729feeder (
// Equation(s):
// \simple_ram|ram~729feeder_combout  = \data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[25]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~729feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~729feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~729feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N1
dffeas \simple_ram|ram~729 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~729 .is_wysiwyg = "true";
defparam \simple_ram|ram~729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1534 (
// Equation(s):
// \simple_ram|ram~1534_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~729_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~665_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~665_q ),
	.datad(\simple_ram|ram~729_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1534_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1534 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1535 (
// Equation(s):
// \simple_ram|ram~1535_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1534_combout  & (\simple_ram|ram~761_q )) # (!\simple_ram|ram~1534_combout  & ((\simple_ram|ram~697_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1534_combout ))))

	.dataa(\simple_ram|ram~761_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~697_q ),
	.datad(\simple_ram|ram~1534_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1535_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1535 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1543 (
// Equation(s):
// \simple_ram|ram~1543_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1540_combout  & (\simple_ram|ram~1542_combout )) # (!\simple_ram|ram~1540_combout  & ((\simple_ram|ram~1535_combout ))))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1540_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1542_combout ),
	.datac(\simple_ram|ram~1540_combout ),
	.datad(\simple_ram|ram~1535_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1543_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1543 .lut_mask = 16'hDAD0;
defparam \simple_ram|ram~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
fiftyfivenm_lcell_comb \out_data[25]~25 (
// Equation(s):
// \out_data[25]~25_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1543_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1533_combout ))

	.dataa(\simple_ram|ram~1533_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1543_combout ),
	.cin(gnd),
	.combout(\out_data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[25]~25 .lut_mask = 16'hEE22;
defparam \out_data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
fiftyfivenm_lcell_comb \data_array~57feeder (
// Equation(s):
// \data_array~57feeder_combout  = out_data[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~57feeder .lut_mask = 16'hF0F0;
defparam \data_array~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N25
dffeas \data_array~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~57 .is_wysiwyg = "true";
defparam \data_array~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N3
dffeas \data_array~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~121 .is_wysiwyg = "true";
defparam \data_array~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N21
dffeas \data_array~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~25 .is_wysiwyg = "true";
defparam \data_array~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N2
fiftyfivenm_lcell_comb \data_array~89feeder (
// Equation(s):
// \data_array~89feeder_combout  = out_data[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~89feeder .lut_mask = 16'hF0F0;
defparam \data_array~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N3
dffeas \data_array~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~89 .is_wysiwyg = "true";
defparam \data_array~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N20
fiftyfivenm_lcell_comb \data_array~178 (
// Equation(s):
// \data_array~178_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~89_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~25_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~25_q ),
	.datad(\data_array~89_q ),
	.cin(gnd),
	.combout(\data_array~178_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~178 .lut_mask = 16'hBA98;
defparam \data_array~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
fiftyfivenm_lcell_comb \data_array~179 (
// Equation(s):
// \data_array~179_combout  = (\addr[0]~input_o  & ((\data_array~178_combout  & ((\data_array~121_q ))) # (!\data_array~178_combout  & (\data_array~57_q )))) # (!\addr[0]~input_o  & (((\data_array~178_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~57_q ),
	.datac(\data_array~121_q ),
	.datad(\data_array~178_combout ),
	.cin(gnd),
	.combout(\data_array~179_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~179 .lut_mask = 16'hF588;
defparam \data_array~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N15
dffeas \out_data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[25]~25_combout ),
	.asdata(\data_array~179_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[25]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[25] .is_wysiwyg = "true";
defparam \out_data[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N15
fiftyfivenm_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .listen_to_nsleep_signal = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
fiftyfivenm_lcell_comb \simple_ram|ram~890feeder (
// Equation(s):
// \simple_ram|ram~890feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~890feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~890feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~890feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \simple_ram|ram~890 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~890 .is_wysiwyg = "true";
defparam \simple_ram|ram~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \simple_ram|ram~826 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~826 .is_wysiwyg = "true";
defparam \simple_ram|ram~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \simple_ram|ram~794 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~794 .is_wysiwyg = "true";
defparam \simple_ram|ram~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~858feeder (
// Equation(s):
// \simple_ram|ram~858feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~858feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y29_N11
dffeas \simple_ram|ram~858 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~858feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~858 .is_wysiwyg = "true";
defparam \simple_ram|ram~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1554 (
// Equation(s):
// \simple_ram|ram~1554_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~858_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~794_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~794_q ),
	.datad(\simple_ram|ram~858_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1554_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1554 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1555 (
// Equation(s):
// \simple_ram|ram~1555_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1554_combout  & (\simple_ram|ram~890_q )) # (!\simple_ram|ram~1554_combout  & ((\simple_ram|ram~826_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1554_combout ))))

	.dataa(\simple_ram|ram~890_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~826_q ),
	.datad(\simple_ram|ram~1554_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1555_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1555 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \simple_ram|ram~922 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~922 .is_wysiwyg = "true";
defparam \simple_ram|ram~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
fiftyfivenm_lcell_comb \simple_ram|ram~954feeder (
// Equation(s):
// \simple_ram|ram~954feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~954feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~954feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~954feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \simple_ram|ram~954 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~954 .is_wysiwyg = "true";
defparam \simple_ram|ram~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1561 (
// Equation(s):
// \simple_ram|ram~1561_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~954_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~922_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~922_q ),
	.datad(\simple_ram|ram~954_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1561_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1561 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N15
dffeas \simple_ram|ram~1018 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1018 .is_wysiwyg = "true";
defparam \simple_ram|ram~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \simple_ram|ram~986 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~986 .is_wysiwyg = "true";
defparam \simple_ram|ram~986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1562 (
// Equation(s):
// \simple_ram|ram~1562_combout  = (\simple_ram|ram~1561_combout  & (((\simple_ram|ram~1018_q )) # (!\addr[1]~input_o ))) # (!\simple_ram|ram~1561_combout  & (\addr[1]~input_o  & ((\simple_ram|ram~986_q ))))

	.dataa(\simple_ram|ram~1561_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1018_q ),
	.datad(\simple_ram|ram~986_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1562_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1562 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N5
dffeas \simple_ram|ram~730 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~730 .is_wysiwyg = "true";
defparam \simple_ram|ram~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N15
dffeas \simple_ram|ram~762 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~762 .is_wysiwyg = "true";
defparam \simple_ram|ram~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N25
dffeas \simple_ram|ram~666 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~666 .is_wysiwyg = "true";
defparam \simple_ram|ram~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~698feeder (
// Equation(s):
// \simple_ram|ram~698feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~698feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y32_N3
dffeas \simple_ram|ram~698 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~698 .is_wysiwyg = "true";
defparam \simple_ram|ram~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1556 (
// Equation(s):
// \simple_ram|ram~1556_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~698_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~666_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~666_q ),
	.datad(\simple_ram|ram~698_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1556_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1556 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1557 (
// Equation(s):
// \simple_ram|ram~1557_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1556_combout  & ((\simple_ram|ram~762_q ))) # (!\simple_ram|ram~1556_combout  & (\simple_ram|ram~730_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1556_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~730_q ),
	.datac(\simple_ram|ram~762_q ),
	.datad(\simple_ram|ram~1556_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1557_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1557 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \simple_ram|ram~570 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~570 .is_wysiwyg = "true";
defparam \simple_ram|ram~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \simple_ram|ram~634 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~634 .is_wysiwyg = "true";
defparam \simple_ram|ram~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \simple_ram|ram~538 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~538 .is_wysiwyg = "true";
defparam \simple_ram|ram~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \simple_ram|ram~602 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~602 .is_wysiwyg = "true";
defparam \simple_ram|ram~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1558 (
// Equation(s):
// \simple_ram|ram~1558_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~602_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~538_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~538_q ),
	.datad(\simple_ram|ram~602_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1558_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1558 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1559 (
// Equation(s):
// \simple_ram|ram~1559_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1558_combout  & ((\simple_ram|ram~634_q ))) # (!\simple_ram|ram~1558_combout  & (\simple_ram|ram~570_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1558_combout ))))

	.dataa(\simple_ram|ram~570_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~634_q ),
	.datad(\simple_ram|ram~1558_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1559_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1559 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1560 (
// Equation(s):
// \simple_ram|ram~1560_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1557_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & ((\simple_ram|ram~1559_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1557_combout ),
	.datad(\simple_ram|ram~1559_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1560_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1560 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1563 (
// Equation(s):
// \simple_ram|ram~1563_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1560_combout  & ((\simple_ram|ram~1562_combout ))) # (!\simple_ram|ram~1560_combout  & (\simple_ram|ram~1555_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1560_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~1555_combout ),
	.datac(\simple_ram|ram~1562_combout ),
	.datad(\simple_ram|ram~1560_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1563_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1563 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y30_N15
dffeas \simple_ram|ram~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~122 .is_wysiwyg = "true";
defparam \simple_ram|ram~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~378feeder (
// Equation(s):
// \simple_ram|ram~378feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~378feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N13
dffeas \simple_ram|ram~378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~378 .is_wysiwyg = "true";
defparam \simple_ram|ram~378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1551 (
// Equation(s):
// \simple_ram|ram~1551_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~378_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~122_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~122_q ),
	.datad(\simple_ram|ram~378_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1551_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1551 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y30_N11
dffeas \simple_ram|ram~506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~506 .is_wysiwyg = "true";
defparam \simple_ram|ram~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y30_N17
dffeas \simple_ram|ram~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~250 .is_wysiwyg = "true";
defparam \simple_ram|ram~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y30_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1552 (
// Equation(s):
// \simple_ram|ram~1552_combout  = (\simple_ram|ram~1551_combout  & (((\simple_ram|ram~506_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1551_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~250_q ))))

	.dataa(\simple_ram|ram~1551_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~506_q ),
	.datad(\simple_ram|ram~250_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1552_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1552 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y35_N9
dffeas \simple_ram|ram~474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~474 .is_wysiwyg = "true";
defparam \simple_ram|ram~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y35_N15
dffeas \simple_ram|ram~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~90 .is_wysiwyg = "true";
defparam \simple_ram|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
fiftyfivenm_lcell_comb \simple_ram|ram~218feeder (
// Equation(s):
// \simple_ram|ram~218feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~218feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \simple_ram|ram~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~218 .is_wysiwyg = "true";
defparam \simple_ram|ram~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y35_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1544 (
// Equation(s):
// \simple_ram|ram~1544_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~218_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~90_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~90_q ),
	.datad(\simple_ram|ram~218_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1544_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1544 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N11
dffeas \simple_ram|ram~346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~346 .is_wysiwyg = "true";
defparam \simple_ram|ram~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1545 (
// Equation(s):
// \simple_ram|ram~1545_combout  = (\simple_ram|ram~1544_combout  & ((\simple_ram|ram~474_q ) # ((!\addr[3]~input_o )))) # (!\simple_ram|ram~1544_combout  & (((\simple_ram|ram~346_q  & \addr[3]~input_o ))))

	.dataa(\simple_ram|ram~474_q ),
	.datab(\simple_ram|ram~1544_combout ),
	.datac(\simple_ram|ram~346_q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1545_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1545 .lut_mask = 16'hB8CC;
defparam \simple_ram|ram~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
fiftyfivenm_lcell_comb \simple_ram|ram~186feeder (
// Equation(s):
// \simple_ram|ram~186feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~186feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N19
dffeas \simple_ram|ram~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~186 .is_wysiwyg = "true";
defparam \simple_ram|ram~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N31
dffeas \simple_ram|ram~442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~442 .is_wysiwyg = "true";
defparam \simple_ram|ram~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
fiftyfivenm_lcell_comb \simple_ram|ram~314feeder (
// Equation(s):
// \simple_ram|ram~314feeder_combout  = \data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[26]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~314feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N13
dffeas \simple_ram|ram~314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~314 .is_wysiwyg = "true";
defparam \simple_ram|ram~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N17
dffeas \simple_ram|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~58 .is_wysiwyg = "true";
defparam \simple_ram|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1546 (
// Equation(s):
// \simple_ram|ram~1546_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~314_q ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~58_q  & !\addr[2]~input_o ))))

	.dataa(\simple_ram|ram~314_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~58_q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1546_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1546 .lut_mask = 16'hCCB8;
defparam \simple_ram|ram~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1547 (
// Equation(s):
// \simple_ram|ram~1547_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1546_combout  & ((\simple_ram|ram~442_q ))) # (!\simple_ram|ram~1546_combout  & (\simple_ram|ram~186_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1546_combout ))))

	.dataa(\simple_ram|ram~186_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~442_q ),
	.datad(\simple_ram|ram~1546_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1547_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1547 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \simple_ram|ram~282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~282 .is_wysiwyg = "true";
defparam \simple_ram|ram~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N19
dffeas \simple_ram|ram~410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~410 .is_wysiwyg = "true";
defparam \simple_ram|ram~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N11
dffeas \simple_ram|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~26 .is_wysiwyg = "true";
defparam \simple_ram|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N9
dffeas \simple_ram|ram~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~154 .is_wysiwyg = "true";
defparam \simple_ram|ram~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1548 (
// Equation(s):
// \simple_ram|ram~1548_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~154_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~26_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~26_q ),
	.datad(\simple_ram|ram~154_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1548_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1548 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1549 (
// Equation(s):
// \simple_ram|ram~1549_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1548_combout  & ((\simple_ram|ram~410_q ))) # (!\simple_ram|ram~1548_combout  & (\simple_ram|ram~282_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1548_combout ))))

	.dataa(\simple_ram|ram~282_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~410_q ),
	.datad(\simple_ram|ram~1548_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1549_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1549 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1550 (
// Equation(s):
// \simple_ram|ram~1550_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1547_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1549_combout )))))

	.dataa(\simple_ram|ram~1547_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~1549_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1550_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1550 .lut_mask = 16'hE3E0;
defparam \simple_ram|ram~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1553 (
// Equation(s):
// \simple_ram|ram~1553_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1550_combout  & (\simple_ram|ram~1552_combout )) # (!\simple_ram|ram~1550_combout  & ((\simple_ram|ram~1545_combout ))))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1550_combout ))))

	.dataa(\simple_ram|ram~1552_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1545_combout ),
	.datad(\simple_ram|ram~1550_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1553_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1553 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N4
fiftyfivenm_lcell_comb \out_data[26]~26 (
// Equation(s):
// \out_data[26]~26_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1563_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1553_combout )))

	.dataa(\simple_ram|ram~1563_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1553_combout ),
	.cin(gnd),
	.combout(\out_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[26]~26 .lut_mask = 16'hBB88;
defparam \out_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N26
fiftyfivenm_lcell_comb \data_array~90feeder (
// Equation(s):
// \data_array~90feeder_combout  = out_data[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~90feeder .lut_mask = 16'hF0F0;
defparam \data_array~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N27
dffeas \data_array~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~90 .is_wysiwyg = "true";
defparam \data_array~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N15
dffeas \data_array~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~122 .is_wysiwyg = "true";
defparam \data_array~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N1
dffeas \data_array~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~26 .is_wysiwyg = "true";
defparam \data_array~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N4
fiftyfivenm_lcell_comb \data_array~58feeder (
// Equation(s):
// \data_array~58feeder_combout  = out_data[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[26]),
	.cin(gnd),
	.combout(\data_array~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~58feeder .lut_mask = 16'hFF00;
defparam \data_array~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N5
dffeas \data_array~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~58 .is_wysiwyg = "true";
defparam \data_array~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N0
fiftyfivenm_lcell_comb \data_array~180 (
// Equation(s):
// \data_array~180_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~58_q ))) # (!\addr[0]~input_o  & (\data_array~26_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~26_q ),
	.datad(\data_array~58_q ),
	.cin(gnd),
	.combout(\data_array~180_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~180 .lut_mask = 16'hDC98;
defparam \data_array~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N14
fiftyfivenm_lcell_comb \data_array~181 (
// Equation(s):
// \data_array~181_combout  = (\addr[1]~input_o  & ((\data_array~180_combout  & ((\data_array~122_q ))) # (!\data_array~180_combout  & (\data_array~90_q )))) # (!\addr[1]~input_o  & (((\data_array~180_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~90_q ),
	.datac(\data_array~122_q ),
	.datad(\data_array~180_combout ),
	.cin(gnd),
	.combout(\data_array~181_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~181 .lut_mask = 16'hF588;
defparam \data_array~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N5
dffeas \out_data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[26]~26_combout ),
	.asdata(\data_array~181_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[26]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[26] .is_wysiwyg = "true";
defparam \out_data[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N1
fiftyfivenm_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .listen_to_nsleep_signal = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~443feeder (
// Equation(s):
// \simple_ram|ram~443feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~443feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N25
dffeas \simple_ram|ram~443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~443 .is_wysiwyg = "true";
defparam \simple_ram|ram~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N27
dffeas \simple_ram|ram~315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~315 .is_wysiwyg = "true";
defparam \simple_ram|ram~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N5
dffeas \simple_ram|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~59 .is_wysiwyg = "true";
defparam \simple_ram|ram~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N29
dffeas \simple_ram|ram~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~187 .is_wysiwyg = "true";
defparam \simple_ram|ram~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1564 (
// Equation(s):
// \simple_ram|ram~1564_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~187_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~59_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~59_q ),
	.datad(\simple_ram|ram~187_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1564_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1564 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1565 (
// Equation(s):
// \simple_ram|ram~1565_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1564_combout  & (\simple_ram|ram~443_q )) # (!\simple_ram|ram~1564_combout  & ((\simple_ram|ram~315_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1564_combout ))))

	.dataa(\simple_ram|ram~443_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~315_q ),
	.datad(\simple_ram|ram~1564_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1565_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1565 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N25
dffeas \simple_ram|ram~379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~379 .is_wysiwyg = "true";
defparam \simple_ram|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N19
dffeas \simple_ram|ram~507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~507 .is_wysiwyg = "true";
defparam \simple_ram|ram~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N31
dffeas \simple_ram|ram~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~123 .is_wysiwyg = "true";
defparam \simple_ram|ram~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N1
dffeas \simple_ram|ram~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~251 .is_wysiwyg = "true";
defparam \simple_ram|ram~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1571 (
// Equation(s):
// \simple_ram|ram~1571_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~251_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~123_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~123_q ),
	.datad(\simple_ram|ram~251_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1571_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1571 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1572 (
// Equation(s):
// \simple_ram|ram~1572_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1571_combout  & ((\simple_ram|ram~507_q ))) # (!\simple_ram|ram~1571_combout  & (\simple_ram|ram~379_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1571_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~379_q ),
	.datac(\simple_ram|ram~507_q ),
	.datad(\simple_ram|ram~1571_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1572_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1572 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~155feeder (
// Equation(s):
// \simple_ram|ram~155feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~155feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~155feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~155feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N15
dffeas \simple_ram|ram~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~155feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~155 .is_wysiwyg = "true";
defparam \simple_ram|ram~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \simple_ram|ram~411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~411 .is_wysiwyg = "true";
defparam \simple_ram|ram~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N3
dffeas \simple_ram|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~27 .is_wysiwyg = "true";
defparam \simple_ram|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \simple_ram|ram~283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~283 .is_wysiwyg = "true";
defparam \simple_ram|ram~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1568 (
// Equation(s):
// \simple_ram|ram~1568_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~283_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~27_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~27_q ),
	.datad(\simple_ram|ram~283_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1568_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1568 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1569 (
// Equation(s):
// \simple_ram|ram~1569_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1568_combout  & ((\simple_ram|ram~411_q ))) # (!\simple_ram|ram~1568_combout  & (\simple_ram|ram~155_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1568_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~155_q ),
	.datac(\simple_ram|ram~411_q ),
	.datad(\simple_ram|ram~1568_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1569_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1569 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N29
dffeas \simple_ram|ram~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~219 .is_wysiwyg = "true";
defparam \simple_ram|ram~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N11
dffeas \simple_ram|ram~475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~475 .is_wysiwyg = "true";
defparam \simple_ram|ram~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N17
dffeas \simple_ram|ram~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~91 .is_wysiwyg = "true";
defparam \simple_ram|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
fiftyfivenm_lcell_comb \simple_ram|ram~347feeder (
// Equation(s):
// \simple_ram|ram~347feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~347feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~347feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~347feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \simple_ram|ram~347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~347 .is_wysiwyg = "true";
defparam \simple_ram|ram~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1566 (
// Equation(s):
// \simple_ram|ram~1566_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~347_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~91_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~91_q ),
	.datad(\simple_ram|ram~347_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1566_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1566 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1567 (
// Equation(s):
// \simple_ram|ram~1567_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1566_combout  & ((\simple_ram|ram~475_q ))) # (!\simple_ram|ram~1566_combout  & (\simple_ram|ram~219_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1566_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~219_q ),
	.datac(\simple_ram|ram~475_q ),
	.datad(\simple_ram|ram~1566_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1567_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1567 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1570 (
// Equation(s):
// \simple_ram|ram~1570_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~1567_combout ))) # (!\addr[1]~input_o  & (\simple_ram|ram~1569_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1569_combout ),
	.datad(\simple_ram|ram~1567_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1570_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1570 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1573 (
// Equation(s):
// \simple_ram|ram~1573_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1570_combout  & ((\simple_ram|ram~1572_combout ))) # (!\simple_ram|ram~1570_combout  & (\simple_ram|ram~1565_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1570_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1565_combout ),
	.datac(\simple_ram|ram~1572_combout ),
	.datad(\simple_ram|ram~1570_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1573_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1573 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~763feeder (
// Equation(s):
// \simple_ram|ram~763feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~763feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N27
dffeas \simple_ram|ram~763 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~763 .is_wysiwyg = "true";
defparam \simple_ram|ram~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N11
dffeas \simple_ram|ram~699 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~699 .is_wysiwyg = "true";
defparam \simple_ram|ram~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N13
dffeas \simple_ram|ram~667 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~667 .is_wysiwyg = "true";
defparam \simple_ram|ram~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~731feeder (
// Equation(s):
// \simple_ram|ram~731feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~731feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N17
dffeas \simple_ram|ram~731 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~731 .is_wysiwyg = "true";
defparam \simple_ram|ram~731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1574 (
// Equation(s):
// \simple_ram|ram~1574_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~731_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~667_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~667_q ),
	.datad(\simple_ram|ram~731_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1574_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1574 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1575 (
// Equation(s):
// \simple_ram|ram~1575_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1574_combout  & (\simple_ram|ram~763_q )) # (!\simple_ram|ram~1574_combout  & ((\simple_ram|ram~699_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1574_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~763_q ),
	.datac(\simple_ram|ram~699_q ),
	.datad(\simple_ram|ram~1574_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1575_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1575 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \simple_ram|ram~603 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~603 .is_wysiwyg = "true";
defparam \simple_ram|ram~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N15
dffeas \simple_ram|ram~635 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~635 .is_wysiwyg = "true";
defparam \simple_ram|ram~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \simple_ram|ram~539 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~539 .is_wysiwyg = "true";
defparam \simple_ram|ram~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \simple_ram|ram~571 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~571 .is_wysiwyg = "true";
defparam \simple_ram|ram~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1578 (
// Equation(s):
// \simple_ram|ram~1578_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~571_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~539_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~539_q ),
	.datad(\simple_ram|ram~571_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1578_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1578 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1579 (
// Equation(s):
// \simple_ram|ram~1579_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1578_combout  & ((\simple_ram|ram~635_q ))) # (!\simple_ram|ram~1578_combout  & (\simple_ram|ram~603_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1578_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~603_q ),
	.datac(\simple_ram|ram~635_q ),
	.datad(\simple_ram|ram~1578_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1579_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1579 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N12
fiftyfivenm_lcell_comb \simple_ram|ram~859feeder (
// Equation(s):
// \simple_ram|ram~859feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~859feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~859feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~859feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y29_N13
dffeas \simple_ram|ram~859 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~859feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~859 .is_wysiwyg = "true";
defparam \simple_ram|ram~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N25
dffeas \simple_ram|ram~891 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~891 .is_wysiwyg = "true";
defparam \simple_ram|ram~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \simple_ram|ram~795 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~795 .is_wysiwyg = "true";
defparam \simple_ram|ram~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N3
dffeas \simple_ram|ram~827 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~827 .is_wysiwyg = "true";
defparam \simple_ram|ram~827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1576 (
// Equation(s):
// \simple_ram|ram~1576_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~827_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~795_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~795_q ),
	.datad(\simple_ram|ram~827_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1576_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1576 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1577 (
// Equation(s):
// \simple_ram|ram~1577_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1576_combout  & ((\simple_ram|ram~891_q ))) # (!\simple_ram|ram~1576_combout  & (\simple_ram|ram~859_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1576_combout ))))

	.dataa(\simple_ram|ram~859_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~891_q ),
	.datad(\simple_ram|ram~1576_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1577_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1577 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1580 (
// Equation(s):
// \simple_ram|ram~1580_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~1577_combout ))) # (!\addr[3]~input_o  & (\simple_ram|ram~1579_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1579_combout ),
	.datad(\simple_ram|ram~1577_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1580_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1580 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
fiftyfivenm_lcell_comb \simple_ram|ram~955feeder (
// Equation(s):
// \simple_ram|ram~955feeder_combout  = \data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[27]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~955feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~955feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~955feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \simple_ram|ram~955 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~955 .is_wysiwyg = "true";
defparam \simple_ram|ram~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \simple_ram|ram~1019 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1019 .is_wysiwyg = "true";
defparam \simple_ram|ram~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \simple_ram|ram~923 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~923 .is_wysiwyg = "true";
defparam \simple_ram|ram~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \simple_ram|ram~987 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~987 .is_wysiwyg = "true";
defparam \simple_ram|ram~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1581 (
// Equation(s):
// \simple_ram|ram~1581_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~987_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~923_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~923_q ),
	.datad(\simple_ram|ram~987_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1581_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1581 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1582 (
// Equation(s):
// \simple_ram|ram~1582_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1581_combout  & ((\simple_ram|ram~1019_q ))) # (!\simple_ram|ram~1581_combout  & (\simple_ram|ram~955_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1581_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~955_q ),
	.datac(\simple_ram|ram~1019_q ),
	.datad(\simple_ram|ram~1581_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1582_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1582 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1583 (
// Equation(s):
// \simple_ram|ram~1583_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1580_combout  & ((\simple_ram|ram~1582_combout ))) # (!\simple_ram|ram~1580_combout  & (\simple_ram|ram~1575_combout )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1580_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1575_combout ),
	.datac(\simple_ram|ram~1580_combout ),
	.datad(\simple_ram|ram~1582_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1583_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1583 .lut_mask = 16'hF858;
defparam \simple_ram|ram~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N2
fiftyfivenm_lcell_comb \out_data[27]~27 (
// Equation(s):
// \out_data[27]~27_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1583_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1573_combout ))

	.dataa(\simple_ram|ram~1573_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1583_combout ),
	.cin(gnd),
	.combout(\out_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[27]~27 .lut_mask = 16'hEE22;
defparam \out_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
fiftyfivenm_lcell_comb \data_array~59feeder (
// Equation(s):
// \data_array~59feeder_combout  = out_data[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~59feeder .lut_mask = 16'hF0F0;
defparam \data_array~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N19
dffeas \data_array~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~59 .is_wysiwyg = "true";
defparam \data_array~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y27_N13
dffeas \data_array~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~123 .is_wysiwyg = "true";
defparam \data_array~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N15
dffeas \data_array~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~27 .is_wysiwyg = "true";
defparam \data_array~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
fiftyfivenm_lcell_comb \data_array~91feeder (
// Equation(s):
// \data_array~91feeder_combout  = out_data[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[27]),
	.cin(gnd),
	.combout(\data_array~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~91feeder .lut_mask = 16'hFF00;
defparam \data_array~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y27_N3
dffeas \data_array~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~91 .is_wysiwyg = "true";
defparam \data_array~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N14
fiftyfivenm_lcell_comb \data_array~182 (
// Equation(s):
// \data_array~182_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~91_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~27_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~27_q ),
	.datad(\data_array~91_q ),
	.cin(gnd),
	.combout(\data_array~182_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~182 .lut_mask = 16'hBA98;
defparam \data_array~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
fiftyfivenm_lcell_comb \data_array~183 (
// Equation(s):
// \data_array~183_combout  = (\addr[0]~input_o  & ((\data_array~182_combout  & ((\data_array~123_q ))) # (!\data_array~182_combout  & (\data_array~59_q )))) # (!\addr[0]~input_o  & (((\data_array~182_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~59_q ),
	.datac(\data_array~123_q ),
	.datad(\data_array~182_combout ),
	.cin(gnd),
	.combout(\data_array~183_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~183 .lut_mask = 16'hF588;
defparam \data_array~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N3
dffeas \out_data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[27]~27_combout ),
	.asdata(\data_array~183_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[27]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[27] .is_wysiwyg = "true";
defparam \out_data[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y41_N1
fiftyfivenm_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .listen_to_nsleep_signal = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N18
fiftyfivenm_lcell_comb \simple_ram|ram~476feeder (
// Equation(s):
// \simple_ram|ram~476feeder_combout  = \data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[28]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~476feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~476feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~476feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N19
dffeas \simple_ram|ram~476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~476 .is_wysiwyg = "true";
defparam \simple_ram|ram~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N15
dffeas \simple_ram|ram~348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~348 .is_wysiwyg = "true";
defparam \simple_ram|ram~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N9
dffeas \simple_ram|ram~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~92 .is_wysiwyg = "true";
defparam \simple_ram|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N13
dffeas \simple_ram|ram~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~220 .is_wysiwyg = "true";
defparam \simple_ram|ram~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1584 (
// Equation(s):
// \simple_ram|ram~1584_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~220_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~92_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~92_q ),
	.datad(\simple_ram|ram~220_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1584_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1584 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1585 (
// Equation(s):
// \simple_ram|ram~1585_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1584_combout  & (\simple_ram|ram~476_q )) # (!\simple_ram|ram~1584_combout  & ((\simple_ram|ram~348_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1584_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~476_q ),
	.datac(\simple_ram|ram~348_q ),
	.datad(\simple_ram|ram~1584_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1585_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1585 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N9
dffeas \simple_ram|ram~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~252 .is_wysiwyg = "true";
defparam \simple_ram|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N17
dffeas \simple_ram|ram~508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~508 .is_wysiwyg = "true";
defparam \simple_ram|ram~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N15
dffeas \simple_ram|ram~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~124 .is_wysiwyg = "true";
defparam \simple_ram|ram~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N27
dffeas \simple_ram|ram~380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~380 .is_wysiwyg = "true";
defparam \simple_ram|ram~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1591 (
// Equation(s):
// \simple_ram|ram~1591_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~380_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~124_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~124_q ),
	.datad(\simple_ram|ram~380_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1591_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1591 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1592 (
// Equation(s):
// \simple_ram|ram~1592_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1591_combout  & ((\simple_ram|ram~508_q ))) # (!\simple_ram|ram~1591_combout  & (\simple_ram|ram~252_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1591_combout ))))

	.dataa(\simple_ram|ram~252_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~508_q ),
	.datad(\simple_ram|ram~1591_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1592_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1592 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N11
dffeas \simple_ram|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~60 .is_wysiwyg = "true";
defparam \simple_ram|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
fiftyfivenm_lcell_comb \simple_ram|ram~316feeder (
// Equation(s):
// \simple_ram|ram~316feeder_combout  = \data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[28]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~316feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N7
dffeas \simple_ram|ram~316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~316 .is_wysiwyg = "true";
defparam \simple_ram|ram~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1586 (
// Equation(s):
// \simple_ram|ram~1586_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~316_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~60_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~60_q ),
	.datad(\simple_ram|ram~316_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1586_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1586 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N5
dffeas \simple_ram|ram~444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~444 .is_wysiwyg = "true";
defparam \simple_ram|ram~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N31
dffeas \simple_ram|ram~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~188 .is_wysiwyg = "true";
defparam \simple_ram|ram~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1587 (
// Equation(s):
// \simple_ram|ram~1587_combout  = (\simple_ram|ram~1586_combout  & (((\simple_ram|ram~444_q )) # (!\addr[2]~input_o ))) # (!\simple_ram|ram~1586_combout  & (\addr[2]~input_o  & ((\simple_ram|ram~188_q ))))

	.dataa(\simple_ram|ram~1586_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~444_q ),
	.datad(\simple_ram|ram~188_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1587_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1587 .lut_mask = 16'hE6A2;
defparam \simple_ram|ram~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N21
dffeas \simple_ram|ram~284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~284 .is_wysiwyg = "true";
defparam \simple_ram|ram~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N23
dffeas \simple_ram|ram~412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~412 .is_wysiwyg = "true";
defparam \simple_ram|ram~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y30_N17
dffeas \simple_ram|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~28 .is_wysiwyg = "true";
defparam \simple_ram|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~156feeder (
// Equation(s):
// \simple_ram|ram~156feeder_combout  = \data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[28]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~156feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N15
dffeas \simple_ram|ram~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~156 .is_wysiwyg = "true";
defparam \simple_ram|ram~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1588 (
// Equation(s):
// \simple_ram|ram~1588_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~156_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~28_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~28_q ),
	.datad(\simple_ram|ram~156_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1588_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1588 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1589 (
// Equation(s):
// \simple_ram|ram~1589_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1588_combout  & ((\simple_ram|ram~412_q ))) # (!\simple_ram|ram~1588_combout  & (\simple_ram|ram~284_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1588_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~284_q ),
	.datac(\simple_ram|ram~412_q ),
	.datad(\simple_ram|ram~1588_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1589_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1589 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1590 (
// Equation(s):
// \simple_ram|ram~1590_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~1587_combout )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & ((\simple_ram|ram~1589_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1587_combout ),
	.datad(\simple_ram|ram~1589_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1590_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1590 .lut_mask = 16'hB9A8;
defparam \simple_ram|ram~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1593 (
// Equation(s):
// \simple_ram|ram~1593_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1590_combout  & ((\simple_ram|ram~1592_combout ))) # (!\simple_ram|ram~1590_combout  & (\simple_ram|ram~1585_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1590_combout ))))

	.dataa(\simple_ram|ram~1585_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1592_combout ),
	.datad(\simple_ram|ram~1590_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1593_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1593 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~892feeder (
// Equation(s):
// \simple_ram|ram~892feeder_combout  = \data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[28]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~892feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \simple_ram|ram~892 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~892 .is_wysiwyg = "true";
defparam \simple_ram|ram~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \simple_ram|ram~828 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~828 .is_wysiwyg = "true";
defparam \simple_ram|ram~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N7
dffeas \simple_ram|ram~796 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~796 .is_wysiwyg = "true";
defparam \simple_ram|ram~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y33_N14
fiftyfivenm_lcell_comb \simple_ram|ram~860feeder (
// Equation(s):
// \simple_ram|ram~860feeder_combout  = \data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[28]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~860feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~860feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~860feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y33_N15
dffeas \simple_ram|ram~860 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~860feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~860 .is_wysiwyg = "true";
defparam \simple_ram|ram~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1594 (
// Equation(s):
// \simple_ram|ram~1594_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~860_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~796_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~796_q ),
	.datad(\simple_ram|ram~860_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1594_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1594 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1595 (
// Equation(s):
// \simple_ram|ram~1595_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1594_combout  & (\simple_ram|ram~892_q )) # (!\simple_ram|ram~1594_combout  & ((\simple_ram|ram~828_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1594_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~892_q ),
	.datac(\simple_ram|ram~828_q ),
	.datad(\simple_ram|ram~1594_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1595_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1595 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \simple_ram|ram~988 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~988 .is_wysiwyg = "true";
defparam \simple_ram|ram~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \simple_ram|ram~1020 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1020 .is_wysiwyg = "true";
defparam \simple_ram|ram~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \simple_ram|ram~956 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~956 .is_wysiwyg = "true";
defparam \simple_ram|ram~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \simple_ram|ram~924 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~924 .is_wysiwyg = "true";
defparam \simple_ram|ram~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1601 (
// Equation(s):
// \simple_ram|ram~1601_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~956_q )) # (!\addr[0]~input_o  & ((\simple_ram|ram~924_q )))))

	.dataa(\simple_ram|ram~956_q ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~924_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1601_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1601 .lut_mask = 16'hE3E0;
defparam \simple_ram|ram~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1602 (
// Equation(s):
// \simple_ram|ram~1602_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1601_combout  & ((\simple_ram|ram~1020_q ))) # (!\simple_ram|ram~1601_combout  & (\simple_ram|ram~988_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1601_combout ))))

	.dataa(\simple_ram|ram~988_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1020_q ),
	.datad(\simple_ram|ram~1601_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1602_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1602 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \simple_ram|ram~572 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~572 .is_wysiwyg = "true";
defparam \simple_ram|ram~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \simple_ram|ram~636 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~636 .is_wysiwyg = "true";
defparam \simple_ram|ram~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \simple_ram|ram~540 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~540 .is_wysiwyg = "true";
defparam \simple_ram|ram~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~604feeder (
// Equation(s):
// \simple_ram|ram~604feeder_combout  = \data[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[28]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~604feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~604feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~604feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N17
dffeas \simple_ram|ram~604 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~604feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~604 .is_wysiwyg = "true";
defparam \simple_ram|ram~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
fiftyfivenm_lcell_comb \simple_ram|ram~1598 (
// Equation(s):
// \simple_ram|ram~1598_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~604_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~540_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~540_q ),
	.datad(\simple_ram|ram~604_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1598_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1598 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1599 (
// Equation(s):
// \simple_ram|ram~1599_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1598_combout  & ((\simple_ram|ram~636_q ))) # (!\simple_ram|ram~1598_combout  & (\simple_ram|ram~572_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1598_combout ))))

	.dataa(\simple_ram|ram~572_q ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~636_q ),
	.datad(\simple_ram|ram~1598_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1599_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1599 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N1
dffeas \simple_ram|ram~732 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~732 .is_wysiwyg = "true";
defparam \simple_ram|ram~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \simple_ram|ram~764 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~764 .is_wysiwyg = "true";
defparam \simple_ram|ram~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N29
dffeas \simple_ram|ram~668 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~668 .is_wysiwyg = "true";
defparam \simple_ram|ram~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N7
dffeas \simple_ram|ram~700 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~700 .is_wysiwyg = "true";
defparam \simple_ram|ram~700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1596 (
// Equation(s):
// \simple_ram|ram~1596_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~700_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~668_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~668_q ),
	.datad(\simple_ram|ram~700_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1596_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1596 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1597 (
// Equation(s):
// \simple_ram|ram~1597_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1596_combout  & ((\simple_ram|ram~764_q ))) # (!\simple_ram|ram~1596_combout  & (\simple_ram|ram~732_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1596_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~732_q ),
	.datac(\simple_ram|ram~764_q ),
	.datad(\simple_ram|ram~1596_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1597_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1597 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1600 (
// Equation(s):
// \simple_ram|ram~1600_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1597_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~1599_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1599_combout ),
	.datad(\simple_ram|ram~1597_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1600_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1600 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1603 (
// Equation(s):
// \simple_ram|ram~1603_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1600_combout  & ((\simple_ram|ram~1602_combout ))) # (!\simple_ram|ram~1600_combout  & (\simple_ram|ram~1595_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1600_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~1595_combout ),
	.datac(\simple_ram|ram~1602_combout ),
	.datad(\simple_ram|ram~1600_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1603_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1603 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N20
fiftyfivenm_lcell_comb \out_data[28]~28 (
// Equation(s):
// \out_data[28]~28_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1603_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1593_combout ))

	.dataa(\simple_ram|ram~1593_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1603_combout ),
	.cin(gnd),
	.combout(\out_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[28]~28 .lut_mask = 16'hEE22;
defparam \out_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N16
fiftyfivenm_lcell_comb \data_array~92feeder (
// Equation(s):
// \data_array~92feeder_combout  = out_data[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~92feeder .lut_mask = 16'hF0F0;
defparam \data_array~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N17
dffeas \data_array~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~92 .is_wysiwyg = "true";
defparam \data_array~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y27_N31
dffeas \data_array~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~124 .is_wysiwyg = "true";
defparam \data_array~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y27_N11
dffeas \data_array~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~28 .is_wysiwyg = "true";
defparam \data_array~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N24
fiftyfivenm_lcell_comb \data_array~60feeder (
// Equation(s):
// \data_array~60feeder_combout  = out_data[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~60feeder .lut_mask = 16'hF0F0;
defparam \data_array~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y27_N25
dffeas \data_array~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~60 .is_wysiwyg = "true";
defparam \data_array~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N10
fiftyfivenm_lcell_comb \data_array~184 (
// Equation(s):
// \data_array~184_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~60_q ))) # (!\addr[0]~input_o  & (\data_array~28_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~28_q ),
	.datad(\data_array~60_q ),
	.cin(gnd),
	.combout(\data_array~184_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~184 .lut_mask = 16'hDC98;
defparam \data_array~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y27_N30
fiftyfivenm_lcell_comb \data_array~185 (
// Equation(s):
// \data_array~185_combout  = (\addr[1]~input_o  & ((\data_array~184_combout  & ((\data_array~124_q ))) # (!\data_array~184_combout  & (\data_array~92_q )))) # (!\addr[1]~input_o  & (((\data_array~184_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_array~92_q ),
	.datac(\data_array~124_q ),
	.datad(\data_array~184_combout ),
	.cin(gnd),
	.combout(\data_array~185_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~185 .lut_mask = 16'hF588;
defparam \data_array~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y30_N21
dffeas \out_data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[28]~28_combout ),
	.asdata(\data_array~185_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[28]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[28] .is_wysiwyg = "true";
defparam \out_data[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y42_N22
fiftyfivenm_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .listen_to_nsleep_signal = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y29_N15
dffeas \simple_ram|ram~445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~445 .is_wysiwyg = "true";
defparam \simple_ram|ram~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N7
dffeas \simple_ram|ram~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~317 .is_wysiwyg = "true";
defparam \simple_ram|ram~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y31_N19
dffeas \simple_ram|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~61 .is_wysiwyg = "true";
defparam \simple_ram|ram~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N13
dffeas \simple_ram|ram~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~189 .is_wysiwyg = "true";
defparam \simple_ram|ram~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1604 (
// Equation(s):
// \simple_ram|ram~1604_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~189_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~61_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~61_q ),
	.datad(\simple_ram|ram~189_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1604_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1604 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1605 (
// Equation(s):
// \simple_ram|ram~1605_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1604_combout  & (\simple_ram|ram~445_q )) # (!\simple_ram|ram~1604_combout  & ((\simple_ram|ram~317_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1604_combout ))))

	.dataa(\simple_ram|ram~445_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~317_q ),
	.datad(\simple_ram|ram~1604_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1605_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1605 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N15
dffeas \simple_ram|ram~381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~381 .is_wysiwyg = "true";
defparam \simple_ram|ram~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N25
dffeas \simple_ram|ram~509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~509 .is_wysiwyg = "true";
defparam \simple_ram|ram~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N11
dffeas \simple_ram|ram~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~125 .is_wysiwyg = "true";
defparam \simple_ram|ram~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N17
dffeas \simple_ram|ram~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~253 .is_wysiwyg = "true";
defparam \simple_ram|ram~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1611 (
// Equation(s):
// \simple_ram|ram~1611_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~253_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~125_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~125_q ),
	.datad(\simple_ram|ram~253_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1611_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1611 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1612 (
// Equation(s):
// \simple_ram|ram~1612_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1611_combout  & ((\simple_ram|ram~509_q ))) # (!\simple_ram|ram~1611_combout  & (\simple_ram|ram~381_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1611_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~381_q ),
	.datac(\simple_ram|ram~509_q ),
	.datad(\simple_ram|ram~1611_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1612_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1612 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N29
dffeas \simple_ram|ram~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~157 .is_wysiwyg = "true";
defparam \simple_ram|ram~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N23
dffeas \simple_ram|ram~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~413 .is_wysiwyg = "true";
defparam \simple_ram|ram~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N27
dffeas \simple_ram|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~29 .is_wysiwyg = "true";
defparam \simple_ram|ram~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \simple_ram|ram~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~285 .is_wysiwyg = "true";
defparam \simple_ram|ram~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1608 (
// Equation(s):
// \simple_ram|ram~1608_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~285_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~29_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~29_q ),
	.datad(\simple_ram|ram~285_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1608_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1608 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1609 (
// Equation(s):
// \simple_ram|ram~1609_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1608_combout  & ((\simple_ram|ram~413_q ))) # (!\simple_ram|ram~1608_combout  & (\simple_ram|ram~157_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1608_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~157_q ),
	.datac(\simple_ram|ram~413_q ),
	.datad(\simple_ram|ram~1608_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1609_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1609 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N1
dffeas \simple_ram|ram~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~221 .is_wysiwyg = "true";
defparam \simple_ram|ram~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N15
dffeas \simple_ram|ram~477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~477 .is_wysiwyg = "true";
defparam \simple_ram|ram~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N25
dffeas \simple_ram|ram~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~93 .is_wysiwyg = "true";
defparam \simple_ram|ram~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N3
dffeas \simple_ram|ram~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~349 .is_wysiwyg = "true";
defparam \simple_ram|ram~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1606 (
// Equation(s):
// \simple_ram|ram~1606_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~349_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~93_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~93_q ),
	.datad(\simple_ram|ram~349_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1606_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1606 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1607 (
// Equation(s):
// \simple_ram|ram~1607_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1606_combout  & ((\simple_ram|ram~477_q ))) # (!\simple_ram|ram~1606_combout  & (\simple_ram|ram~221_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1606_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~221_q ),
	.datac(\simple_ram|ram~477_q ),
	.datad(\simple_ram|ram~1606_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1607_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1607 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1610 (
// Equation(s):
// \simple_ram|ram~1610_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\simple_ram|ram~1607_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\simple_ram|ram~1609_combout )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1609_combout ),
	.datad(\simple_ram|ram~1607_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1610_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1610 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1613 (
// Equation(s):
// \simple_ram|ram~1613_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1610_combout  & ((\simple_ram|ram~1612_combout ))) # (!\simple_ram|ram~1610_combout  & (\simple_ram|ram~1605_combout )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1610_combout ))))

	.dataa(\simple_ram|ram~1605_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1612_combout ),
	.datad(\simple_ram|ram~1610_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1613_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1613 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~765feeder (
// Equation(s):
// \simple_ram|ram~765feeder_combout  = \data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[29]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~765feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~765feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~765feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \simple_ram|ram~765 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~765 .is_wysiwyg = "true";
defparam \simple_ram|ram~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N15
dffeas \simple_ram|ram~701 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~701 .is_wysiwyg = "true";
defparam \simple_ram|ram~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
fiftyfivenm_lcell_comb \simple_ram|ram~733feeder (
// Equation(s):
// \simple_ram|ram~733feeder_combout  = \data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[29]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~733feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~733feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~733feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \simple_ram|ram~733 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~733 .is_wysiwyg = "true";
defparam \simple_ram|ram~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N21
dffeas \simple_ram|ram~669 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~669 .is_wysiwyg = "true";
defparam \simple_ram|ram~669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1614 (
// Equation(s):
// \simple_ram|ram~1614_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~733_q ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~669_q  & !\addr[0]~input_o ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~733_q ),
	.datac(\simple_ram|ram~669_q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~1614_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1614 .lut_mask = 16'hAAD8;
defparam \simple_ram|ram~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1615 (
// Equation(s):
// \simple_ram|ram~1615_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1614_combout  & (\simple_ram|ram~765_q )) # (!\simple_ram|ram~1614_combout  & ((\simple_ram|ram~701_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1614_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~765_q ),
	.datac(\simple_ram|ram~701_q ),
	.datad(\simple_ram|ram~1614_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1615_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1615 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \simple_ram|ram~861 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~861 .is_wysiwyg = "true";
defparam \simple_ram|ram~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \simple_ram|ram~893 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~893 .is_wysiwyg = "true";
defparam \simple_ram|ram~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \simple_ram|ram~797 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~797 .is_wysiwyg = "true";
defparam \simple_ram|ram~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \simple_ram|ram~829 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~829 .is_wysiwyg = "true";
defparam \simple_ram|ram~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1616 (
// Equation(s):
// \simple_ram|ram~1616_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~829_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~797_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~797_q ),
	.datad(\simple_ram|ram~829_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1616_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1616 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1617 (
// Equation(s):
// \simple_ram|ram~1617_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1616_combout  & ((\simple_ram|ram~893_q ))) # (!\simple_ram|ram~1616_combout  & (\simple_ram|ram~861_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1616_combout ))))

	.dataa(\simple_ram|ram~861_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~893_q ),
	.datad(\simple_ram|ram~1616_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1617_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1617 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \simple_ram|ram~605 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~605 .is_wysiwyg = "true";
defparam \simple_ram|ram~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \simple_ram|ram~637 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~637 .is_wysiwyg = "true";
defparam \simple_ram|ram~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \simple_ram|ram~541 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~541 .is_wysiwyg = "true";
defparam \simple_ram|ram~541 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \simple_ram|ram~573 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~573 .is_wysiwyg = "true";
defparam \simple_ram|ram~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
fiftyfivenm_lcell_comb \simple_ram|ram~1618 (
// Equation(s):
// \simple_ram|ram~1618_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~573_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~541_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~541_q ),
	.datad(\simple_ram|ram~573_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1618_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1618 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1619 (
// Equation(s):
// \simple_ram|ram~1619_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1618_combout  & ((\simple_ram|ram~637_q ))) # (!\simple_ram|ram~1618_combout  & (\simple_ram|ram~605_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1618_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~605_q ),
	.datac(\simple_ram|ram~637_q ),
	.datad(\simple_ram|ram~1618_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1619_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1619 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1620 (
// Equation(s):
// \simple_ram|ram~1620_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\simple_ram|ram~1617_combout )) # (!\addr[3]~input_o  & ((\simple_ram|ram~1619_combout )))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1617_combout ),
	.datad(\simple_ram|ram~1619_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1620_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1620 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
fiftyfivenm_lcell_comb \simple_ram|ram~957feeder (
// Equation(s):
// \simple_ram|ram~957feeder_combout  = \data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[29]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~957feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~957feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~957feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \simple_ram|ram~957 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~957 .is_wysiwyg = "true";
defparam \simple_ram|ram~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \simple_ram|ram~1021 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1021 .is_wysiwyg = "true";
defparam \simple_ram|ram~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \simple_ram|ram~925 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~925 .is_wysiwyg = "true";
defparam \simple_ram|ram~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
fiftyfivenm_lcell_comb \simple_ram|ram~989feeder (
// Equation(s):
// \simple_ram|ram~989feeder_combout  = \data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[29]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~989feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~989feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~989feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \simple_ram|ram~989 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~989feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~989 .is_wysiwyg = "true";
defparam \simple_ram|ram~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1621 (
// Equation(s):
// \simple_ram|ram~1621_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~989_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~925_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~925_q ),
	.datad(\simple_ram|ram~989_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1621_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1621 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1622 (
// Equation(s):
// \simple_ram|ram~1622_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1621_combout  & ((\simple_ram|ram~1021_q ))) # (!\simple_ram|ram~1621_combout  & (\simple_ram|ram~957_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1621_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~957_q ),
	.datac(\simple_ram|ram~1021_q ),
	.datad(\simple_ram|ram~1621_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1622_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1622 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1623 (
// Equation(s):
// \simple_ram|ram~1623_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1620_combout  & ((\simple_ram|ram~1622_combout ))) # (!\simple_ram|ram~1620_combout  & (\simple_ram|ram~1615_combout )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1620_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1615_combout ),
	.datac(\simple_ram|ram~1620_combout ),
	.datad(\simple_ram|ram~1622_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1623_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1623 .lut_mask = 16'hF858;
defparam \simple_ram|ram~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N6
fiftyfivenm_lcell_comb \out_data[29]~29 (
// Equation(s):
// \out_data[29]~29_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1623_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1613_combout ))

	.dataa(\simple_ram|ram~1613_combout ),
	.datab(\addr[4]~input_o ),
	.datac(gnd),
	.datad(\simple_ram|ram~1623_combout ),
	.cin(gnd),
	.combout(\out_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[29]~29 .lut_mask = 16'hEE22;
defparam \out_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N19
dffeas \data_array~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~29 .is_wysiwyg = "true";
defparam \data_array~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N28
fiftyfivenm_lcell_comb \data_array~93feeder (
// Equation(s):
// \data_array~93feeder_combout  = out_data[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~93feeder .lut_mask = 16'hF0F0;
defparam \data_array~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N29
dffeas \data_array~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~93 .is_wysiwyg = "true";
defparam \data_array~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N18
fiftyfivenm_lcell_comb \data_array~186 (
// Equation(s):
// \data_array~186_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~93_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~29_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~29_q ),
	.datad(\data_array~93_q ),
	.cin(gnd),
	.combout(\data_array~186_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~186 .lut_mask = 16'hBA98;
defparam \data_array~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N9
dffeas \data_array~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~125 .is_wysiwyg = "true";
defparam \data_array~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
fiftyfivenm_lcell_comb \data_array~61feeder (
// Equation(s):
// \data_array~61feeder_combout  = out_data[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~61feeder .lut_mask = 16'hF0F0;
defparam \data_array~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N11
dffeas \data_array~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~61 .is_wysiwyg = "true";
defparam \data_array~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
fiftyfivenm_lcell_comb \data_array~187 (
// Equation(s):
// \data_array~187_combout  = (\addr[0]~input_o  & ((\data_array~186_combout  & (\data_array~125_q )) # (!\data_array~186_combout  & ((\data_array~61_q ))))) # (!\addr[0]~input_o  & (\data_array~186_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\data_array~186_combout ),
	.datac(\data_array~125_q ),
	.datad(\data_array~61_q ),
	.cin(gnd),
	.combout(\data_array~187_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~187 .lut_mask = 16'hE6C4;
defparam \data_array~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N7
dffeas \out_data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[29]~29_combout ),
	.asdata(\data_array~187_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[29]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[29] .is_wysiwyg = "true";
defparam \out_data[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N23
fiftyfivenm_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .listen_to_nsleep_signal = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y34_N31
dffeas \simple_ram|ram~478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~478 .is_wysiwyg = "true";
defparam \simple_ram|ram~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N9
dffeas \simple_ram|ram~350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~350 .is_wysiwyg = "true";
defparam \simple_ram|ram~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y34_N29
dffeas \simple_ram|ram~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~94 .is_wysiwyg = "true";
defparam \simple_ram|ram~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N7
dffeas \simple_ram|ram~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~222 .is_wysiwyg = "true";
defparam \simple_ram|ram~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1624 (
// Equation(s):
// \simple_ram|ram~1624_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~222_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~94_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~94_q ),
	.datad(\simple_ram|ram~222_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1624_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1624 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1625 (
// Equation(s):
// \simple_ram|ram~1625_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1624_combout  & (\simple_ram|ram~478_q )) # (!\simple_ram|ram~1624_combout  & ((\simple_ram|ram~350_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1624_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~478_q ),
	.datac(\simple_ram|ram~350_q ),
	.datad(\simple_ram|ram~1624_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1625_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1625 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~190feeder (
// Equation(s):
// \simple_ram|ram~190feeder_combout  = \data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[30]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~190feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N1
dffeas \simple_ram|ram~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~190 .is_wysiwyg = "true";
defparam \simple_ram|ram~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N31
dffeas \simple_ram|ram~446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~446 .is_wysiwyg = "true";
defparam \simple_ram|ram~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N29
dffeas \simple_ram|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~62 .is_wysiwyg = "true";
defparam \simple_ram|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~318feeder (
// Equation(s):
// \simple_ram|ram~318feeder_combout  = \data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[30]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~318feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N9
dffeas \simple_ram|ram~318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~318 .is_wysiwyg = "true";
defparam \simple_ram|ram~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1626 (
// Equation(s):
// \simple_ram|ram~1626_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~318_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~62_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~62_q ),
	.datad(\simple_ram|ram~318_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1626_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1626 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1627 (
// Equation(s):
// \simple_ram|ram~1627_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1626_combout  & ((\simple_ram|ram~446_q ))) # (!\simple_ram|ram~1626_combout  & (\simple_ram|ram~190_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1626_combout ))))

	.dataa(\simple_ram|ram~190_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~446_q ),
	.datad(\simple_ram|ram~1626_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1627_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1627 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N5
dffeas \simple_ram|ram~286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~286 .is_wysiwyg = "true";
defparam \simple_ram|ram~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N21
dffeas \simple_ram|ram~414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~414 .is_wysiwyg = "true";
defparam \simple_ram|ram~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N15
dffeas \simple_ram|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~30 .is_wysiwyg = "true";
defparam \simple_ram|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~158feeder (
// Equation(s):
// \simple_ram|ram~158feeder_combout  = \data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[30]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~158feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N27
dffeas \simple_ram|ram~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~158 .is_wysiwyg = "true";
defparam \simple_ram|ram~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
fiftyfivenm_lcell_comb \simple_ram|ram~1628 (
// Equation(s):
// \simple_ram|ram~1628_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~158_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~30_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~30_q ),
	.datad(\simple_ram|ram~158_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1628_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1628 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1629 (
// Equation(s):
// \simple_ram|ram~1629_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1628_combout  & ((\simple_ram|ram~414_q ))) # (!\simple_ram|ram~1628_combout  & (\simple_ram|ram~286_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1628_combout ))))

	.dataa(\simple_ram|ram~286_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~414_q ),
	.datad(\simple_ram|ram~1628_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1629_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1629 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1630 (
// Equation(s):
// \simple_ram|ram~1630_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\simple_ram|ram~1627_combout )) # (!\addr[0]~input_o  & ((\simple_ram|ram~1629_combout )))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\simple_ram|ram~1627_combout ),
	.datad(\simple_ram|ram~1629_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1630_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1630 .lut_mask = 16'hD9C8;
defparam \simple_ram|ram~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N13
dffeas \simple_ram|ram~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~254 .is_wysiwyg = "true";
defparam \simple_ram|ram~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N1
dffeas \simple_ram|ram~510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~510 .is_wysiwyg = "true";
defparam \simple_ram|ram~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N3
dffeas \simple_ram|ram~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~126 .is_wysiwyg = "true";
defparam \simple_ram|ram~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N3
dffeas \simple_ram|ram~382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~382 .is_wysiwyg = "true";
defparam \simple_ram|ram~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1631 (
// Equation(s):
// \simple_ram|ram~1631_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~382_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~126_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~126_q ),
	.datad(\simple_ram|ram~382_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1631_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1631 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1632 (
// Equation(s):
// \simple_ram|ram~1632_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1631_combout  & ((\simple_ram|ram~510_q ))) # (!\simple_ram|ram~1631_combout  & (\simple_ram|ram~254_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1631_combout ))))

	.dataa(\simple_ram|ram~254_q ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~510_q ),
	.datad(\simple_ram|ram~1631_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1632_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1632 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1633 (
// Equation(s):
// \simple_ram|ram~1633_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1630_combout  & ((\simple_ram|ram~1632_combout ))) # (!\simple_ram|ram~1630_combout  & (\simple_ram|ram~1625_combout )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1630_combout ))))

	.dataa(\simple_ram|ram~1625_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~1630_combout ),
	.datad(\simple_ram|ram~1632_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1633_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1633 .lut_mask = 16'hF838;
defparam \simple_ram|ram~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N3
dffeas \simple_ram|ram~894 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~894 .is_wysiwyg = "true";
defparam \simple_ram|ram~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \simple_ram|ram~830 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~830 .is_wysiwyg = "true";
defparam \simple_ram|ram~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \simple_ram|ram~798 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~798 .is_wysiwyg = "true";
defparam \simple_ram|ram~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y29_N18
fiftyfivenm_lcell_comb \simple_ram|ram~862feeder (
// Equation(s):
// \simple_ram|ram~862feeder_combout  = \data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[30]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~862feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y29_N19
dffeas \simple_ram|ram~862 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~862 .is_wysiwyg = "true";
defparam \simple_ram|ram~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1634 (
// Equation(s):
// \simple_ram|ram~1634_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~862_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~798_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~798_q ),
	.datad(\simple_ram|ram~862_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1634_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1634 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1635 (
// Equation(s):
// \simple_ram|ram~1635_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1634_combout  & (\simple_ram|ram~894_q )) # (!\simple_ram|ram~1634_combout  & ((\simple_ram|ram~830_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1634_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~894_q ),
	.datac(\simple_ram|ram~830_q ),
	.datad(\simple_ram|ram~1634_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1635_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1635 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
fiftyfivenm_lcell_comb \simple_ram|ram~990feeder (
// Equation(s):
// \simple_ram|ram~990feeder_combout  = \data[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[30]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~990feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~990feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~990feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N9
dffeas \simple_ram|ram~990 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~990 .is_wysiwyg = "true";
defparam \simple_ram|ram~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \simple_ram|ram~1022 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1022 .is_wysiwyg = "true";
defparam \simple_ram|ram~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \simple_ram|ram~926 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~926 .is_wysiwyg = "true";
defparam \simple_ram|ram~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \simple_ram|ram~958 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~958 .is_wysiwyg = "true";
defparam \simple_ram|ram~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1641 (
// Equation(s):
// \simple_ram|ram~1641_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~958_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~926_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~926_q ),
	.datad(\simple_ram|ram~958_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1641_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1641 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1642 (
// Equation(s):
// \simple_ram|ram~1642_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1641_combout  & ((\simple_ram|ram~1022_q ))) # (!\simple_ram|ram~1641_combout  & (\simple_ram|ram~990_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1641_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~990_q ),
	.datac(\simple_ram|ram~1022_q ),
	.datad(\simple_ram|ram~1641_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1642_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1642 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \simple_ram|ram~574 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~574 .is_wysiwyg = "true";
defparam \simple_ram|ram~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \simple_ram|ram~638 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~638 .is_wysiwyg = "true";
defparam \simple_ram|ram~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y32_N5
dffeas \simple_ram|ram~542 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~542 .is_wysiwyg = "true";
defparam \simple_ram|ram~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \simple_ram|ram~606 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~606 .is_wysiwyg = "true";
defparam \simple_ram|ram~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1638 (
// Equation(s):
// \simple_ram|ram~1638_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~606_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~542_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~542_q ),
	.datad(\simple_ram|ram~606_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1638_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1638 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1639 (
// Equation(s):
// \simple_ram|ram~1639_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1638_combout  & ((\simple_ram|ram~638_q ))) # (!\simple_ram|ram~1638_combout  & (\simple_ram|ram~574_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1638_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~574_q ),
	.datac(\simple_ram|ram~638_q ),
	.datad(\simple_ram|ram~1638_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1639_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1639 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \simple_ram|ram~734 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~734 .is_wysiwyg = "true";
defparam \simple_ram|ram~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N31
dffeas \simple_ram|ram~766 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~766 .is_wysiwyg = "true";
defparam \simple_ram|ram~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N5
dffeas \simple_ram|ram~670 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~670 .is_wysiwyg = "true";
defparam \simple_ram|ram~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N19
dffeas \simple_ram|ram~702 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~702 .is_wysiwyg = "true";
defparam \simple_ram|ram~702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1636 (
// Equation(s):
// \simple_ram|ram~1636_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~702_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~670_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~670_q ),
	.datad(\simple_ram|ram~702_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1636_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1636 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1637 (
// Equation(s):
// \simple_ram|ram~1637_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1636_combout  & ((\simple_ram|ram~766_q ))) # (!\simple_ram|ram~1636_combout  & (\simple_ram|ram~734_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1636_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~734_q ),
	.datac(\simple_ram|ram~766_q ),
	.datad(\simple_ram|ram~1636_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1637_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1637 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
fiftyfivenm_lcell_comb \simple_ram|ram~1640 (
// Equation(s):
// \simple_ram|ram~1640_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~1637_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~1639_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1639_combout ),
	.datad(\simple_ram|ram~1637_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1640_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1640 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
fiftyfivenm_lcell_comb \simple_ram|ram~1643 (
// Equation(s):
// \simple_ram|ram~1643_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1640_combout  & ((\simple_ram|ram~1642_combout ))) # (!\simple_ram|ram~1640_combout  & (\simple_ram|ram~1635_combout )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1640_combout ))))

	.dataa(\simple_ram|ram~1635_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~1642_combout ),
	.datad(\simple_ram|ram~1640_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1643_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1643 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N12
fiftyfivenm_lcell_comb \out_data[30]~30 (
// Equation(s):
// \out_data[30]~30_combout  = (\addr[4]~input_o  & ((\simple_ram|ram~1643_combout ))) # (!\addr[4]~input_o  & (\simple_ram|ram~1633_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1633_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1643_combout ),
	.cin(gnd),
	.combout(\out_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[30]~30 .lut_mask = 16'hEE44;
defparam \out_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N31
dffeas \data_array~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~30 .is_wysiwyg = "true";
defparam \data_array~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
fiftyfivenm_lcell_comb \data_array~62feeder (
// Equation(s):
// \data_array~62feeder_combout  = out_data[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[30]),
	.cin(gnd),
	.combout(\data_array~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~62feeder .lut_mask = 16'hFF00;
defparam \data_array~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N27
dffeas \data_array~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~62 .is_wysiwyg = "true";
defparam \data_array~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N30
fiftyfivenm_lcell_comb \data_array~188 (
// Equation(s):
// \data_array~188_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\data_array~62_q ))) # (!\addr[0]~input_o  & (\data_array~30_q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~30_q ),
	.datad(\data_array~62_q ),
	.cin(gnd),
	.combout(\data_array~188_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~188 .lut_mask = 16'hDC98;
defparam \data_array~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y26_N7
dffeas \data_array~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~126 .is_wysiwyg = "true";
defparam \data_array~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N8
fiftyfivenm_lcell_comb \data_array~94feeder (
// Equation(s):
// \data_array~94feeder_combout  = out_data[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~94feeder .lut_mask = 16'hF0F0;
defparam \data_array~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N9
dffeas \data_array~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~94 .is_wysiwyg = "true";
defparam \data_array~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N6
fiftyfivenm_lcell_comb \data_array~189 (
// Equation(s):
// \data_array~189_combout  = (\data_array~188_combout  & (((\data_array~126_q )) # (!\addr[1]~input_o ))) # (!\data_array~188_combout  & (\addr[1]~input_o  & ((\data_array~94_q ))))

	.dataa(\data_array~188_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\data_array~126_q ),
	.datad(\data_array~94_q ),
	.cin(gnd),
	.combout(\data_array~189_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~189 .lut_mask = 16'hE6A2;
defparam \data_array~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N13
dffeas \out_data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[30]~30_combout ),
	.asdata(\data_array~189_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[30]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[30] .is_wysiwyg = "true";
defparam \out_data[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N15
fiftyfivenm_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .listen_to_nsleep_signal = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~767feeder (
// Equation(s):
// \simple_ram|ram~767feeder_combout  = \data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[31]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~767feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~767feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~767feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \simple_ram|ram~767 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~767 .is_wysiwyg = "true";
defparam \simple_ram|ram~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N31
dffeas \simple_ram|ram~703 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~703 .is_wysiwyg = "true";
defparam \simple_ram|ram~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y32_N17
dffeas \simple_ram|ram~671 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~671 .is_wysiwyg = "true";
defparam \simple_ram|ram~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~735feeder (
// Equation(s):
// \simple_ram|ram~735feeder_combout  = \data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data[31]~input_o ),
	.cin(gnd),
	.combout(\simple_ram|ram~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~735feeder .lut_mask = 16'hFF00;
defparam \simple_ram|ram~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N29
dffeas \simple_ram|ram~735 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\simple_ram|ram~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simple_ram|ram~1701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~735 .is_wysiwyg = "true";
defparam \simple_ram|ram~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1654 (
// Equation(s):
// \simple_ram|ram~1654_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~735_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~671_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~671_q ),
	.datad(\simple_ram|ram~735_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1654_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1654 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1655 (
// Equation(s):
// \simple_ram|ram~1655_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1654_combout  & (\simple_ram|ram~767_q )) # (!\simple_ram|ram~1654_combout  & ((\simple_ram|ram~703_q ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1654_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~767_q ),
	.datac(\simple_ram|ram~703_q ),
	.datad(\simple_ram|ram~1654_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1655_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1655 .lut_mask = 16'hDDA0;
defparam \simple_ram|ram~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \simple_ram|ram~959 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~959 .is_wysiwyg = "true";
defparam \simple_ram|ram~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \simple_ram|ram~1023 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~1023 .is_wysiwyg = "true";
defparam \simple_ram|ram~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \simple_ram|ram~927 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~927 .is_wysiwyg = "true";
defparam \simple_ram|ram~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \simple_ram|ram~991 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~991 .is_wysiwyg = "true";
defparam \simple_ram|ram~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1661 (
// Equation(s):
// \simple_ram|ram~1661_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\simple_ram|ram~991_q ))) # (!\addr[1]~input_o  & (\simple_ram|ram~927_q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~927_q ),
	.datad(\simple_ram|ram~991_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1661_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1661 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1662 (
// Equation(s):
// \simple_ram|ram~1662_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1661_combout  & ((\simple_ram|ram~1023_q ))) # (!\simple_ram|ram~1661_combout  & (\simple_ram|ram~959_q )))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1661_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~959_q ),
	.datac(\simple_ram|ram~1023_q ),
	.datad(\simple_ram|ram~1661_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1662_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1662 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N21
dffeas \simple_ram|ram~607 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~607 .is_wysiwyg = "true";
defparam \simple_ram|ram~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \simple_ram|ram~639 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~639 .is_wysiwyg = "true";
defparam \simple_ram|ram~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \simple_ram|ram~543 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~543 .is_wysiwyg = "true";
defparam \simple_ram|ram~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \simple_ram|ram~575 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~575 .is_wysiwyg = "true";
defparam \simple_ram|ram~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1658 (
// Equation(s):
// \simple_ram|ram~1658_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~575_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~543_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~543_q ),
	.datad(\simple_ram|ram~575_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1658_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1658 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1659 (
// Equation(s):
// \simple_ram|ram~1659_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1658_combout  & ((\simple_ram|ram~639_q ))) # (!\simple_ram|ram~1658_combout  & (\simple_ram|ram~607_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1658_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~607_q ),
	.datac(\simple_ram|ram~639_q ),
	.datad(\simple_ram|ram~1658_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1659_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1659 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \simple_ram|ram~863 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~863 .is_wysiwyg = "true";
defparam \simple_ram|ram~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \simple_ram|ram~895 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~895 .is_wysiwyg = "true";
defparam \simple_ram|ram~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N31
dffeas \simple_ram|ram~799 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~799 .is_wysiwyg = "true";
defparam \simple_ram|ram~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \simple_ram|ram~831 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~831 .is_wysiwyg = "true";
defparam \simple_ram|ram~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
fiftyfivenm_lcell_comb \simple_ram|ram~1656 (
// Equation(s):
// \simple_ram|ram~1656_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\simple_ram|ram~831_q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\simple_ram|ram~799_q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~799_q ),
	.datad(\simple_ram|ram~831_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1656_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1656 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
fiftyfivenm_lcell_comb \simple_ram|ram~1657 (
// Equation(s):
// \simple_ram|ram~1657_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1656_combout  & ((\simple_ram|ram~895_q ))) # (!\simple_ram|ram~1656_combout  & (\simple_ram|ram~863_q )))) # (!\addr[1]~input_o  & (((\simple_ram|ram~1656_combout ))))

	.dataa(\simple_ram|ram~863_q ),
	.datab(\addr[1]~input_o ),
	.datac(\simple_ram|ram~895_q ),
	.datad(\simple_ram|ram~1656_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1657_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1657 .lut_mask = 16'hF388;
defparam \simple_ram|ram~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
fiftyfivenm_lcell_comb \simple_ram|ram~1660 (
// Equation(s):
// \simple_ram|ram~1660_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~1657_combout )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~1659_combout )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~1659_combout ),
	.datad(\simple_ram|ram~1657_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1660_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1660 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
fiftyfivenm_lcell_comb \simple_ram|ram~1663 (
// Equation(s):
// \simple_ram|ram~1663_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1660_combout  & ((\simple_ram|ram~1662_combout ))) # (!\simple_ram|ram~1660_combout  & (\simple_ram|ram~1655_combout )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1660_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1655_combout ),
	.datac(\simple_ram|ram~1662_combout ),
	.datad(\simple_ram|ram~1660_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1663_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1663 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y30_N17
dffeas \simple_ram|ram~383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~383 .is_wysiwyg = "true";
defparam \simple_ram|ram~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y30_N27
dffeas \simple_ram|ram~511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~511 .is_wysiwyg = "true";
defparam \simple_ram|ram~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N27
dffeas \simple_ram|ram~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~127 .is_wysiwyg = "true";
defparam \simple_ram|ram~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y33_N29
dffeas \simple_ram|ram~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~255 .is_wysiwyg = "true";
defparam \simple_ram|ram~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1651 (
// Equation(s):
// \simple_ram|ram~1651_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\simple_ram|ram~255_q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\simple_ram|ram~127_q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~127_q ),
	.datad(\simple_ram|ram~255_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1651_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1651 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y30_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1652 (
// Equation(s):
// \simple_ram|ram~1652_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1651_combout  & ((\simple_ram|ram~511_q ))) # (!\simple_ram|ram~1651_combout  & (\simple_ram|ram~383_q )))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1651_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\simple_ram|ram~383_q ),
	.datac(\simple_ram|ram~511_q ),
	.datad(\simple_ram|ram~1651_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1652_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1652 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N5
dffeas \simple_ram|ram~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~95 .is_wysiwyg = "true";
defparam \simple_ram|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N19
dffeas \simple_ram|ram~351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~351 .is_wysiwyg = "true";
defparam \simple_ram|ram~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1646 (
// Equation(s):
// \simple_ram|ram~1646_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\simple_ram|ram~351_q ))) # (!\addr[3]~input_o  & (\simple_ram|ram~95_q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~95_q ),
	.datad(\simple_ram|ram~351_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1646_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1646 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y34_N27
dffeas \simple_ram|ram~479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~479 .is_wysiwyg = "true";
defparam \simple_ram|ram~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \simple_ram|ram~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~223 .is_wysiwyg = "true";
defparam \simple_ram|ram~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y34_N26
fiftyfivenm_lcell_comb \simple_ram|ram~1647 (
// Equation(s):
// \simple_ram|ram~1647_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1646_combout  & (\simple_ram|ram~479_q )) # (!\simple_ram|ram~1646_combout  & ((\simple_ram|ram~223_q ))))) # (!\addr[2]~input_o  & (\simple_ram|ram~1646_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~1646_combout ),
	.datac(\simple_ram|ram~479_q ),
	.datad(\simple_ram|ram~223_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1647_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1647 .lut_mask = 16'hE6C4;
defparam \simple_ram|ram~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N3
dffeas \simple_ram|ram~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~159 .is_wysiwyg = "true";
defparam \simple_ram|ram~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N17
dffeas \simple_ram|ram~415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~415 .is_wysiwyg = "true";
defparam \simple_ram|ram~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \simple_ram|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~31 .is_wysiwyg = "true";
defparam \simple_ram|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N17
dffeas \simple_ram|ram~287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~287 .is_wysiwyg = "true";
defparam \simple_ram|ram~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
fiftyfivenm_lcell_comb \simple_ram|ram~1648 (
// Equation(s):
// \simple_ram|ram~1648_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\simple_ram|ram~287_q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & (\simple_ram|ram~31_q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~31_q ),
	.datad(\simple_ram|ram~287_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1648_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1648 .lut_mask = 16'hBA98;
defparam \simple_ram|ram~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
fiftyfivenm_lcell_comb \simple_ram|ram~1649 (
// Equation(s):
// \simple_ram|ram~1649_combout  = (\addr[2]~input_o  & ((\simple_ram|ram~1648_combout  & ((\simple_ram|ram~415_q ))) # (!\simple_ram|ram~1648_combout  & (\simple_ram|ram~159_q )))) # (!\addr[2]~input_o  & (((\simple_ram|ram~1648_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\simple_ram|ram~159_q ),
	.datac(\simple_ram|ram~415_q ),
	.datad(\simple_ram|ram~1648_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1649_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1649 .lut_mask = 16'hF588;
defparam \simple_ram|ram~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
fiftyfivenm_lcell_comb \simple_ram|ram~1650 (
// Equation(s):
// \simple_ram|ram~1650_combout  = (\addr[1]~input_o  & ((\simple_ram|ram~1647_combout ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((!\addr[0]~input_o  & \simple_ram|ram~1649_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\simple_ram|ram~1647_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\simple_ram|ram~1649_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1650_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1650 .lut_mask = 16'hADA8;
defparam \simple_ram|ram~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y29_N23
dffeas \simple_ram|ram~447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~447 .is_wysiwyg = "true";
defparam \simple_ram|ram~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y31_N3
dffeas \simple_ram|ram~319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~319 .is_wysiwyg = "true";
defparam \simple_ram|ram~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y29_N9
dffeas \simple_ram|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~63 .is_wysiwyg = "true";
defparam \simple_ram|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N7
dffeas \simple_ram|ram~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\simple_ram|ram~1673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simple_ram|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \simple_ram|ram~191 .is_wysiwyg = "true";
defparam \simple_ram|ram~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y29_N8
fiftyfivenm_lcell_comb \simple_ram|ram~1644 (
// Equation(s):
// \simple_ram|ram~1644_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\simple_ram|ram~191_q ))) # (!\addr[2]~input_o  & (\simple_ram|ram~63_q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\simple_ram|ram~63_q ),
	.datad(\simple_ram|ram~191_q ),
	.cin(gnd),
	.combout(\simple_ram|ram~1644_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1644 .lut_mask = 16'hDC98;
defparam \simple_ram|ram~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N2
fiftyfivenm_lcell_comb \simple_ram|ram~1645 (
// Equation(s):
// \simple_ram|ram~1645_combout  = (\addr[3]~input_o  & ((\simple_ram|ram~1644_combout  & (\simple_ram|ram~447_q )) # (!\simple_ram|ram~1644_combout  & ((\simple_ram|ram~319_q ))))) # (!\addr[3]~input_o  & (((\simple_ram|ram~1644_combout ))))

	.dataa(\simple_ram|ram~447_q ),
	.datab(\addr[3]~input_o ),
	.datac(\simple_ram|ram~319_q ),
	.datad(\simple_ram|ram~1644_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1645_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1645 .lut_mask = 16'hBBC0;
defparam \simple_ram|ram~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
fiftyfivenm_lcell_comb \simple_ram|ram~1653 (
// Equation(s):
// \simple_ram|ram~1653_combout  = (\addr[0]~input_o  & ((\simple_ram|ram~1650_combout  & (\simple_ram|ram~1652_combout )) # (!\simple_ram|ram~1650_combout  & ((\simple_ram|ram~1645_combout ))))) # (!\addr[0]~input_o  & (((\simple_ram|ram~1650_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\simple_ram|ram~1652_combout ),
	.datac(\simple_ram|ram~1650_combout ),
	.datad(\simple_ram|ram~1645_combout ),
	.cin(gnd),
	.combout(\simple_ram|ram~1653_combout ),
	.cout());
// synopsys translate_off
defparam \simple_ram|ram~1653 .lut_mask = 16'hDAD0;
defparam \simple_ram|ram~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
fiftyfivenm_lcell_comb \out_data[31]~31 (
// Equation(s):
// \out_data[31]~31_combout  = (\addr[4]~input_o  & (\simple_ram|ram~1663_combout )) # (!\addr[4]~input_o  & ((\simple_ram|ram~1653_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\simple_ram|ram~1663_combout ),
	.datac(gnd),
	.datad(\simple_ram|ram~1653_combout ),
	.cin(gnd),
	.combout(\out_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \out_data[31]~31 .lut_mask = 16'hDD88;
defparam \out_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N7
dffeas \data_array~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~31 .is_wysiwyg = "true";
defparam \data_array~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N24
fiftyfivenm_lcell_comb \data_array~95feeder (
// Equation(s):
// \data_array~95feeder_combout  = out_data[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data[31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_array~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~95feeder .lut_mask = 16'hF0F0;
defparam \data_array~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y27_N25
dffeas \data_array~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~95 .is_wysiwyg = "true";
defparam \data_array~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N6
fiftyfivenm_lcell_comb \data_array~190 (
// Equation(s):
// \data_array~190_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\data_array~95_q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_array~31_q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~31_q ),
	.datad(\data_array~95_q ),
	.cin(gnd),
	.combout(\data_array~190_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~190 .lut_mask = 16'hBA98;
defparam \data_array~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N11
dffeas \data_array~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(out_data[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_array~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~127 .is_wysiwyg = "true";
defparam \data_array~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
fiftyfivenm_lcell_comb \data_array~63feeder (
// Equation(s):
// \data_array~63feeder_combout  = out_data[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_data[31]),
	.cin(gnd),
	.combout(\data_array~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~63feeder .lut_mask = 16'hFF00;
defparam \data_array~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \data_array~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_array~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_array~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_array~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_array~63 .is_wysiwyg = "true";
defparam \data_array~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
fiftyfivenm_lcell_comb \data_array~191 (
// Equation(s):
// \data_array~191_combout  = (\data_array~190_combout  & (((\data_array~127_q )) # (!\addr[0]~input_o ))) # (!\data_array~190_combout  & (\addr[0]~input_o  & ((\data_array~63_q ))))

	.dataa(\data_array~190_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\data_array~127_q ),
	.datad(\data_array~63_q ),
	.cin(gnd),
	.combout(\data_array~191_combout ),
	.cout());
// synopsys translate_off
defparam \data_array~191 .lut_mask = 16'hE6A2;
defparam \data_array~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N15
dffeas \out_data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out_data[31]~31_combout ),
	.asdata(\data_array~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\always0~1_combout ),
	.ena(!\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data[31]),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[31] .is_wysiwyg = "true";
defparam \out_data[31] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

assign q[8] = \q[8]~output_o ;

assign q[9] = \q[9]~output_o ;

assign q[10] = \q[10]~output_o ;

assign q[11] = \q[11]~output_o ;

assign q[12] = \q[12]~output_o ;

assign q[13] = \q[13]~output_o ;

assign q[14] = \q[14]~output_o ;

assign q[15] = \q[15]~output_o ;

assign q[16] = \q[16]~output_o ;

assign q[17] = \q[17]~output_o ;

assign q[18] = \q[18]~output_o ;

assign q[19] = \q[19]~output_o ;

assign q[20] = \q[20]~output_o ;

assign q[21] = \q[21]~output_o ;

assign q[22] = \q[22]~output_o ;

assign q[23] = \q[23]~output_o ;

assign q[24] = \q[24]~output_o ;

assign q[25] = \q[25]~output_o ;

assign q[26] = \q[26]~output_o ;

assign q[27] = \q[27]~output_o ;

assign q[28] = \q[28]~output_o ;

assign q[29] = \q[29]~output_o ;

assign q[30] = \q[30]~output_o ;

assign q[31] = \q[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
