part=xczu2cg-sfvc784-1-e

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=systolic_top_uart_4parallel
csim.code_analyzer=1
tb.file=C:/fpga/simon/asic_accelerator/overall_tb.cpp
syn.file=systolic_array.cpp