
---------- Begin Simulation Statistics ----------
simSeconds                                   0.016342                       # Number of seconds simulated (Second)
simTicks                                  16342069500                       # Number of ticks simulated (Tick)
finalTick                                 16342069500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    185.34                       # Real time elapsed on the host (Second)
hostTickRate                                 88175670                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     713540                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       83044348                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   269781                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     448075                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         32684140                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       116857837                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      765                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      103940944                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  96593                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             33814198                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          49427743                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  69                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            32493444                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.198828                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.240992                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7254856     22.33%     22.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1299100      4.00%     26.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3938484     12.12%     38.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3197393      9.84%     48.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   6358921     19.57%     67.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4867676     14.98%     82.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3870933     11.91%     94.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1475613      4.54%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    230468      0.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              32493444                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1380643     98.61%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    189      0.01%     98.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     98.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1012      0.07%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    16      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   53      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  10321      0.74%     99.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7158      0.51%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               481      0.03%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              187      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       816217      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      78936228     75.94%     76.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1298      0.00%     76.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         40697      0.04%     76.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1481390      1.43%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1260      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7991      0.01%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2964599      2.85%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        17735      0.02%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       752055      0.72%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2723      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      1473094      1.42%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      2946188      2.83%     86.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       736547      0.71%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7816293      7.52%     94.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2959711      2.85%     97.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2971270      2.86%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        15640      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      103940944                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.180165                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1400061                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                215120494                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               137245733                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        89068488                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  26751487                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 13427617                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         13369850                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    91148151                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     13376637                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         102918823                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      10616692                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1022116                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           13589692                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        8434417                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      2973000                       # Number of stores executed (Count)
system.cpu.numRate                           3.148892                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2308                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          190696                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83044348                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.653683                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.653683                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.529794                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.529794                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  133391334                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  77027533                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    19308239                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   11135563                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    62601519                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   54930121                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  33946387                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      684                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       10824701                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4163038                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        48285                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1387386                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                10818751                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           9116995                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            442644                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              5605428                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 5601513                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999302                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  803392                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           12748                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5538                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7210                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1470                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        33806074                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             696                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            442135                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     28059937                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.959534                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.780890                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4577033     16.31%     16.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         8068685     28.76%     45.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2831572     10.09%     55.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3655108     13.03%     68.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2493613      8.89%     77.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          870309      3.10%     80.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           33998      0.12%     80.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          419742      1.50%     81.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5109877     18.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     28059937                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83044348                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    10612850                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8098002                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           8                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7153302                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   13351959                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    72651629                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                748764                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       754022      0.91%      0.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     61268247     73.78%     74.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1283      0.00%     74.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        38076      0.05%     74.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1478942      1.78%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1216      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7318      0.01%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2959983      3.56%     80.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        15384      0.02%     80.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       750032      0.90%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1161      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      1473094      1.77%     82.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     82.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      2946187      3.55%     86.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       736547      0.89%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      5133158      6.18%     93.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2500918      3.01%     96.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2964844      3.57%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13930      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83044348                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5109877                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       12202808                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12202808                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12202808                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12202808                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        74520                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           74520                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        74520                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          74520                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   4421300494                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   4421300494                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   4421300494                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   4421300494                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     12277328                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12277328                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12277328                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12277328                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006070                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006070                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006070                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006070                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59330.387735                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 59330.387735                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59330.387735                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 59330.387735                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        35968                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          140                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          882                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      40.780045                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           35                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        12445                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             12445                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        43887                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         43887                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        43887                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        43887                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        30633                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        30633                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        30633                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        30633                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1779777994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1779777994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1779777994                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1779777994                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002495                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002495                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002495                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002495                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58100.022655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58100.022655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58100.022655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58100.022655                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  30375                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9697197                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9697197                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        65270                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         65270                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   3736218000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   3736218000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9762467                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9762467                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006686                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006686                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57242.500383                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57242.500383                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        43877                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        43877                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        21393                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        21393                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1104562000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1104562000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002191                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51631.935680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51631.935680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2505611                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2505611                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         9250                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         9250                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    685082494                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    685082494                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2514861                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2514861                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003678                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003678                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 74062.972324                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 74062.972324                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         9240                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         9240                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    675215994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    675215994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003674                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003674                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73075.324026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73075.324026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.747866                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12233441                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              30631                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             399.381052                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.747866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          151                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           24585287                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          24585287                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  7539886                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6008027                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  17459857                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1042585                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 443089                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5285398                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1356                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              124112572                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6219                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            7707660                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       78179749                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10818751                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6410443                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      24334786                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  888792                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  847                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5696                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   7502276                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 78879                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           32493444                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.923650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.521313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11851999     36.48%     36.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1579941      4.86%     41.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   915833      2.82%     44.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   898752      2.77%     46.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1610284      4.96%     51.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2254854      6.94%     58.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1006057      3.10%     61.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1372517      4.22%     66.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 11003207     33.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             32493444                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.331009                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.391978                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        7497098                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           7497098                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       7497098                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          7497098                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5178                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5178                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5178                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5178                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    271112000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    271112000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    271112000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    271112000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      7502276                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       7502276                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      7502276                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      7502276                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000690                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000690                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000690                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000690                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 52358.439552                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 52358.439552                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 52358.439552                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 52358.439552                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1487                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      82.611111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4037                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4037                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          884                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           884                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          884                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          884                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4294                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4294                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4294                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    216173500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    216173500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    216173500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    216173500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000572                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000572                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000572                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000572                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 50343.153237                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 50343.153237                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 50343.153237                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 50343.153237                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   4037                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      7497098                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         7497098                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5178                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5178                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    271112000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    271112000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      7502276                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      7502276                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000690                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000690                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 52358.439552                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 52358.439552                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          884                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          884                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4294                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4294                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    216173500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    216173500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000572                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000572                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 50343.153237                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 50343.153237                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.799103                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              7501392                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               4294                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1746.947368                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.799103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           15008846                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          15008846                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    443089                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5045330                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    34110                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              116858602                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1282                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10824701                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4163038                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   717                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      9478                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    18869                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            553                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         199000                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       246821                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               445821                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                102520489                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               102438338                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  81765582                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 151516147                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.134191                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.539649                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      850735                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2726694                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  182                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 553                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1648188                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    722                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8098001                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.726869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.573897                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8045792     99.36%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2360      0.03%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                12573      0.16%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  661      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  216      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  215      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  140      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  229      0.00%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  435      0.01%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  284      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                741      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                981      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2087      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3491      0.04%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              12491      0.15%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1462      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1249      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3830      0.05%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                835      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1752      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4639      0.06%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                437      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 99      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              734      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              805                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8098001                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                10614733                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2973027                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2653                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       520                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 7503163                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1183                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 443089                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  8070979                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 5284813                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          14391                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  17693084                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                987088                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              121692798                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7740                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 454552                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  20363                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 120175                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              50                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           176981864                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   310277002                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                173520904                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  19358155                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             116510077                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 60471697                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     727                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 699                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3766427                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        139793696                       # The number of ROB reads (Count)
system.cpu.rob.writes                       238135833                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83044348                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    65                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   1923                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  11092                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     13015                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  1923                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 11092                       # number of overall hits (Count)
system.l2.overallHits::total                    13015                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2366                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                19540                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   21906                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2366                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               19540                       # number of overall misses (Count)
system.l2.overallMisses::total                  21906                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       189133500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1615680500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1804814000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      189133500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1615680500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1804814000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               4289                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              30632                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 34921                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4289                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             30632                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                34921                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.551644                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.637895                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.627302                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.551644                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.637895                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.627302                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79938.081150                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 82685.798362                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    82389.025838                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 79938.081150                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 82685.798362                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   82389.025838                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 6447                       # number of writebacks (Count)
system.l2.writebacks::total                      6447                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2366                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            19540                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               21906                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2366                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           19540                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              21906                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    165473500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1420290500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1585764000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    165473500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1420290500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1585764000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.551644                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.637895                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.627302                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.551644                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.637895                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.627302                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69938.081150                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72686.310133                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 72389.482334                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69938.081150                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72686.310133                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 72389.482334                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          20465                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            1923                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1923                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2366                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2366                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    189133500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    189133500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4289                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4289                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.551644                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.551644                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79938.081150                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79938.081150                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2366                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2366                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    165473500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    165473500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.551644                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.551644                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69938.081150                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69938.081150                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1124                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1124                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             8117                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                8117                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    649359500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      649359500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           9241                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              9241                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.878368                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.878368                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79999.938401                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79999.938401                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         8117                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            8117                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    568199500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    568199500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.878368                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.878368                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70001.170383                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70001.170383                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           9968                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              9968                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11423                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11423                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    966321000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    966321000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        21391                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         21391                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.534010                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.534010                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84594.327235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 84594.327235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        11423                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11423                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    852091000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    852091000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.534010                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.534010                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74594.327235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74594.327235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         4031                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4031                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4031                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4031                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        12445                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            12445                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        12445                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        12445                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2040.409351                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        69292                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      22513                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.077866                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      26.523738                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       154.013170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      1859.872443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.012951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.075202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.908141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   39                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  375                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1611                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   20                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     577097                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    577097                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      6447.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2366.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     19474.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002326406500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          365                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          365                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               53712                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               6070                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       21906                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       6447                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     21906                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     6447                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     66                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 21906                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 6447                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   18069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2949                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      59.802740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     34.379197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    128.404921                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           322     88.22%     88.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           36      9.86%     98.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      1.64%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.27%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.591781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.572047                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.815670                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               75     20.55%     20.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.27%     20.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              287     78.63%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      0.55%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           365                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1401984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               412608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              85789868.90246673                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              25248209.84270076                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   16342048000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     576378.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       151424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1246336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       410944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 9265901.114910813048                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 76265493.791958227754                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 25146386.753525920212                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2366                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        19540                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         6447                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     68094000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    616443250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 378798889500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28780.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31547.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  58755838.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       151424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1250496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1401920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       151424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       151424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       412608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       412608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2366                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        19539                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           21905                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         6447                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           6447                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        9265901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       76520052                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          85785953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      9265901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9265901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     25248210                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         25248210                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     25248210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       9265901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      76520052                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        111034162                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                21840                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                6421                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               275037250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             109200000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          684537250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12593.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31343.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13913                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               5430                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.70                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8917                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   202.823371                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   137.302417                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   226.875322                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3681     41.28%     41.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2898     32.50%     73.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1255     14.07%     87.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          272      3.05%     90.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          184      2.06%     92.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          119      1.33%     94.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           75      0.84%     95.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      0.66%     95.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          374      4.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8917                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1397760                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             410944                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               85.531395                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               25.146387                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.67                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        33250980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        17669520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       76933500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      15618240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1289514720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3277988490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3514943520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    8225918970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   503.358462                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9105194500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    545480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6691395000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        30423540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        16170495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       79004100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      17899380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1289514720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3358387560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3447239040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    8238638835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   504.136813                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8928666000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    545480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6867923500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13789                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6447                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             13092                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8117                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8116                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13789                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        63350                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        63350                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   63350                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1814528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1814528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1814528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              21906                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    21906    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                21906                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            72875500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          117460250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          41445                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        19539                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              25685                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        18892                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4037                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            31948                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              9241                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             9240                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4294                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         21391                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12620                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        91640                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 104260                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       532864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2756864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3289728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           20470                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    412928                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             55392                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.017548                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.131301                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   54420     98.25%     98.25% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     972      1.75%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               55392                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16342069500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           51151500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           6443994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          45947998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         69339                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        34412                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             957                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
