[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCD90120RGCT production of TEXAS INSTRUMENTS from the text:1\nFEATURES\nDESCRIPTION\nAPPLICATIONS\nRmrgVmarg\n47pF100kΩ\nClosed Loop\nMarginingUCD90120VMONGPIO12V\nV33FB\nV33A\nV33D\nGPIO\n3.3V OUT VMON\n1.8V OUT3.3V_UCD\n0.8V OUT\nI0.8V\nTEMP0.8VVMON\nVMON\nVMON\nVMON\nI12V\nTEMP12V VMONVMONINA196I12V12V OUT\n3.3V OUT12V OUT\n1.8V OUT\nGPIO\nGPIO0.8V OUT\nPWM2MHzINA196I0.8VWDI from main\nprocessorGPIO\nWDO GPIO/MRVMONTEMP ICTEMP0.8VTEMP ICTEMP12V\nPOWER_GOOD GPIO\nWARN_OC_0.8V_\nOR_12V GPIO\nSYSTEM RESET GPIO\nOTHER\nSEQUENCER DONE\n(CASCADE INPUT)GPIOI2C/\nPMBUS JTAG/EN\nDC-DC 1VOUT\nVFBVIN\n/EN\nLDO1VOUTVIN\n/EN\nDC-DC 2VOUT\nVFBVIN\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nUCD90120\n12-Channel\nSequencer\nand\nSystem\nHealth\nMonitor\n2\n•\nMonitor\nand\nSequence\n12\nVoltage\nRails\n–\nAll\nRails\nSampled\nEvery\n200\nµ\ns\nThe\nUCD90120\nPower\nSupply\nSequencer\nand\nSystem\nHealth\nMonitor\nmonitors\nand\nsequences\nup\nto\n–\n12-bit\nADC\nWith\n2.5V,\n0.5%\nInternal\nV\nREF\n12\nindependent\nvoltage\nrails.\nThe\ndevice\nintegrates\na\n–\nSequence\nBased\non\nTime,\nRail\nand\nPin\n12-bit\nADC\nwith\na\n2.5V\ninternal\nreference\nfor\nDependencies\nmonitoring\nup\nto\n13\npower\nsupply\nvoltage,\ncurrent,\nor\n–\nSix\nHardware\nComparators\nfor\nPower\ntemperature\ninputs.\nSupply\nFault\nResponse\nin\n<\n80\nµ\ns\n26\nGPIO\npins\ncan\nbe\nused\nfor\npower\nsupply\nenables,\n–\nFour\nProgrammable\nUnder-Voltage\nand\npower-on\nreset\nsignals,\nexternal\ninterrupts,\ncascading\nOver-Voltage\nThresholds\nper\nMonitor\nmultiple\nUCD90120\ndevices,\nor\nother\nsystem\nfunctions.\n12\nof\nthese\npins\ncan\nbe\nused\nas\nPWM\n–\nProgrammable\nFault\nResponse\nIncluding\noutputs\nfor\npower\nsupply\nmargining\nor\nRetries,\nShutdown\nSlaves\nand\nResequence\ngeneral-purpose\nPWM\nfunctions\nincluding\nclock\n•\nNon-Volatile\nError\nLogging\ngeneration\nfor\nswitch-mode\npower\nsupplies.\n–\nStores\nUp\nTo\n18\nFaults\nThe\nTI\nFusion\nDigital\nPower\nDesigner\nis\nprovided\nfor\n–\nLog\nPeak\nValues\nFor\nAll\nMonitor\nInputs\ndevice\nconfiguration.\nThis\nPC-based\nGraphical\nUser\nInterface\n(GUI)\noffers\nan\nintuitive\ninterface\nfor\n•\nClosed\nLoop\nMargining\nfor\n10\nRails\nconfiguring,\nstoring,\nand\nmonitoring\nall\nsystem\n–\nMargin\nOutput\nAdjusts\nRail\nVoltage\nto\noperating\nparameters.\nMatch\nUser-Defined\nMargin\nThresholds\nThe\nUCD90120\nhas\nan\nI\n2\nC/PMBus/SMBus\n–\nUnused\nMargin\nOutputs\ncan\nbe\nUsed\nas\ncommunication\ninterface\nfor\npre-production\nand\nGPIOs\nor\nGeneral-Purpose\nPWM\nOutputs\nin-system\nconfiguring\nand\nmonitoring\nand\na\nJTAG\n•\nWatchdog\nTimer\nand\nSystem\nReset\nPort\nfor\nproduction\nprogramming.\n–\nProgrammable\nWDT\nReset\nand\nStart\nTimes\n–\nConfigurable\nSystem\nReset\nPulse\nWidths\n•\nFlexible\nDigital\nI/O\nConfiguration\n–\nBoolean\nLogic\nBuilder\nfor\nGPO\nConfig\n–\nGPIOs\ncan\nbe\nUsed\nas\nEnables,\nResets,\nPower\nGood\nand\nOther\nOn-Board\nFunctions\n•\nWide\nRange\nSingle\nSupply\n(3.3V\nto\n12V)\n–\nInternal\nTemperature\nSensor\n–\n64-Pin\nQFN\nPackage\n•\nJTAG\nand\nI\n2\nC/SMBus/PMBus\nInterfaces\n•\nFusion\nDigital\nPower™\nGUI\nfor\nConfiguring\nand\nMonitoring\nDevice\nOperation\n•\nIndustrial\n/\nATE\n•\nTelecommunications\nand\nNetworking\nEquipment\n•\nServers\nand\nStorage\nSystems\n•\nAny\nSystem\nRequiring\nSequencing\nand\nMonitoring\nof\nMultiple\nPower\nRails\n1\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\n2\nFusion\nDigital\nPower\nis\na\ntrademark\nof\nTexas\nInstruments.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nFUNCTIONAL\nBLOCK\nDIAGRAM\n64 -pin□QFNComparators\nMonitor\nInputs\n12 -bit\n200 ksps ,\nADC\n( 2. 5 V , 0 .5 % ref )Margining\nOutputs\nOr\nGPIOSEQUENCING□ENGINE\nBOOLEAN\nLogic□BuilderInternal\nTemperature\nSensor\nGeneral -\nPurpose□I /O\n(GPIO )JTAG PMBus\nFLASH□Memory\nUser□Data, Fault\nand□Peak□Logging1316\n106\n64 -pin□QFNComparators\nMonitor\nInputs\n12 -bit\n200 ksps ,\nADC\n( 2. 5 V , 0 .5 % ref )Margining\nOutputs\nOr\nGPIOSEQUENCING□ENGINE\nBOOLEAN\nLogic□BuilderInternal\nTemperature\nSensor\nGeneral -\nPurpose□I /O\n(GPIO )JTAG PMBus\nFLASH□Memory\nUser□Data, Fault\nand□Peak□Logging1316\n106ABSOLUTE\nMAXIMUM\nRATINGS\n(1)\nRECOMMENDED\nOPERATING\nCONDITIONS\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nThese\ndevices\nhave\nlimited\nbuilt-in\nESD\nprotection.\nThe\nleads\nshould\nbe\nshorted\ntogether\nor\nthe\ndevice\nplaced\nin\nconductive\nfoam\nduring\nstorage\nor\nhandling\nto\nprevent\nelectrostatic\ndamage\nto\nthe\nMOS\ngates.\nORDERING\nINFORMATION\nORDERABLE\nPART\nNUMBER\nPACKAGE\nSupply\nUCD90120RGCR\n64-pin\nQFN\nReel\nof\n2000\nUCD90120RGCT\n64-pin\nQFN\nReel\nof\n250\nVALUE\nUNIT\nVoltage\napplied\nat\nV33D\nto\nDV\nSS\n–\n0.3\nV\nto\n3.8\nV\nVoltage\napplied\nat\nV33A\nto\nAV\nSS\n–\n0.3\nV\nto\n3.8\nV\nVoltage\napplied\nto\nany\npin\n(2)\n–\n0.3\nV\nto\n3.8\nV\nStorage\ntemperature\n(T\nSTG\n)\n–\n40\nto\n150\n°C\nHuman\nbody\nmodel\n(HBM)\n2.5\nkV\nESD\nRating\nCharged\ndevice\nmodel\n(CDM)\n750\nV\n(1)\nStresses\nbeyond\nthose\nlisted\nunder\nabsolute\nmaximum\nratings\nmay\ncause\npermanent\ndamage\nto\nthe\ndevice.\nThese\nare\nstress\nratings\nonly\nand\nfunctional\noperation\nof\nthe\ndevice\nat\nthese\nor\nany\nother\nconditions\nbeyond\nthose\nindicated\nunder\nrecommended\noperating\nconditions\nis\nnot\nimplied.\nExposure\nto\nabsolute-maximum-rated\nconditions\nfor\nextended\nperiods\nmay\naffect\ndevice\nreliability.\n(2)\nAll\nvoltages\nreferenced\nto\nV\nSS\nMIN\nNOM\nMAX\nUNIT\nV\n33D\n,\nV\n33DIO\n,\nV\n33A\nSupply\nvoltage\nduring\noperation\n(V\n33D\n,\nV\n33DIO\n,\nV\n33A\n)\n3.0\n3.3\n3.6\nV\nT\nA\nOperating\nfree-air\ntemperature\nrange\n–\n40\n110\n°C\nT\nJ\nJunction\ntemperature\n125\n°C\n2\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nELECTRICAL\nCHARACTERISTICS\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS\nMIN\nNOM\nMAX\nUNIT\nSUPPLY\nCURRENT\nI\nV33A\nV\nV33A\n=\n3.3V\n8\n15\nmA\nI\nV33DIO\nV\nV33DIO\n=\n3.3V\n2\n10\nmA\nSupply\ncurrent\nI\nV33D\nV\nV33D\n=\n3.3V\n40\n45\nmA\nI\nV33D\nV\nV33D\n=\n3.3V\nstoring\nconfiguration\nparameters\n50\n55\nmA\nin\nflash\nmemory\nINTERNAL\nREGULATOR\nCONTROLLER\nINPUTS/OUTPUTS\nV\nV33\n3.3V\nLinear\nRegulator\nEmitter\nof\nNPN\ntransistor\n3.25\n3.3\n3.35\nV\nV\nV33FB\n3.3V\nlinear\nReg\nFeedback\n4\n4.6\nV\nI\nV33FB\nSeries\npass\nbase\ndrive\nV\nVIN\n=\n12V\n10\nmA\nBeta\nSeries\nNPN\npass\ndevice\n40\nEXTERNALLY\nSUPPLIED\n3.3V\nPOWER\nV\nV33D\n,\nDigital\n3.3V\npower\nT\nambient\n=\n25\n°C\n3.00\n3.60\nV\nV\nV33DIO\nV\nV33A\nAnalog\n3.3V\npower\nT\nambient\n=\n25\n°C\n3.00\n3.60\nV\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n3\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nELECTRICAL\nCHARACTERISTICS\n(continued)\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS\nMIN\nNOM\nMAX\nUNIT\nANALOG\nINPUTS\n(MON1\n–\nMON13)\nV\nMON\nInput\nvoltage\nrange\nMON1\n–\nMON9\n0.0\n2.5\nV\nMON10\n–\nMON13\n0.2\n2.5\nV\nINL\nADC\nintegral\nnonlinearity\n–\n2.5\n2.5\nmV\nI\nlkg\nInput\nleakage\ncurrent\n3V\napplied\nto\npin\n100\nnA\nI\nOFFSET\nInput\noffset\ncurrent\n1k\nΩ\nsource\nimpedance\n–\n5\n5\nµ\nA\nR\nIN\nInput\nimpedance\nMON1\n–\nMON9,\nGround\nreference\n8\nM\nΩ\nMON10\n–\nMON13,\nGround\nreference\n0.5\n1.5\n3.0\nM\nΩ\nC\nIN\nInput\ncapacitance\n10\npF\nT\nCONVERT\nADC\nsample\nperiod\n14\nvoltages\nsampled,\n3.89\nµ\nsec/sample\n200\nµ\nsec\nV\nREF\nADC\n2.5V\ninternal\n0\n°C\nto\n125\n°C\n–\n0.5%\n0.5%\nreference\naccuracy\n–\n40\n°C\nto\n125\n°C\n–\n1.0%\n1.0%\nANALOG\nINPUT\n(PMBUS_ADDRx,\nINTERNAL\nTEMP\nSENSE)\nI\nBIAS\nBias\ncurrent\nfor\nPMBus\nAddr\npins\n9\n11\nµ\nA\nV\nADDR_OPEN\nVoltage\n–\nopen\npin\nAddrSens0,1\nopen\n2.26\nV\nV\nADDR_SHORT\nVoltage\n–\nshorted\npin\nAddrSens0,1\nshort\nto\nground\n0.124\nV\nTemp\nInternal\nInternal\ntemperature\nsense\nOver\nrange\nfrom\n0\n°C\nto\n100\n°C\n–\n5\n5\n°C\naccuracy\nDIGITAL\nINPUTS\nAND\nOUTPUTS\nV\nOL\nLow-level\noutput\nvoltage\nI\nOL\n=\n6\nmA\n(1)\n,\nV\n33DIO\n=\n3.0\nV\nDgnd\n+\nV\n0.25\nV\nOH\nHigh-level\noutput\nvoltage\nI\nOH\n=\n–\n6\nmA\n(2)\n,\nV\n33DIO\n=\n3.0\nV\nV\n33DIO\nV\n–\n0.6V\nV\nIH\nHigh-level\ninput\nvoltage\nV\n33DIO\n=\n3.0\nV\n2.1\n3.6\nV\nV\nIL\nLow-level\ninput\nvoltage\nV\n33DIO\n=\n3.5\nV\n1.4\nV\nSYSTEM\nPERFORMANCE\nV\nDD\nSlew\nMinimum\nV\nDD\nslew\nrate\nV\nDD\nslew\nrate\nbetween\n2.3\nand\n2.9V\n0.25\nV/ms\nV\nRESET\nSupply\nvoltage\nat\nwhich\ndevice\nFor\npower\non\nreset\n(POR)\n2.4\nV\ncomes\nout\nof\nreset\nt\nRESET\nLow\npulse\nlength\nneeded\nat\nnReset\nTo\nreset\ndevice\nduring\nnormal\noperation\n2\nµ\nS\npin\nf(PCLK)\nInternal\noscillator\nfrequency\nT\nA\n=\n125\n°C,\nT\nA\n=\n25\n°C\n250\nMHz\nT\nretention\nRetention\nof\nconfiguration\nT\nJ\n=\n25\n°C\n100\nYears\nparameters\nWrite_Cycles\nNumber\nof\nnonvolatile\nerase/write\nT\nJ\n=\n25\n°C\n20\nK\ncycles\ncycles\n(1)\nThe\nmaximum\ntotal\ncurrent,\nIOHmax\nand\nIOLmax,\nfor\nall\noutputs\ncombined,\nshould\nnot\nexceed\n12\nmA\nto\nhold\nthe\nmaximum\nvoltage\ndrop\nspecified.\n(2)\nThe\nmaximum\ntotal\ncurrent,\nIOHmax\nand\nIOLmax,\nfor\nall\noutputs\ncombined,\nshould\nnot\nexceed\n48\nmA\nto\nhold\nthe\nmaximum\nvoltage\ndrop\nspecified.\n4\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nPMBus/SMBus/I\n2\nC\nI\n2\nC/SMBus/PMBus\nTIMING\nREQUIREMENTS\nStart Stop\nClkACKClkACKPMB_Clk\nPMB_DataTLOW:SEXT\nTLOW:MEXTTLOW:MEXTTLOW:MEXT\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nThe\ntiming\ncharacteristics\nand\ntiming\ndiagram\nfor\nthe\ncommunications\ninterface\nthat\nsupports\nI\n2\nC,\nSMBus\nand\nPMBus\nis\nshown\nbelow.\nT\nA\n=\n–40\n°C\nto\n85\n°C,\n3.0V\n<\nV\nDD\n<\n3.6V;\nTypical\nvalues\nat\nT\nA\n=\n25\n°C\nand\nV\nCC\n=\n2.5V\n(Unless\notherwise\nnoted)\nPARAMETER\nTEST\nCONDITIONS\nMIN\nTYP\nMAX\nUNIT\nFSMB\nSMBus/PMBus\noperating\nfrequency\nSlave\nmode,\nSMBC\n50%\nduty\n10\n1000\nkHz\ncycle\nFI2C\nI\n2\nC\noperating\nfrequency\nSlave\nmode,\nSCL\n50%\nduty\ncycle\n10\n1000\nkHz\nt(BUF)\nBus\nfree\ntime\nbetween\nstart\nand\nstop\n4.7\nµ\ns\nt(HD:STA)\nHold\ntime\nafter\n(repeated)\nstart\n0.26\nµ\ns\nt(SU:STA)\nRepeated\nstart\nsetup\ntime\n0.26\nµ\ns\nt(SU:STO)\nStop\nsetup\ntime\n0.26\nµ\ns\nt(HD:DAT)\nData\nhold\ntime\nReceive\nMode\n0\nns\nt(SU:DAT)\nData\nsetup\ntime\n50\nns\nt(TIMEOUT)\nError\nsignal/detect\nSee\n(1)\n35\nms\nt(LOW)\nClock\nlow\nperiod\n0.5\nµ\ns\nt(HIGH)\nClock\nhigh\nperiod\nSee\n(2)\n0.26\n50\nµ\ns\nt(LOW:SEXT)\nCumulative\nclock\nlow\nslave\nextend\ntime\nSee\n(3)\n25\nms\nt\nFALL\nClock/data\nfall\ntime\nSee\n(4)\n120\nns\nt\nRISE\nClock/data\nrise\ntime\nSee\n(5)\n120\nns\n(1)\nThe\ndevice\ntimes\nout\nwhen\nany\nclock\nlow\nexceeds\nt\n(TIMEOUT)\n.\n(2)\nt\n(HIGH)\n,\nMax,\nis\nthe\nminimum\nbus\nidle\ntime.\nSMBC\n=\nSMBD\n=\n1\nfor\nt\n>\n50\nms\ncauses\nreset\nof\nany\ntransaction\nthat\nis\nin\nprogress.\nThis\nspecification\nis\nvalid\nwhen\nthe\nNC_SMB\ncontrol\nbit\nremains\nin\nthe\ndefault\ncleared\nstate\n(CLK[0]=0).\n(3)\nt\n(LOW:SEXT)\nis\nthe\ncumulative\ntime\na\nslave\ndevice\nis\nallowed\nto\nextend\nthe\nclock\ncycles\nin\none\nmessage\nfrom\ninitial\nstart\nto\nthe\nstop.\n(4)\nRise\ntime\nt\nr\n=\n(VIL\nMAX\n–\n0.15)\nto\n(VIH\nMIN\n+\n0.15)\n(5)\nFall\ntime\nt\nf\n=\n0.9VDD\nto\n(VIL\nMAX\n–\n0.15)\nFigure\n1.\nI\n2\nC/SMBus\nTiming\nDiagram\nFigure\n2.\nBus\nTiming\nin\nExtended\nMode\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n5\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nDEVICE\nINFORMATION\nPMBUS_CLK 15\nPMBUS_DATA 16\nPMBUS_ALERT 27\nPMBUS_CNTRL 28\nPMBUS_ADDR0 61\nPMBUS_ADDR1 60\nNC1 51\nNC2 537V33DIO1\n8DVSS1\n26\nDVSS2\n43\nDVSS344\nV33DIO245\nV33D46\nV33A47\nBPCAP\n48\nAVSS2\n49\nAVSS158\nV33FB\n64\nAVSS3nRESET9UCD90120\nPWM1/GPI1 31\nPWM2/GPI2 32\nPWM4/GPI4 41PWM3/GPI3 42\nNC3 55\nNC4 57TRCK 10\nnTRST 40TCK/GPIO19 36\nTDO/GPIO20 37\nTDI/GPIO21 38\nTMS/GPIO22 39\nGPIO1 11\nGPIO2 12\nGPIO3 13\nGPIO4 14\nGPIO13 25\nGPIO16 33\nGPIO17 34\nGPIO18 35GPIO14 29\nGPIO15 30\nFPWM1/GPIO517\nFPWM2/GPIO618\nFPWM3/GPIO719\nFPWM4/GPIO820\nFPWM5/GPIO921\nFPWM6/GPIO1022\nFPWM7/GPIO1123\nFPWM8/GPIO1224MON1 1\nMON2 2\nMON3 3\nMON4 4\nMON5 5\nMON6 6\nMON7 59\nMON8 62\nMON9 63\nMON10 50\nMON11 52\nMON12 54\nMON13 56\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nUCD90120\nPIN\nASSIGNMENT\nPIN\nFUNCTIONS\nPIN\nNAME\nPIN\nNO.\nI/O\nTYPE\nDESCRIPTION\nANALOG\nMONITOR\nINPUTS\nMON1\n1\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON2\n2\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON3\n3\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON4\n4\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON5\n5\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON6\n6\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\n6\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nPIN\nFUNCTIONS\n(continued)\nPIN\nNAME\nPIN\nNO.\nI/O\nTYPE\nDESCRIPTION\nMON7\n59\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON8\n62\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON9\n63\nI\nAnalog\nInput\n(0\nV\n–\n2.5\nV)\nMON10\n50\nI\nAnalog\nInput\n(0.2\nV\n–\n2.5\nV)\nMON11\n52\nI\nAnalog\nInput\n(0.2\nV\n–\n2.5\nV)\nMON12\n54\nI\nAnalog\nInput\n(0.2\nV\n–\n2.5\nV)\nMON13\n56\nI\nAnalog\nInput\n(0.2\nV\n–\n2.5\nV)\nGPIO\nGPIO1\n11\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO2\n12\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO3\n13\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO4\n14\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO13\n25\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO14\n29\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO15\n30\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO16\n33\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO17\n34\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nGPIO18\n35\nI/O\nGeneral\npurpose\ndiscrete\nI/O\nPWM\nOUTPUTS\nFPWM1/GPIO5\n17\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM2/GPIO6\n18\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM3/GPIO7\n19\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM4/GPIO8\n20\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM5/GPIO9\n21\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM6/GPIO10\n22\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM7/GPIO11\n23\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nFPWM8/GPIO12\n24\nI/O/PWM\nPWM\n(15.259\nkHz\nto\n125\nMHz)\nor\nGPIO\nPWM1/GPI1\n31\nI/PWM\nFixed\n10\nkHz\nPWM\noutput\nor\nGPI\nPWM2/GPI2\n32\nI/PWM\nFixed\n1\nkHz\nPWM\noutput\nor\nGPI\nPWM3/GPI3\n42\nI/PWM\nPWM\n(0.93\nHz\nto\n7.8125\nMHz)\nor\nGPI\nPWM4/GPI4\n41\nI/PWM\nPWM\n(0.93\nHz\nto\n7.8125\nMHz)\nor\nGPI\nPMBus\nCOMM\nINTERFACE\nPMBUS_CLK\n15\nI/O\nPMBus\nClock\n(Must\nhave\npull-up\nto\n3.3\nV)\nPMBUS_DATA\n16\nI/O\nPMBus\nData\n(Must\nhave\npull-up\nto\n3.3\nV)\nPMBALERT#\n27\nO\nPMBus\nAlert,\nActive\nLow,\nOpen\nDrain\nOutput\n(Must\nhave\npull-up\nto\n3.3V)\nPMBUS_CNTRL\n28\nI\nPMBus\nControl\nPMBUS_ADDR0\n61\nI\nPMBus\nanalog\naddress\ninput.\nLeast\nsignificant\naddress\nbit.\nPMBUS_ADDR1\n60\nI\nPMBus\nanalog\naddress\ninput.\nMost\nsignificant\naddress\nbit.\nJTAG\nTRCK\n10\nO\nTest\nreturn\nclock\nTCK/GPIO19\n36\nI/O\nTest\nclock\nor\nGPIO\nTDO/GPIO20\n37\nI/O\nTest\ndata\nout\nor\nGPIO\nTDI/GPIO21\n38\nI/O\nTest\ndata\nin\n(tie\nto\nV\ndd\nwith\n10k\nresistor)\nor\nGPIO\nTMS/GPIO22\n39\nI/O\nTest\nmode\nselect\n(tie\nto\nV\ndd\nwith\n10k\nresistor)\nor\nGPIO\nnTRST\n40\nI\nTest\nreset\n–\ntie\nto\nground\nwith\n10k\nresistor\nINPUT\nPOWER\nAND\nGROUNDS\nnRESET\n9\nActive\nlow\ndevice\nreset\ninput.\nHold\nlow\nfor\nat\nleast\n2\nµ\ns\nto\nreset\nthe\ndevice\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n7\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nFUNCTIONAL\nDESCRIPTION\nTI\nFUSION\nGUI\nTHEORY\nOF\nOPERATION\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nPIN\nFUNCTIONS\n(continued)\nPIN\nNAME\nPIN\nNO.\nI/O\nTYPE\nDESCRIPTION\nV33FB\n58\n3.3V\nLinear\nRegulator\nFeedback\nconnection\nV33A\n46\nAnalog\n3.3\nV\nsupply\nV33D\n45\nDigital\nCore\n3.3V\nsupply\nV33DIO1\n7\nDigital\nI/O\n3.3V\nsupply\nV33DIO2\n44\nDigital\nI/O\n3.3V\nsupply\nBPCap\n47\n1.8V\nBypass\nCapacitor\n–\ntie\n0.1\nµ\nF\ncap\nto\nanalog\nground\nAVSS1\n49\nAnalog\nGround\nAVSS2\n48\nAnalog\nGround\nAVSS3\n64\nAnalog\nGround\nDVSS1\n8\nDigital\nGround\nDVSS2\n26\nDigital\nGround\nDVSS3\n43\nDigital\nGround\nQFP\nGround\nPad\nNA\nPowerPAD\n–\nTie\nto\nground\nplane\nThe\nTexas\nInstruments\nFusion\nDigital\nPower\nDesigner\nis\nprovided\nfor\ndevice\nconfiguration.\nThis\nPC-based\nGraphical\nUser\nInterface\n(GUI)\noffers\nan\nintuitive\nI\n2\nC/PMBus\ninterface\nto\nthe\ndevice.\nIt\nallows\nthe\ndesign\nengineer\nto\nconfigure\nthe\nsystem\noperating\nparameters\nfor\nthe\napplication\nwithout\ndirectly\nusing\nPMBus\ncommands,\nstore\nthe\nconfiguration\nto\non-chip\nnon-volatile\nmemory,\nand\nobserve\nsystem\nstatus\n(voltage,\ntemperature,\netc).\nFusion\nis\nreferenced\nthroughout\nthe\ndatasheet\nand\nmany\nsections\ninclude\nscreenshots.\nModern\nelectronic\nsystems\noften\nuse\nnumerous\nmicrocontrollers,\nDSPs,\nFPGAs,\nand\nASICs.\nEach\ndevice\ncan\nhave\nmultiple\nsupply\nvoltages\nto\npower\nthe\ncore\nprocessor,\nanalog-to-digital\nconverter\nor\nI/O.\nThese\ndevices\nare\ntypically\nsensitive\nto\nthe\norder\nand\ntiming\nof\nhow\nthe\nvoltages\nare\nsequenced\non\nand\noff.\nThe\nUCD90120\ncan\nsequence\nsupply\nvoltages\nto\nprevent\nmalfunctions,\nintermittent\noperation\nor\ndevice\ndamage\ncaused\nby\nimproper\npower-up\nor\npower-down.\nAppropriate\nhandling\nof\nunder-\nand\nover-voltage\nfaults,\nover-current\nfaults\nand\nover-temperature\nfaults\ncan\nextend\nsystem\nlife\nand\nimprove\nlong\nterm\nreliability.\nThe\nUCD90120\nstores\npower\nsupply\nfaults\nto\non-chip\nnon-volatile\nflash\nmemory\nfor\naid\nin\nsystem\nfailure\nanalysis.\nSystem\nreliability\ncan\nbe\nimproved\nthrough\nfour-corner\ntesting\nduring\nsystem\nverification.\nDuring\nfour-corner\ntesting,\nthe\nsystem\nis\noperated\nat\nthe\nminimum\nand\nmaximum\nexpected\nambient\ntemperature\nand\nwith\neach\npower\nsupply\nset\nto\nthe\nminimum\nand\nmaximum\noutput\nvoltage,\ncommonly\nreferred\nto\nas\nmargining.\nThe\nUCD90120\ncan\nbe\nused\nto\nimplement\naccurate\nclosed-loop\nmargining\nof\nup\nto\n10\npower\nsupplies.\nThe\nUCD90120\n12-rail\nsequencer\ncan\nbe\nused\nin\na\nPMBus-\nor\npin-based\ncontrol\nenvironment.\nThe\nTI\nFusion\nGUI\nprovides\na\npowerful\nbut\nsimple\ninterface\nfor\nconfiguring\nsequencing\nsolutions\nfor\nsystems\nwith\nbetween\none\nand\n12\npower\nsupplies\nusing\n13\nanalog\nvoltage\nmonitor\ninputs,\n4\nGPIs\nand\n22\nhighly\nconfigurable\nGPIOs.\nA\nrail\ncan\ninclude\nvoltage,\ntemperature,\ncurrent,\na\npower\nsupply\nenable\nand\na\nmargining\noutput.\nAt\nleast\none\nmust\nbe\nincluded\nin\na\nrail\ndefinition.\nOnce\nthe\nuser\nhas\ndefined\nhow\nthe\npower\nsupply\nrails\nshould\noperate\nin\na\nparticular\nsystem,\nanalog\ninput\npins\nand\nGPIOs\ncan\nbe\nselected\nto\nmonitor\nand\nenable\neach\nsupply\n(\nFigure\n3\n).\n8\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nFigure\n3.\nFusion\nPin\nAssignment\nTab\nAfter\nthe\npins\nhave\nbeen\nconfigured,\nother\nkey\nmonitoring\nand\nsequencing\ncriteria\nare\nselected\nfor\neach\nrail\nfrom\nthe\nVout\nConfig\ntab\n(\nFigure\n4\n):\n•\nNominal\noperating\nvoltage\n(Vout)\n•\nUnder-voltage\n(UV)\nand\nover-voltage\n(OV)\nwarning\nand\nfault\nlimits\n•\nMargin\nLow\nand\nMargin\nHigh\nvalues\n•\nPower\nGood\nOn\nand\nPower\nGood\nOff\nlimits\n•\nPMBus\nor\npin-based\nsequencing\ncontrol\n(On/Off\nConfig)\n•\nRails\nthat\nhave\nto\nachieve\nPower\nGood\nor\nInput\npins\nthat\nmust\nbe\nat\na\ndefined\nlogic\nstate\nbefore\na\nRail\nis\nenabled\n(Rail\nand\nInput\nPin\nDependencies)\n•\nTurn\nOn\nand\nTurn\nOff\nDelay\ntiming\n•\nMaximum\ntime\nallowed\nfor\na\nrail\nto\nreach\nPOWER_GOOD_ON\nor\nPOWER_GOOD_OFF\nafter\nbeing\nenabled\nor\ndisabled\n•\nOther\nRails\nto\nturn\noff\nin\ncase\nof\na\nfault\non\na\nRail\n(Fault\nShutdown\nSlaves)\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n9\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n4.\nFusion\nVout\nConfig\nTab\nThe\nSynchronize\nmargins/limits/PG\nto\nVout\ncheckbox\nis\nan\neasy\nway\nto\nchange\nthe\nnominal\noperating\nvoltage\nof\na\nRail\nand\nalso\nupdate\nall\nof\nthe\nother\nlimits\nassociated\nwith\nthat\nrail\naccording\nto\nthe\npercentages\nshown\nto\nthe\nright\nof\neach\nentry.\nThe\nplot\nin\nthe\nupper\nleft\nsection\nof\nFigure\n4\nshows\na\nsimulation\nof\nthe\noverall\nsequence-on\nand\nsequence-off\nconfiguration,\nincluding\nthe\nnominal\nvoltage,\nthe\nTurn\nOn\nand\nTurn\nOff\nDelay\ntimes,\nthe\nPower\nGood\nOn\nand\nPower\nGood\nOff\nvoltages\nand\nany\ntiming\ndependencies\nbetween\nthe\nrails.\nAfter\na\nrail\nvoltage\nhas\nreached\nits\nPOWER_GOOD_ON\nvoltage\nand\nis\nconsidered\nto\nbe\nin\nregulation,\nit\nis\ncompared\nagainst\ntwo\nUV\nand\ntwo\nOV\nthresholds\nin\norder\nto\ndetermine\nif\na\nwarning\nor\nfault\nlimit\nhas\nbeen\nexceeded.\nIf\na\nfault\nis\ndetected,\nthe\nUCD90120\nresponds\nbased\non\na\nvariety\nof\nflexible,\nuser-configured\noptions.\nFaults\ncan\ncause\nrails\nto\nrestart,\nshut\ndown\nimmediately,\nsequence-off\nusing\nTurn\nOff\nDelay\ntimes\nor\nshut\ndown\na\ngroup\nof\nrails\nand\nsequence\nthem\nback\non.\nDifferent\ntypes\nof\nfaults\ncan\nresult\nin\ndifferent\nresponses.\n10\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nFigure\n5.\nFusion\nOther\nConfig\nTab\nfor\nFault\nResponses\nFault\nresponses,\nalong\nwith\na\nnumber\nof\nother\nparameters\nincluding\nuser-specific\nManufacturing\nInfo\nand\nexternal\nscaling\nand\noffset\nvalues,\nare\nselected\nin\nthe\nFusion\nOther\nConfig\ntab.\nOnce\nthe\nconfiguration\nsatisfies\nthe\nuser\nrequirements,\nit\ncan\nbe\nwritten\nto\ndevice\nSRAM\nif\nFusion\nis\nconnected\nto\na\nUCD90120\nusing\nI\n2\nC/PMBus.\nSRAM\ncontents\ncan\nthen\nbe\nstored\nto\ndata\nflash\nmemory\nso\nthat\nthe\nconfiguration\nremains\nin\nthe\ndevice\nafter\na\nreset\nor\npower\ncycle.\nThe\nFusion\nMonitor\npage\nhas\na\nnumber\nof\noptions,\nincluding\na\nDevice\nDashboard\nand\na\nSystem\nDashboard,\nfor\nviewing\nand\ncontrolling\ndevice\nand\nsystem\nstatus\nin\nreal\ntime.\nFigure\n6.\nFusion\nMonitor\nPage\nwith\nDevice\nDashboard\nand\nSystem\nDashboard\nThe\nUCD90120\nalso\nhas\nstatus\nregisters\nfor\neach\nRail\nand\nthe\ncapability\nto\nlog\nfaults\nto\nflash\nmemory\nfor\nuse\nin\nsystem\ntroubleshooting.\nThis\nis\nvery\nhelpful\nin\nthe\ncase\nof\na\npower\nsupply\nor\nsystem\nfailure.\nThe\nstatus\nregisters\n(\nFigure\n7\n)\nand\nthe\nfault\nlog\n(\nFigure\n8\n)\nare\navailable\nin\nFusion.\nPlease\nrefer\nto\nthe\nUCD90120\nPMBus\nCommand\nReference\nand\nthe\nPMBus_Specification_Part_II_Rev_1-1_20070205\nfor\ndetailed\ndescriptions\nof\neach\nstatus\nregister\nand\nsupported\nPMBus\ncommands.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n11\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n7.\nFusion\nRail\nStatus\nRegister\n12\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nFigure\n8.\nFusion\nFlash\nerror\nLog\n(Logged\nFaults)\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n13\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nAnalog\nInputs\n(13)\nFLASH□Memory\nUser□Data\nFault□LoggingENx\nAssert/\nDeassert\nENx\n1-13JTAG\nInternal\n2.5Vref\n0.5%Fast□Digital\nComparators\nPMBusMON1 – MON6\nMonitoring\nSequence-ON/\nSequence-OFF\nConfiguration\nScaling & Unit\nConversion\nAmps, °C, RPMRail\nDependencies\nGPO/ENx\nControl\nConfigGPIO\n5-12\n14,15\nor\nFPWM\n1-8\nand\nMargin\nControlInternal\nTemp\nSense\nSEQUENCING□ENGINEGPIO1\nPWM1/GPI1GPIO2\nGPIOx\nFPWM1/GPIO5\nFPWM2/GPIO6\nFPWM8/GPIO12.\n.\n.\n..\n.\n.GPIO19/TCK\nGPIO20/TDO\nGPIO21/TDI\nGPIO22/TMSTRCK\nMON1\nMON2\nMON13.\n.\n.\n.12-bit\nSAR ADC\n200kspsM\nU\nX\nMON1 – MON13Glitch\nFilter\nGPI/GPIO\nDependenciesGPIOs\nOROR\nPWMs\nPWM2/GPI2\nPWM3/GPI3\nPWM4/GPI4Margining/\nTrim\nAlgorithmPMBUS_CLK\nPMBUS_DATA\nPMBALERT#\nPMBUS_CNTRL\nPMBUS_ADDR0\nPMBUS_ADDR1\nPOWER\nSUPPLY\nSEQUENCING\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n9.\nDetailed\nBlock\nDiagram\nThe\nUCD90120\ncan\ncontrol\nthe\nturn-on\nand\nturn-off\nsequencing\nof\nup\nto\n12\nvoltage\nrails\nby\nusing\na\nGPIO\nto\nset\na\npower\nsupply\nenable\npin\nhigh\nor\nlow.\nIn\nPMBus-based\ndesigns,\nthe\nsystem\nPMBus\nmaster\ncan\ninitiate\na\nsequence-on\nevent\nby\nasserting\nthe\nPMBUS_CNTRL\npin\nor\nby\nsending\nthe\nOPERATION\ncommand\nover\nthe\nI\n2\nC\nserial\nbus.\nIn\npin-based\ndesigns,\nthe\nPMBUS_CNTRL\npin\ncan\nalso\nbe\nused\nto\nsequence-on\nand\nsequence-off.\nThe\nAuto\nEnable\nsetting\nignores\nthe\nOPERATION\ncommand\nand\nthe\nPMBUS_CNTRL\npin.\nSequence-on\nis\nstarted\nat\npower\nup\nafter\nany\ndependencies\nand\ntime\ndelays\nare\nmet\nfor\neach\nrail.\nA\nrail\nis\nconsidered\nto\nbe\non\nor\nwithin\nregulation\nwhen\nthe\nmeasured\nvoltage\nfor\nthat\nrail\ncrosses\nthe\nPower\nGood\nOn\n(POWER_GOOD_ON\n(1)\n)\nlimit.\nThe\nrail\nis\nstill\nin\nregulation\nuntil\nthe\nvoltage\ndrops\nbelow\nPower\nGood\nOff\n(POWER_GOOD_OFF).\n(1)\nIn\nthis\ndocument\nconfiguration\nparameters\nsuch\nas\nPower\nGood\nOn\nare\nreferred\nto\nusing\nFusion\nGUI\nnames.\nThe\nPMBus\nCommand\nReference\nname\nis\nshown\nin\nparentheses\n(POWER_GOOD_ON)\nthe\nfirst\ntime\nthe\nparameter\nappears.\n14\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nTurn-on\nSequencing\nPMBUS_CNTRL PIN\nRAIL 1 EN\nRAIL 1 VOLTAGE\nTON_MAX_FAULT_LIMIT[2]RAIL 2 EN\nRAIL 2 VOLTAGETON_DELAY[1]\nPOWER_GOOD_ON[1]\nTON_DELAY[2]TOFF_DELAY[1]\nPOWER_GOOD_OFF[1]\nTOFF_DELAY[2]\nTOFF_MAX_WARN_LIMIT[2]Rail 1 and□Rail 2\nare□both\nsequenced “ON”\nand “OFF” by□the\nPMBUS_CNTRL\npin□only\nRail 2 has□Rail 1\nas□an “ON”\ndependencyTurn-off\nSequencing\nSequencing\nConfiguration\nOptions\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nThe\nfollowing\nsequence-on\noptions\nare\nsupported\nfor\neach\nrail:\nFigure\n10.\nSequence-on\nand\nSequence-off\nTiming\n•\nMonitor\nonly\n–\ndo\nnot\nsequence-on\n•\nFixed\ndelay\ntime\nafter\na\nPMBus\nOPERATION\ncommand\nto\nturn\non\n•\nFixed\ndelay\ntime\nafter\nassertion\nof\nthe\nPMBUS_CNTRL\npin\n•\nFixed\ntime\nafter\none\nor\na\ngroup\nof\nparent\nrails\nachieves\nregulation\n•\nFixed\ntime\nafter\na\ndesignated\nGPI\nhas\nreached\na\nuser-specified\nstate\n•\nAny\ncombination\nof\nthe\nprevious\noptions\nThe\nmaximum\nTON_DELAY\ntime\nis\n3276ms.\nThe\nfollowing\nsequence-off\noptions\nare\nsupported\nfor\neach\nrail:\n•\nMonitor\nonly\n–\ndo\nnot\nsequence-off\n•\nFixed\ndelay\ntime\nafter\na\nPMBus\nOPERATION\ncommand\nto\nturn\noff\n•\nFixed\ndelay\ntime\nafter\ndeassertion\nof\nthe\nPMBUS_CNTRL\npin\n•\nFixed\ndelay\ntime\nin\nresponse\nto\nan\nUnder\nVoltage,\nOver\nVoltage,\nUnder\nCurrent,\nOver\nCurrent,\nUnder\nTemperature,\nOver\nTemperature\nor\nMax\nTurn\nOn\nfault\non\nthe\nrail\n•\nFixed\ndelay\ntime\nin\nresponse\nto\na\nfault\non\na\ndifferent\nrail\nwhen\nset\nas\na\nFault\nShutdown\nSlave\nto\nthe\nfaulted\nrail\n•\nFixed\ndelay\ntime\nin\nresponse\nto\na\nGPIO\nreaching\na\nuser-specified\nstate\nThe\nmaximum\nTOFF_DELAY\ntime\nis\n3276ms.\nIn\naddition\nto\nthe\nturn-on\nand\nturn-off\nsequencing\noptions\ndescribed\nabove,\nthe\ntime\nbetween\nwhen\na\nrail\nis\nenabled\nand\nwhen\nthe\nmonitored\nrail\nvoltage\nmust\nreach\nits\nPower\nGood\nOn\nsetting\ncan\nbe\nconfigured\nusing\nMax\nTurn\nOn\n(TON_MAX_FAULT_LIMIT).\nMax\nTurn\nOn\ncan\nbe\nset\nin\n1ms\nincrements.\nA\nvalue\nof\n0ms\nmeans\nthat\nthere\nis\nNo\nLimit\nand\nthe\ndevice\ncan\ntry\nto\nturn\non\nthe\noutput\nvoltage\nindefinitely.\nRails\ncan\nbe\nconfigured\nto\nturn\noff\nimmediately\nor\nto\nsequence-off\naccording\nto\nuser-defined\ndelay\ntimes.\nA\nsequenced\nshutdown\nis\nconfigured\nby\nselecting\nappropriate\nTurn\nOff\nDelay\n(TOFF_DELAY)\ntimes\nfor\neach\nrail.\nThe\nTurn\nOff\nDelay\ntimes\nbegin\nwhen\nthe\nPMBUS_CNTRL\npin\nis\ndeasserted,\nwhen\nthe\nPMBus\nOPERATION\ncommand\nis\nused\nto\ngive\na\nSoft\nStop\ncommand,\nor\nwhen\na\nfault\noccurs\non\na\nrail\nthat\nhas\nother\nrails\nset\nas\nFault\nShutdown\nSlaves.\nShut-downs\non\none\nrail\ncan\ninitiate\nshut-downs\nof\nother\nrails\nor\ncontrollers.\nIn\nsystems\nwith\nmultiple\nUCD90120\n’\ns,\nit\nis\npossible\nfor\neach\ncontroller\nto\nbe\nboth\na\nmaster\nand\na\nslave\nto\nanother\ncontroller.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n15\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nVOLTAGE\nMONITORING\nCURRENT\nMONITORING\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nUp\nto\n13\nvoltages\ncan\nbe\nmonitored\nusing\nthe\nanalog\ninput\npins.\nThe\ninput\nvoltage\nrange\nis\n0V\n–\n2.5V\nfor\nMON\npins\n1-6,\n59,\n62\nand\n63.\nPins\n50,\n52,\n54\nand\n56\ncan\nmeasure\ndown\nto\n0.2V.\nAny\nvoltage\nbetween\n0V\nand\n0.2V\non\nthese\npins\nwill\nread\nas\n0.2V.\nExternal\nresistors\ncan\nbe\nused\nto\nattenuate\nvoltages\nhigher\nthan\n2.5V.\nThe\nADC\noperates\ncontinuously,\nrequiring\n3.89\nµ\ns\nto\nconvert\na\nsingle\nanalog\ninput\nand\n54.5\nµ\ns\nto\nconvert\nall\n14\nof\nthe\nanalog\ninputs,\nincluding\nthe\non-board\ntemperature\nsensor.\nEach\nrail\nis\nsampled\nby\nthe\nsequencing\nand\nmonitoring\nalgorithm\nevery\n200\nµ\ns.\nThe\nmaximum\nsource\nimpedance\nof\nany\nsampled\nvoltage\nshould\nbe\nless\nthan\n4k\nΩ\n.\nThe\nsource\nimpedance\nlimit\nis\nparticularly\nimportant\nwhen\na\nresistor\ndivider\nnetwork\nis\nused\nto\nlower\nthe\nvoltage\napplied\nto\nthe\nanalog\ninput\npins.\nMON\npins\nselected\nfor\nRail\n1\nthrough\nRail\n6\nhave\noptional\ndigital\nhardware\ncomparators,\nwhich\ncan\nbe\nused\nto\nachieve\nfaster\nfault\nresponses.\nEach\nhardware\ncomparator\nhas\ntwo\nthresholds\n(one\nUV\nand\none\nOV)\nas\nopposed\nto\nfour\nsoftware\nthresholds.\nThe\nhardware\ncomparators\nrespond\nto\nUV\nor\nOV\nconditions\nin\nabout\n80\nµ\ns\nand\ncan\nbe\nused\nto\ndisable\nrails\nor\nassert\nGPOs.\nThe\nonly\nfault\nresponse\navailable\nfor\nthe\nhardware\ncomparators\nis\nto\nshutdown\nimmediately.\nAn\ninternal\n2.5V\nreference\nis\nused\nby\nthe\nADC.\nThe\nADC\nreference\nhas\na\ntolerance\nof\n±\n0.5%\nbetween\n0\n°C\nand\n125\n°C\nand\na\ntolerance\nof\n±\n1%\nbetween\n–\n40\n°C\nand\n125\n°C.\nAn\nexternal\nvoltage\ndivider\nis\nrequired\nfor\nmonitoring\nvoltages\nhigher\nthan\n2.5V.\nThe\nnominal\nrail\nvoltage\nand\nthe\nexternal\nscale\nfactor\ncan\nbe\nentered\ninto\nthe\nFusion\nGUI\nand\nare\nused\nto\nreport\nthe\nactual\nvoltage\nbeing\nmonitored\ninstead\nof\nthe\nADC\ninput\nvoltage.\nThe\nnominal\nvoltage\nis\nused\nto\nset\nthe\nrange\nand\nprecision\nof\nthe\nreported\nvoltage\naccording\nto\nTable\n1\n.\nTable\n1.\nVoltage\nRange\nand\nResolution\nVOLTAGE\nRANGE\nRESOLUTION\n(Volts)\n(millivolts)\n0\n127.99805\n1.95313\n0\n63.99902\n0.97656\n0\n31.99951\n0.48828\n0\n15.99976\n0.24414\n0\n7.99988\n0.12207\n0\n3.99994\n0.06104\n0\n1.99997\n0.03052\n0\n0.99998\n0.01526\nAlthough\nthe\nmonitor\nresults\ncan\nbe\nreported\nwith\na\nresolution\nof\nabout\n15\nµ\nV,\nthe\nreal\nconversion\nresolution\nof\n610\nµ\nV\nis\nfixed\nby\nthe\n2.5V\nreference\nand\nthe\n12-bit\nADC.\nThe\nMON\npins\ncan\ndirectly\nmeasure\nvoltages\nbut\neach\ninput\ncan\nbe\ndefined\nas\na\nvoltage,\ncurrent\nor\ntemperature.\nA\nsingle\nrail\ncan\ninclude\nall\nthree\nmeasurement\ntypes,\neach\nmonitored\non\nseparate\nMON\npins.\nIf\na\nrail\nhas\nboth\nvoltage\nand\ncurrent\nassigned\nto\nit,\nthen\npower\ncan\nbe\ncalculated\nand\nreported\nfor\nthe\nrail.\nDigital\nfiltering\napplied\nto\neach\nMON\ninput\ndepends\non\nthe\ntype\nof\nsignal.\nVoltage\ninputs\nhave\nno\nfiltering.\nCurrent\ninputs\nhave\na\nlow-pass\nfilter\nwith\na\ntime\nconstant\nof\nabout\n1\nsecond.\nTemperature\ninputs\nhave\na\nlow-pass\nfilter\nwith\na\ntime\nconstant\nof\nabout\n12.4\nseconds.\nCurrent\ncan\nbe\nmonitored\nusing\nthe\nanalog\ninputs.\nExternal\ncircuitry\nmust\nbe\nused\nin\norder\nto\nfirst\nconvert\nthe\ncurrent\nto\na\nvoltage\nwithin\nthe\nrange\nof\nthe\nUCD90120\nMONx\ninput\nbeing\nused.\nIf\na\nmonitor\ninput\nis\nconfigured\nas\na\ncurrent,\nthe\nmeasurements\nare\nsmoothed\nby\na\nsliding\naverage\ndigital\nfilter\nwith\na\ntime\nconstant\nof\napproximately\n1\nsecond.\nThe\nfilter\nreduces\nthe\nprobability\nof\nfalse\nfault\ndetections,\nand\nintroduces\na\nsmall\ndelay\nto\nthe\ncurrent\nreading.\nIf\na\nrail\nis\ndefined\nwith\na\nvoltage\nmonitor\nand\na\ncurrent\nmonitor,\nthen\nmonitoring\nfor\nunder-current\nwarnings\nbegins\nonce\nthe\nrail\nvoltage\nreaches\nPOWER_GOOD_ON.\nIf\nthe\nrail\ndoes\nnot\nhave\na\nvoltage\nmonitor,\nthen\ncurrent\nmonitoring\nwill\nbegin\nafter\nTON_DELAY.\n16\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nTEMPERATURE\nMONITORING\nAND\nINTERNAL\nTEMPERATURE\nSENSOR\nFAULT\nRESPONSES\nAND\nALARM\nPROCESSING\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nThe\ndevice\nsupports\nmultiple\nPMBus\ncommands\nrelated\nto\ncurrent,\nincluding\nREAD_IOUT\nwhich\nreads\nexternal\ncurrents\nfrom\nthe\nMON\npins;\nIOUT_OC_FAULT_LIMIT\nwhich\nsets\nthe\nover\ncurrent\nfault\nlimit;\nIOUT_OC_WARN_LIMIT\nwhich\nsets\nthe\nover\ncurrent\nwarning\nlimit;\nand\nIOUT_UC_FAULT_LIMIT\nwhich\nsets\nthe\nunder\ncurrent\nfault\nlimit.\nThe\nUCD90120\nPMBus\nCommand\nReference\ncontains\na\ndetailed\ndescription\nof\nhow\ncurrent\nfault\nresponses\nare\nimplemented\nusing\nPMBus\ncommands.\nIOUT_CAL_GAIN\nis\na\nPMBus\ncommand\nthat\nallows\nthe\nscale\nfactor\nof\nan\nexternal\ncurrent\nsensor\nand\nany\namplifiers\nor\nattenuators\nbetween\nthe\ncurrent\nsensor\nand\nthe\nMON\npin\nto\nbe\nentered\nby\nthe\nuser\nin\nmilliohms.\nIOUT_CAL_OFFSET\nis\nthe\ncurrent\nthat\nresults\nin\n0V\nat\nthe\nMON\npin.\nThe\ncombination\nof\nthese\nPMBus\ncommands\nallows\ncurrent\nto\nbe\nreported\nin\nAmps.\nTemperature\ncan\nbe\nmonitored\nusing\nthe\nanalog\ninputs.\nExternal\ncircuitry\nmust\nbe\nused\nin\norder\nto\nfirst\nconvert\nthe\ntemperature\nto\na\nvoltage\nwithin\nthe\nrange\nof\nthe\nUCD90120\nMONx\ninput\nbeing\nused.\nIf\nan\ninput\nis\nconfigured\nas\na\ntemperature,\nthe\nmeasurements\nare\nsmoothed\nby\na\nsliding\naverage\ndigital\nfilter\nwith\na\ntime\nconstant\nof\napproximately\n12.4\nseconds.\nThe\nfilter\nreduces\nthe\nprobability\nof\nfalse\nfault\ndetections,\nand\nintroduces\na\nsmall\ndelay\nto\nthe\ntemperature\nreading.\nThe\ninternal\ndevice\ntemperature\nis\nmeasured\nusing\na\nsilicon\ndiode\nsensor\nwith\nan\naccuracy\nof\n±\n5\n°C\nand\nis\nalso\nmonitored\nusing\nthe\nADC.\nTemperature\nmonitoring\nbegins\nimmediately\nafter\nreset\nand\ninitialization.\nThe\ndevice\nsupports\nmultiple\nPMBus\ncommands\nrelated\nto\ntemperature,\nincluding\nREAD_TEMPERATURE_1\nwhich\nreads\nthe\ninternal\ntemperature;\nREAD_TEMPERATURE_2\nwhich\nreads\nexternal\ntemperatures;\nand\nOT_FAULT_LIMIT\nwhich\nsets\nthe\nover\ntemperature\nfault\nlimit.\nThe\nUCD90120\nPMBus\nCommand\nReference\ncontains\na\ndetailed\ndescription\nof\nhow\ntemperature\nfault\nresponses\nare\nimplemented\nusing\nPMBus\ncommands.\nTEMPERATURE_CAL_GAIN\nis\na\nPMBus\ncommand\nthat\nallows\nthe\nscale\nfactor\nof\nan\nexternal\ntemperature\nsensor\nand\nany\namplifiers\nor\nattenuators\nbetween\nthe\ntemperature\nsensor\nand\nthe\nMON\npin\nto\nbe\nentered\nby\nthe\nuser\nin\n°C/V.\nTEMPERATURE_CAL_OFFSET\nis\nthe\ntemperature\nthat\nresults\nin\n0V\nat\nthe\nMON\npin.\nThe\ncombination\nof\nthese\nPMBus\ncommands\nallows\ntemperature\nto\nbe\nreported\nin\ndegrees\nCelsius.\nMonitored\nrails\nhave\na\nsoftware\nwindow\ncomparator\nwith\ntwo\nprogrammable\nwarning\nlevels\n(UV\nand\nOV)\nand\ntwo\nprogrammable\nfault\nlevels\n(UV\nand\nOV).\nWhen\nany\nmonitored\nvoltage\ngoes\noutside\nof\nthe\nwarning\nor\nfault\nwindows,\nor\nwhen\na\ncurrent,\ntemperature\nor\nany\nother\nrecognized\nfaults\noccurs,\nthe\nPMBALERT#\npin\nis\nasserted\nimmediately\nand\nthe\nappropriate\nbits\nare\nset\nin\nthe\nPMBus\nstatus\nregisters\n(Figure\n9).\nDetailed\ndescriptions\nof\nthe\nstatus\nregisters\nare\nprovided\nin\nthe\nUCD90120\nPMBus\nCommand\nReference\nand\nthe\nPMBus_Specification_Part_II_Rev_1-1_20070205.\nA\nprogrammable\nglitch\nfilter\ncan\nbe\nenabled\nor\ndisabled\nfor\neach\nMON\ninput.\nA\nglitch\nfilter\nfor\nan\ninput\ndefined\nas\na\nvoltage\ncan\nbe\nset\nbetween\n0\nand\n51ms\nwith\n200\nµ\ns\nresolution.\nA\nglitch\nfilter\nfor\nan\ninput\ndefined\nas\na\ncurrent\nor\ntemperature\ncan\nbe\nbetween\n0\nand\n25.5\nseconds\nwith\n100ms\nresolution.\nThe\nlonger\ntime\nconstants\nare\ndue\nto\nthe\nfixed\nlow-pass\ndigital\nfilters\nassociated\nwith\ncurrent\nand\ntemperature\ninputs.\nFault\nresponse\ndecisions\nare\nbased\non\nresults\nfrom\nthe\n12-bit\nADC.\nThe\ndevice\ncycles\nthrough\nthe\nADC\nresults\nand\ncompares\nthem\nagainst\nthe\nprogrammed\nlimits.\nThe\ntime\nto\nrespond\nto\nan\nindividual\nevent\nis\ndetermined\nby\nwhen\nthe\nevent\noccurs\nwithin\nthe\nADC\nconversion\ncycle\nand\nthe\nselected\nfault\nresponse.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n17\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nPMBUS_CNTRL PIN\nRAIL 1 EN\nRAIL 1 VOLTAGE\nRAIL 2 EN\nRAIL 2 VOLTAGEPOWER_GOOD_ON[1]\nTON_DELAY[2]TOFF_DELAY[1]\nTOFF_DELAY[2]\nRail 1 and□Rail 2 are□both□sequenced “ON” and\n“OFF” by□the□PMBUS_CNTRL pin□only\nRail 2 has□Rail 1 as□an “ON” dependency\nRail 1 has□Rail 2 as□a□Fault□Shutdown□SlaveTON_DELAY[1]\nVOUT_OV_FAULT_LIMIT\nVOUT_UV_FAULT_LIMIT\nMAX_GLITCH_TIMETIME□BETWEEN\nRESTARTS\nMAX_GLITCH_TIME +\nTOFF_DELAY[1]\nMAX_GLITCH_TIMETIME□BETWEEN\nRESTARTS\nRail 1 is□set□to□use□the□glitch□filter□for□UV□or□OV□events\nRail 1 is□set□to□RESTART 3 times□after□a□UV□or□OV□event\nRail 1 is□set□to□shutdown□with□delay□for□a□OV□eventTIME□BETWEEN\nRESTARTS\nMAX_GLITCH_TIME +\nTOFF_DELAY[1]MAX_GLITCH_TIME TOFF_DELAY[1]\nPMBUS_CNTRL PIN\nRAIL 1 EN\nRAIL 1 VOLTAGE\nTON_MAX_FAULT_LIMIT[1]\nRAIL 2 EN\nRAIL 2 VOLTAGEPOWER_GOOD_ON[1]\nTON_DELAY[2]Rail 1 and□Rail 2 are□both□sequenced\n“ON” and “OFF” by□the□PMBUS_CNTRL\npin□only\nRail 2 has□Rail 1 as□an “ON” dependency\nRail 1 is□set□to□shutdown□immediately\nand□RESTART 1 time□in□case□of□a Time\nOn□Max□faultTON_DELAY[1]TIME□BETWEEN\nRESTARTS\nTON_MAX_FAULT_LIMIT[1]POWER_GOOD_ON[1]\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n11.\nSequencing\nand\nFault\nResponse\nTiming\nFigure\n12.\nMax\nTurn\nOn\nFault\nThe\nconfigurable\nfault\nlimits\nare:\nMax\nTurn\nOn\nfault\n–\nFlagged\nif\na\nrail\nthat\nis\nenabled\ndoes\nnot\nreach\nthe\nPOWER_GOOD_ON\nlimit\nwithin\nthe\nconfigured\ntime\nUnder\nvoltage\nwarning\n–\nFlagged\nif\na\nvoltage\nrail\ndrops\nbelow\nthe\nspecified\nUV\nwarning\nlimit\nafter\nreaching\nthe\nPOWER_GOOD_ON\nsetting\nUnder\nvoltage\nfault\n–\nFlagged\nif\na\nrail\ndrops\nbelow\nthe\nspecified\nUV\nfault\nlimit\nafter\nreaching\nthe\nPOWER_GOOD_ON\nsetting\nOver\nvoltage\nwarning\n–\nFlagged\nif\na\nrail\nexceeds\nthe\nspecified\nOV\nwarning\nlimit\nat\nany\ntime\nduring\nstartup\nor\noperation\nOver\nvoltage\nfault\n–\nFlagged\nif\na\nrail\nexceeds\nthe\nspecified\nOV\nfault\nlimit\nat\nany\ntime\nduring\nstartup\nor\noperation\nMax\nTurn\nOff\nfault\n–\nFlagged\nif\na\nrail\nthat\nis\ncommanded\nto\nshut\ndown\ndoes\nnot\nreach\n12.5%\nof\nthe\nnominal\nrail\nvoltage\nwithin\nthe\nconfigured\ntime.\nFaults\nare\nmore\nserious\nthan\nwarnings.\nThe\nPMBALERT#\npin\nis\nalways\nasserted\nimmediately\nif\na\nwarning\nor\nfault\noccurs.\nIf\na\nwarning\noccurs,\nthe\nfollowing\ntakes\nplace:\nWarning\nactions\n—\nImmediately\nassert\nthe\nPMBALERT#\npin\n—\nStatus\nbit\ngets\nflagged\n—\nAssert\na\nGPIO\npin\n(optional)\n—\nWarnings\nare\nnot\nlogged\nto\nflash\nA\nnumber\nof\nfault\nresponse\noptions\ncan\nbe\nchosen\nfrom:\nFault\nresponses\n—\nContinue\nWithout\nInterruption:\nFlag\nthe\nfault\nand\ntake\nno\naction\n18\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nSHUT\nDOWN\nALL\nRAILS\nAND\nSEQUENCE\nON\nGPIOs\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nShut\nDown\nImmediately:\nShut\ndown\nthe\nfaulted\nrail\nimmediately\nand\nRestart\naccording\nto\nthe\nrail\nconfiguration\n—\nShut\nDown\nusing\nTOFF_DELAY:\nIf\na\nfault\noccurs\non\na\nrail,\nexhaust\nwhatever\nretries\nare\nconfigured.\nIf\nthe\nrail\ndoes\nnot\ncome\nback,\nschedule\nthe\nshutdown\nof\nthis\nrail\nand\nall\nfault\nshutdown\nslaves.\nAll\nselected\nrails,\nincluding\nthe\nfaulty\nrail,\nare\nsequenced-off\naccording\nto\ntheir\nT_OFF_DELAY\ntimes.\nIf\nDo\nNot\nRestart\nis\nselected,\nthen\nsequence\noff\nall\nselected\nrails\nwhen\nthe\nfault\nis\ndetected.\nRestart\n—\nDo\nNot\nRestart:\nDo\nnot\nattempt\nto\nRestart\na\nfaulted\nrail\nafter\nit\nhas\nbeen\nshut\ndown\n—\nRestart\nUp\nTo\nN\nTimes:\nAttempt\nto\nRestart\na\nfaulted\nrail\nup\nto\n14\ntimes\nafter\nit\nhas\nbeen\nshut\ndown.\nThe\ntime\nbetween\nrestarts\nis\nmeasured\nbetween\nwhen\nthe\nrail\nenable\npin\nis\ndeasserted\n(after\nany\nglitch\nfiltering\nand\nTurn\nOff\nDelay\ntimes,\nif\nconfigured\nto\nobserve\nthem)\nand\nthen\nreasserted.\nIt\ncan\nbe\nset\nbetween\n0\nand\n1275ms\nin\n5ms\nincrements.\n—\nRestart\nContinuously:\nSame\nas\nRestart\nUp\nTo\nN\nTimes\nexcept\nthat\nthe\ndevice\ncontinues\nto\nRestart\nuntil\nthe\nfault\ngoes\naway,\nit\nis\ncommanded\noff\nby\nthe\nspecified\ncombination\nof\nPMBus\nOPERATION\ncommand\nand\nPMBUS_CNTRL\npin\nstatus,\nor\npower\nis\nremoved\nfrom\nthe\ndevice.\n—\nShut\nDown\nRails\nand\nSequence\nOn:\nShut\ndown\nselected\nrails\nimmediately\nor\nafter\nContinue\nOperation\ntime\nis\nreached\nand\nthen\nsequence-on\nthose\nrails\nusing\nTurn\nOn\nDelay\ntimes\nIn\nresponse\nto\na\nfault,\nthe\nUCD90120\ncan\nbe\nconfigured\nto\nturn\noff\na\nset\nof\nrails\nand\nthen\nsequence\nthem\nback\non.\nTo\nsequence\nall\nrails\nin\nthe\nsystem,\nthen\nall\nrails\nmust\nbe\nselected\nas\nFault\nShutdown\nSlaves\nof\nthe\nfaulted\nrail.\nIf\nthe\nfaulted\nrail\nis\nset\nto\nStop\nImmediately\nor\nStop\nWith\nDelay,\nthen\nthe\nrails\ndesignated\nas\nFault\nShutdown\nSlaves\nbehave\nthe\nsame\nway.\nShut\nDown\nAll\nRails\nand\nSequence\nOn\nwill\nnot\nbe\nperformed\nuntil\nretries\nare\nexhausted\nfor\na\ngiven\nfault.\nWhile\nwaiting\nfor\nthe\nrails\nto\nturn\noff,\nan\nerror\nis\nreported\nif\nany\nof\nthe\nrails\nreaches\nits\nTOFF_MAX_WARN_LIMIT.\nThere\nis\na\nconfigurable\noption\nto\ncontinue\nwith\nthe\nre-sequencing\noperation\nif\nthis\noccurs.\nAfter\nthe\nfaulted\nrail\nand\nFault\nShutdown\nSlaves\nsequence\noff,\nthe\nUCD90120\nwill\nwait\nfor\na\nprogrammable\ndelay\ntime\nbetween\n0\nand\n1275ms\nin\nincrements\nof\n5ms\nand\nthen\nsequence\non\nthe\nfaulted\nrail\nand\nFault\nShutdown\nSlaves\naccording\nto\nthe\nstart-up\nsequence\nconfiguration.\nThis\nwill\nbe\nrepeated\nuntil\nthe\nfaulted\nrail\nand\nFault\nShutdown\nSlaves\nsuccessfully\nachieve\nregulation\nor\nfor\na\nuser-selected\n1,\n2,\n3\nor\n4\ntimes.\nIf\nthe\nre-sequence\noperation\nis\nsuccessful,\nthe\nre-sequence\ncounter\nwill\nbe\nreset\nif\nall\nof\nthe\nrails\nthat\nwere\nre-sequenced\nmaintain\nnormal\noperation\nfor\none\nsecond.\nOnce\nShut\nDown\nAll\nRails\nand\nSequence\nOn\nbegins,\nany\nfaults\non\nthe\nFault\nShutdown\nSlave\nrails\nwill\nbe\nignored.\nIf\nthere\nare\ntwo\nor\nmore\nsimultaneous\nfaults\nwith\ndifferent\nFault\nShutdown\nSlaves\nthe\nmore\nconservative\naction\nis\ntaken.\nFor\nexample,\nif\na\nset\nof\nrails\nis\nalready\non\nits\nsecond\nre-sequence,\nand\nthe\ndevice\nis\nconfigured\nto\nre-sequence\nthree\ntimes,\nand\nanother\nset\nof\nrails\nenters\nthe\nre-sequence\nstate,\nthat\nsecond\nset\nof\nrails\nwill\nonly\nbe\nre-sequenced\nonce.\nAnother\nexample\n–\nif\none\nset\nof\nrails\nis\nwaiting\non\nall\nof\nits\nrails\nto\nshutdown\nso\nthat\nit\ncan\nresequence,\nand\nanother\nset\nof\nrails\nenters\nthe\nre-sequence\nstate,\nthe\ndevice\nwill\nnow\nwait\nfor\nall\nrails\nfrom\nboth\nsets\nto\nshutdown\nbefore\nre-sequencing.\nThe\nUCD90120\nhas\n22\nGPIO\npins\nthat\ncan\nfunction\nas\neither\ninputs\nor\noutputs.\nEach\nGPIO\nhas\nconfigurable\noutput\nmode\noptions\nincluding\nopen-drain\nor\npush-pull\noutputs\nthat\ncan\nbe\nactively\ndriven\nto\n3.3V\nor\nground.\nThere\nare\nan\nadditional\nfour\npins\nthat\ncan\nbe\nused\nas\neither\ninputs\nor\nPWM\noutputs\nbut\nnot\nas\nGPOs.\nTable\n2\nlists\npossible\nuses\nfor\nthe\nGPIO\npins\nand\nthe\nmaximum\nnumber\nof\neach\ntype\nfor\neach\nuse.\nGPIO\npins\ncan\nbe\ndependents\nin\nsequencing\nand\nalarm\nprocessing.\nThey\ncan\nalso\nbe\nused\nfor\nsystem\nlevel\nfunctions\nsuch\nas\nexternal\ninterrupts,\npower\ngoods,\nresets,\nor\ncascading\nof\nmultiple\ndevices.\nGPOs\ncan\nbe\nsequenced\nup\nor\ndown\nby\nconfiguring\na\nrail\nwithout\na\nMON\npin\nbut\nwith\na\nGPIO\nset\nas\nan\nEnable.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n19\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nTable\n2.\nGPIO\nPin\nConfiguration\nOptions\nPIN\nNAME\nPIN#\nRAIL\nEN\nGPI\nGPO\nPWM\nOUT\nMARGIN\nPWM\n(12\nMAX)\n(8\nMAX)\n(12\nMAX)\n(12\nMAX)\n(12\nMAX)\nFPWM1/GPIO5\n17\nX\nX\nX\nX\nX\nFPWM2/GPIO6\n18\nX\nX\nX\nX\nX\nFPWM3/GPIO7\n19\nX\nX\nX\nX\nX\nFPWM4/GPIO8\n20\nX\nX\nX\nX\nX\nFPWM5/GPIO9\n21\nX\nX\nX\nX\nX\nFPWM6/GPIO10\n22\nX\nX\nX\nX\nX\nFPWM7/GPIO11\n23\nX\nX\nX\nX\nX\nFPWM8/GPIO12\n24\nX\nX\nX\nX\nX\nGPI1/PWM1\n31\nX\nX\nX\nGPI2/PWM2\n32\nX\nX\nX\nGPI3/PWM3\n42\nX\nX\nX\nGPI4/PWM4\n41\nX\nX\nX\nGPIO1\n11\nX\nX\nX\nGPIO2\n12\nX\nX\nX\nGPIO3\n13\nX\nX\nX\nGPIO4\n14\nX\nX\nX\nGPIO13\n25\nX\nX\nX\nGPIO14\n29\nX\nX\nX\nGPIO15\n30\nX\nX\nX\nGPIO16\n33\nX\nX\nX\nGPIO17\n34\nX\nX\nX\nGPIO18\n35\nX\nX\nX\nTCK/GPIO19\n36\nX\nX\nX\nTDO/GPIO20\n37\nX\nX\nX\nTDI/GPIO21\n38\nX\nX\nX\nTMS/GPIO22\n39\nX\nX\nX\n20\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nGPI\nSpecial\nFunctions\nPWM\nOutputs\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nFigure\n13\nlists\nand\ndescribes\nfive\nspecial\ninput\nfunctions\nthat\nGPIs\ncan\nbe\nused\nfor.\nThere\ncan\nbe\nno\nmore\nthan\none\npin\nassigned\nto\neach\nof\nthese\nfunctions.\nFigure\n13.\nGPI\nConfiguration\n–\nSpecial\nInput\nFunctions\nPins\n17-24\ncan\nbe\nconfigured\nas\nFPWMs.\nThe\nfrequency\nrange\nis\n15.259\nkHz\nto\n125\nMHz.\nFPWMs\ncan\nbe\nconfigured\nas\nClosed\nLoop\nMargining\noutputs\nor\ngeneral\npurpose\nPWMs.\nAny\nFPWM\npin\nnot\nused\nas\na\nPWM\noutput\ncan\nbe\nconfigured\nas\na\nGPIO.\nOne\nFPWM\nin\na\npair\ncan\nbe\nused\nas\na\nPWM\noutput\nand\nthe\nother\npin\ncan\nbe\nused\nas\na\nGPO.\nThe\nFPWM\npins\nare\nactively\ndriven\nlow\nfrom\nreset\nwhen\nused\nas\nGPOs.\nThe\nfrequency\nsettings\nfor\nthe\nFPWMs\napply\nto\npairs\nof\npins:\n•\nFPWM1\nand\nFPWM2\n–\nsame\nfrequency\n•\nFPWM3\nand\nFPWM4\n–\nsame\nfrequency\n•\nFPWM5\nand\nFPWM6\n–\nsame\nfrequency\n•\nFPWM7\nand\nFPWM8\n–\nsame\nfrequency\nPins\n31,\n32,\n41\nand\n42\ncan\nbe\nused\nas\nGPIs\nor\nPWM\noutputs.\nIf\nconfigured\nas\nPWM\noutputs,\nthen\nlimitations\napply:\n•\nPWM1\nhas\na\nfixed\nfrequency\nof\n10\nkHz\n•\nPWM2\nhas\na\nfixed\nfrequency\nof\n1\nkHz\n•\nPWM3\nand\nPWM4\nfrequencies\ncan\nbe\n0.93\nHz\nto\n7.8125\nMHz.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n21\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nPower\nSupply\nEnables\nCascading\nMultiple\nDevices\nGPO\nDependencies\nGPOx_GPI□(0:7)\n_STATUS(0:12)\n_GPI□(0:7)\n_STATUS(0:12)\n_GPI□(0:7)\n_STATUS(0:12)_GPI□(1:7)\n_STATUS(0:11)GPI_ENABLE(0)GPI_INVERSE(0)\nGPI_POLARITY(0)\nGPI(0)\nSub - block□repeated□for□each□of□GPI(1:7)\nThere□is□one□STATUS_TYPE_SELECT□for\neach□of□the□four AND□gates□in□a□boolean\nblock.□□See□Status□Types□on□next□slide.\nSTATUS_ENABLE(12)STATUS_INVERSE(12)1\n1Sub - block□repeated□for□each□of□STATUS(0:11)Status□Type□1\nStatus□Type□35STATUS_TYPE_SELECT(x,0)\n13\n1313\nSTATUS(12)STATUS(0)\nSTATUS(1)_GPI(0)\n_STATUS(12)0\n1\n2\n311\nGPO_INVERSE(x)\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nEach\nGPIO\ncan\nbe\nconfigured\nas\na\nRail\nEnable\npin\nwith\neither\nactive\nlow\nor\nactive\nhigh\npolarity.\nOutput\nmode\noptions\ninclude\nopen-drain\nor\npush-pull\noutputs\nthat\ncan\nbe\nactively\ndriven\nto\n3.3V\nor\nground.\nDuring\nreset,\nthe\nGPIO\npins\nwill\nbe\nhigh\nimpedance\nexcept\nfor\nthe\nFPWM/GPIO\npins\n17-24,\nwhich\nwill\nbe\ndriven\nlow.\nExternal\npulldown\nor\npullup\nresistors\ncan\nbe\ntied\nto\nthe\nEnable\npins\nto\nhold\nthe\npower\nsupplies\noff\nduring\nreset.\nThe\nUCD90120\ncan\nsupport\na\nmaximum\nof\n12\nEnable\npins.\nA\nGPIO\npin\ncan\nbe\nused\nto\ncoordinate\nmultiple\ncontrollers\nby\nusing\nit\nas\na\nPower\nGood\noutput\nfrom\none\ndevice\nand\nconnecting\nit\nto\nthe\nPMBUS_CNTRL\ninput\npin\nof\nanother.\nThis\nimposes\na\nmaster/slave\nrelationship\nbetween\nmultiple\ndevices.\nDuring\nstartup,\nthe\nslave\ncontrollers\nwill\ninitiate\ntheir\nstart\nsequences\nafter\nthe\nmaster\nhas\ncompleted\nits\nstart\nsequence\nand\nall\nrails\nhave\nreached\nregulation\nvoltages.\nDuring\nshutdown,\nas\nsoon\nas\nthe\nmaster\nstarts\nto\nsequence-off\nit\nwill\nsend\nthe\nshut-down\nsignal\nto\nits\nslaves.\nA\nshutdown\non\none\nor\nmore\nof\nthe\nmaster\nrails\ncan\ninitiate\nshutdowns\nof\nthe\nslave\ndevices.\nThe\nmaster\nshutdowns\ncan\nbe\ninitiated\nintentionally\nor\nby\na\nfault\ncondition.\nThis\nmethod\nworks\nto\ncoordinate\nmultiple\ncontrollers,\nbut\nit\ndoes\nnot\nenforce\ninterdependency\nbetween\nrails\nwithin\na\nsingle\ncontroller.\nThe\nPMBus\nspecification\nimplies\nthat\nthe\nPower\nGood\nsignal\nis\nactive\nwhen\nALL\nthe\nrails\nin\na\ncontroller\nare\nregulating\nat\ntheir\nprogrammed\nvoltage.\nThe\nUCD90120\nallows\nGPIOs\nto\nbe\nconfigured\nto\nrespond\nto\na\ndesired\nsubset\nof\nPower\nGoods.\nGPIOs\ncan\nbe\nconfigured\nas\noutputs\nthat\nare\nbased\non\nBoolean\ncombinations\nof\nup\nto\nfour\nAND\n’\ns\nall\nOR’\nd\ntogether\n(\nFigure\n14\n).\nInputs\nto\nthe\nlogic\nblocks\ncan\ninclude\nGPIs\nand\nrail\nstatus\nflags.\nOne\nrail\nstatus\ntype\nis\nselectable\nas\nan\ninput\nfor\neach\nAND\ngate\nin\na\nBoolean\nblock.\nFor\na\nselected\nrail\nstatus,\nthe\nstatus\nflags\nof\nall\nactive\nrails\ncan\nbe\nincluded\nas\ninputs\nto\nthe\nAND\ngate.\n“\n_LATCH\n”\nrails\nstatus\ntypes\nstay\nasserted\nuntil\ncleared\nby\na\nMFR\nPMBus\ncommand\nor\nby\na\nspecially\nconfigured\nGPI\npin.\nThe\ndifferent\nrail\nstatus\ntypes\nare\nshown\nin\nFigure\n16\n.\nRefer\nto\nthe\nUCD90120\nPMBus\nCommand\nReference\nfor\ncomplete\ndefinitions\nof\nrail\nstatus\ntypes.\nFigure\n14.\nBoolean\nLogic\nCombinations\n22\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\n1. POWER_GOOD(0:12)\n2. VOUT_OV_FAULT(0:12)\n3. VOUT_OV_FAULT_LATCH(0:12)\n4. VOUT_OV_WARN(0:12)\n5. VOUT_OV_WARN_LATCH(0:12)\n6. VOUT_UV_WARN(0:12)\n7. VOUT_UV_WARN_LATCH(0:12)\n8. VOUT_UV_FAULT(0:12)\n9. VOUT_UV_FAULT_LATCH(0:12)\n10. VOUT_TON_FAULT(0:12)\n11. VOUT_TON_FAULT_LATCH(0:12)\n12. VOUT_TOFF_WARN(0:12)\n13. VOUT_TOFF_WARN_LATCH(0:12)\n14. IOUT_OC_FAULT(0:12)\n15. IOUT_OC_FAULT_LATCH(0:12)\n16. IOUT_OC_WARN(0:12)\n17. IOUT_OC_WARN_LATCH(0:12)\n18. IOUT_UC_FAULT(0:12)\n19. IOUT_UC_FAULT_LATCH(0:12)20. TEMP_OT_FAULT(0:12)\n21. TEMP_OT_FAULT_LATCH(0:12)\n22. TEMP_OT_WARN(0:12)\n23. TEMP_OT_WARN_LATCH(0:12)\n24. INPUT_VIN_OV_FAULT(0:12)\n25. INPUT_VIN_OV_FAULT_LATCH(0:12)\n26. INPUT_VIN_OV_WARN(0:12)\n27. INPUT_VIN_OV_WARN_LATCH(0:12)\n28. INPUT_VIN_UV_WARN(0:12)\n29. INPUT_VIN_UV_WARN_LATCH(0:12)\n30. INPUT_VIN_UV_FAULT(0:12)\n31. INPUT_VIN_UV_FAULT_LATCH(0:12)\n32. MFR_SEQ_TIMEOUT(0:12)\n33. MFR_SEQ_TIMEOUT_LATCH(0:12)\nMARGINING\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nFigure\n15.\nFusion\nBoolean\nLogic\nBuilder\nFigure\n16.\nRail\nstatus\ntypes\nMargining\nis\nused\nin\nproduct\nvalidation\ntesting\nto\nverify\nthat\nthe\ncomplete\nsystem\nworks\nproperly\nover\nall\nconditions\nincluding\nminimum\nand\nmaximum\npower\nsupply\nvoltages,\nload\nrange,\nambient\ntemperature\nrange\nand\nother\nrelevant\nparameter\nvariations.\nMargining\ncan\nbe\ncontrolled\nover\nPMBus\nusing\nthe\nOPERATION\ncommand\nor\nby\nconfiguring\ntwo\nGPIO\npins\nas\nMargin\nEN\nand\nMargin\nUP/DOWN\ninputs.\nThe\nMARGIN_CONFIG\ncommand\nin\nthe\nUCD90120\nPMBus\nCommand\nReference\ndescribes\ndifferent\navailable\nmargining\noptions\nincluding\nignoring\nfaults\nwhile\nmargining\nand\nusing\nclosed-loop\nmargining\nto\ntrim\nthe\npower\nsupply\noutput\nvoltage\none\ntime\nat\npower\nup.\nOpen-loop\nmargining\nis\ndone\nby\nconnecting\na\npower\nsupply\nfeedback\nnode\nto\nground\nthrough\none\nresistor\nand\nto\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n23\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nSYSTEM\nRESET\nSIGNAL\nWATCH\nDOG\nTIMER\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nV\nCC\nor\nthe\npower\nsupply\ninput\nvoltage\nthrough\nanother\nresistor.\nThe\npower\nsupply\nregulation\nloop\nresponds\nto\nthe\nchange\nin\nfeedback\nnode\nvoltage\nby\nincreasing\nor\ndecreasing\nthe\npower\nsupply\noutput\nvoltage\nto\nreturn\nthe\nfeedback\nvoltage\nto\nthe\noriginal\nvalue.\nThe\nvoltage\nchange\nis\ndetermined\nby\nthe\nfixed\nresistor\nvalues\nand\nthe\nvoltage\nat\nV\nCC\nand\nground.\nTwo\nGPIO\npins\nmust\nbe\nconfigured\nas\noutputs\nfor\nconnecting\nresistors\nfrom\nthe\nfeedback\nnode\nof\neach\npower\nsupply\nto\nV\nCC\nor\nground.\nClosed-loop\nmargining\nuses\na\nPWM\nor\nFPWM\noutput\nfor\neach\npower\nsupply\nthat\nis\nbeing\nmargined.\nAn\nexternal\nRC\nnetwork\nconverts\nthe\nFPWM\npulse\ntrain\ninto\na\nDC\nmargining\nvoltage.\nThe\nmargining\nvoltage\nis\nconnected\nto\nthe\nappropriate\npower\nsupply\nfeedback\nnode\nthrough\na\nresistor.\nThe\npower\nsupply\noutput\nvoltage\nis\nmonitored\nand\nthe\nmargining\nvoltage\nis\ncontrolled\nby\nadjusting\nthe\nPWM\nduty\ncycle\nuntil\nthe\npower\nsupply\noutput\nvoltage\nreaches\nthe\nMargin\nLow\nand\nMargin\nHigh\nvoltages\nset\nby\nthe\nuser.\nThe\nUCD90120\ncan\ngenerate\na\nprogrammable\nSystem\nReset\npulse\nas\npart\nof\nSequence\nOn.\nThe\npulse\nis\ncreated\nby\nprogramming\na\nGPIO\nto\nremain\ndeasserted\nuntil\nthe\nvoltage\nof\na\nparticular\nrail\nor\ncombination\nof\nrails\nreach\ntheir\nrespective\nPOWER_GOOD_ON\nlevels\nplus\na\nprogrammable\ndelay\ntime.\nThe\nSystem\nReset\npulse\nwidth\ncan\nbe\nprogrammed\nas\nshown\nin\nTable\n3\n.\nTable\n3.\nSystem\nReset\nPulse\nWidth\nPulse\nWidth\n0\nms\n1\nms\n2\nms\n4\nms\n8\nms\n16\nms\n32\nms\n64\nms\n128\nms\n256\nms\n512\nms\n1.02\nsec\n2.05\nsec\n4.10\nsec\n8.19\nsec\n16.38\nsec\n32.8\nsec\nA\nGPI\nand\nGPO\ncan\nbe\nconfigured\nas\na\nWatch\nDog\nTimer\n(WDT).\nThe\nWDT\ncan\nbe\nindependent\nof\npower\nsupply\nsequencing\nor\ntied\nto\na\nGPIO\nconfigured\nto\nprovide\na\nSystem\nReset\nsignal.\nThe\nWDT\ncan\nbe\nreset\nby\ntoggling\na\nWatchdog\nInput\n(WDI)\npin\nor\nby\nwriting\nto\nSYSTEM_WATCHDOG_RESET\nover\nI\n2\nC.\nThe\nWDT\ncan\nbe\nactive\nimmediately\nat\npower\nup\nor\nset\nto\nwait\nwhile\nthe\nsystem\ninitializes.\nTable\n4\nlists\nthe\nprogrammable\nwait\ntimes\nbefore\nthe\ninitial\ntimeout\nsequence\nbegins.\nTable\n4.\nWDT\nInitial\nWait\nTime\nWDT\nINITIAL\nWAIT\nTIME\n0\nms\n100\nms\n200\nms\n400\nms\n24\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nWDI\nWDO<tWDI <tWDI <tWDI tWDI <tWDI\nDATA\nAND\nERROR\nLOGGING\nTO\nFLASH\nMEMORY\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nTable\n4.\nWDT\nInitial\nWait\nTime\n(continued)\nWDT\nINITIAL\nWAIT\nTIME\n800\nms\n1.6\nsec\n3.2\nsec\n6.4\nsec\n12.8\nsec\n25.6\nsec\n51.2\nsec\n102\nsec\n205\nsec\n410\nsec\n819\nsec\n1638\nsec\nThe\nwatchdog\ntimeout\nis\nprogrammable\nfrom\n0\nto\n2.55s\nwith\na\n10ms\nstep\nsize.\nIf\nthe\nWDT\ntimes\nout,\nthe\nUCD90120\ncan\nassert\na\nGPIO\npin\nconfigured\nas\nWDO\nthat\nis\nseparate\nfrom\na\nGPIO\ndefined\nas\nSystem\nReset\npin\nor\nit\ncan\ngenerate\na\nSystem\nReset\npulse.\nAfter\na\ntimeout,\nthe\nWDT\nis\nrestarted\nby\ntoggling\nthe\nWDI\npin\nor\nby\nwriting\nto\nSYSTEM_WATCHDOG_RESET\nover\nI\n2\nC.\nFigure\n17.\nTiming\nof\nGPIOs\nConfigured\nfor\nWatch-Dog\nTimer\nOperation\nThe\nUCD90120\ncan\nlog\nfaults\nand\nthe\nnumber\nof\ndevice\nresets\nto\nflash\nmemory.\nPeak\nvoltage,\ncurrent\nand\ntemperature\nmeasurements\nare\nalso\nstored\nfor\neach\nrail.\nTo\nreduce\nstress\non\nthe\nflash\nmemory,\na\n30-second\ntimer\nis\nstarted\nif\na\nmeasured\nvalue\nexceeds\nthe\npreviously\nlogged\nvalue.\nOnly\nthe\nhighest\nvalue\nfrom\nthe\n30-second\ninterval\nis\nwritten\nfrom\nRAM\nto\nflash.\nMultiple\nfaults\ncan\nbe\nstored\nin\nflash\nmemory\nand\ncan\nbe\naccessed\nover\nPMBus\nto\nhelp\ndebug\npower\nsupply\nbugs\nor\nfailures.\nEach\nlogged\nfault\nincludes:\n•\nRail\nnumber\n•\nFault\ntype\n•\nFault\ntime\nsince\nprevious\ndevice\nreset\n•\nLast\nmeasured\nrail\nvoltage\nThe\ntotal\nnumber\nof\ndevice\nresets\nis\nalso\nstored\nto\nflash\nmemory.\nThe\nvalue\ncan\nbe\nreset\nusing\nPMBus.\nWith\nthe\nBrownout\nfunction\nenabled,\nthe\nrun-time\nclock\nvalue,\npeak\nmonitor\nvalues\nand\nfaults\nare\nonly\nlogged\nto\nflash\nwhen\na\npower-down\nis\ndetected.\nThe\ndevice\nrun-time\nclock\nvalue\nis\nstored\nacross\nresets\nor\npower\ncycles\nunless\nthe\nBrownout\nfunction\nis\ndisabled,\nin\nwhich\ncase\nthe\nrun-time\nclock\nis\nreturned\nto\nzero\nafter\neach\nreset.\nIt\nis\nalso\npossible\nto\nupdate\nand\ncalibrate\nthe\nUCD90120\ninternal\nrun\ntime\nclock\nvia\na\nPMBus\nhost.\nFor\nexample,\na\nhost\nprocessor\nwith\na\nReal\nTime\nClock\ncould\nperiodically\nupdate\nthe\nUCD90120\nrun\ntime\nclock\nto\na\nvalue\nthat\ncorresponds\nto\nthe\nactual\ndate\nand\ntime.\nThe\nhost\nmust\ntranslate\nthe\nUCD90120\ntimer\nvalue\nback\ninto\nthe\nappropriate\nunits\nbased\non\nthe\nusage\nscenario\nchosen.\nPlease\nsee\nthe\nREAL_TIME_CLOCK\ncommand\nin\nthe\nUCD9012x\nPMBus\nCommand\nReference\nfor\nmore\ndetails.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n25\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nBROWNOUT\nFUNCTION\nPMBUS\nINTERFACE\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nThe\nUCD90120\ncan\nbe\nenabled\nto\nturn\noff\nall\nnon-volatile\nlogging\nuntil\na\nbrownout\nevent\nis\ndetected.\nA\nbrownout\nevent\noccurs\nif\nV\ncc\ndrops\nbelow\n2.9V.\nIn\norder\nto\nenable\nthis\nfeature,\nthe\nuser\nmust\nprovide\nenough\nlocal\ncapacitance\nto\ndeliver\nup\nto\n80mA\nfor\n5ms\nwhile\nmaintaining\na\nminimum\nof\n2.6V\nat\nthe\ndevice.\nWith\nthis\nfeature\nenabled,\nthe\nUCD90120\nwill\nsave\nfaults,\npeaks,\nand\nother\nlog\ndata\nto\nSRAM\nduring\nnormal\noperation\nof\nthe\ndevice.\nOnce\na\nbrown\nout\nevent\nis\ndetected,\nall\ndata\nwill\nbe\ncopied\nfrom\nSRAM\nto\nFlash.\nUse\nof\nthis\nfeature\nallows\nthe\nUCD90120\nto\nkeep\ntrack\nof\na\nsingle\nrun\ntime\nclock\nthat\nspans\ndevice\nresets\nor\nsystem\npower\ndown\n(rather\nthan\nresetting\nthe\nrun\ntime\nclock\nafter\ndevice\nreset).\nIt\ncan\nalso\nimprove\nthe\nUCD90120\ninternal\nresponse\ntime\nto\nevents\nsince\nFlash\nwrites\nwill\nbe\ndisabled\nduring\nnormal\nsystem\noperation.\nThis\nis\nan\noptional\nfeature\nand\ncan\nbe\nenabled\nusing\nthe\nMISC_CONFIG\ncommand.\nFor\nmore\ndetails,\nplease\nsee\nthe\nUCD9012x\nPMBus\nCommand\nReference.\nThe\nPMBus\nis\na\nserial\ninterface\nspecifically\ndesigned\nto\nsupport\npower\nmanagement.\nIt\nis\nbased\non\nthe\nSMBus\ninterface,\nwhich\nis\nbuilt\non\nthe\nI\n2\nC\nphysical\nspecification.\nThe\nUCD90120\nsupports\nrevision\n1.1\nof\nthe\nPMBus\nstandard.\nWherever\npossible,\nstandard\nPMBus\ncommands\nare\nused\nto\nsupport\nthe\nfunction\nof\nthe\ndevice.\nStandard\nPMBus\ncommands\ncan\nbe\nfound\nin\nPMBus_Specification_Part_I_Rev_1_\n0_20050324\nand\nPMBus_Specification_Part_II_Rev_1-1_20070205\n,\nwhich\ncan\nbe\ndownloaded\nfrom\nhttp://pmbus.org/specs.html\n.\nSome\nof\nthe\noperational\nand\nfunctional\ndescriptions\nfor\nthis\ndatasheet\nwere\nclosely\nbased\non\nthe\nPMBus\nspecification.\nFor\nunique\nfeatures\nof\nthe\nUCD90120,\nMFR_SPECIFIC\ncommands\nare\ndefined\nto\nconfigure\nor\nactivate\nthose\nfeatures.\nThese\ncommands\nare\ndefined\nin\nthe\nUCD90120\nPMBus\nCommand\nReference.\nThe\nUCD90120\nis\nPMBus\ncompliant,\nin\naccordance\nwith\nthe\n"Compliance"\nsection\nof\nthe\nPMBus\nspecification.\nThe\nfirmware\nis\nalso\ncompliant\nwith\nthe\nSMBus\n1.1\nspecification,\nincluding\nsupport\nfor\nthe\nSMBus\nALERT\n(SMBALERT#)\nfunction.\nThe\nhardware\ncan\nsupport\n100kHz\nand\n400kHz\noperation.\nTwo\npins\nare\nallocated\nto\ndecode\nthe\nPMBus\naddress.\nAt\npower-up\nthe\ndevice\napplies\na\nbias\ncurrent\nto\neach\naddress\ndetect\npin\nand\nthe\nvoltage\non\nthat\npin\nis\ncaptured\nby\nthe\ninternal\n12-bit\nADC.\nThe\nPMBus\naddress\nis\ncalculated\nas\nfollows.\nPMBus\nAddress\n=\n12\n×\nbin(V\nAD01\n)\n+\nbin(V\nAD00\n)\nWhere\nbin(V\nAD0x\n)\nis\nthe\naddress\nbin\nfor\none\nof\n8\naddress\nas\nshown\nin\nTable\n5\n.\nThe\naddress\nbins\nare\ndefined\nby\nthe\nMIN\nand\nMAX\nVOLTAGE\nRANGE\n(V).\nEach\nbin\nis\na\nconstant\nratio\nof\n1.25\nfrom\nthe\nprevious\nbin.\nThis\nmethod\nmaintains\nthe\nwidth\nof\neach\nbin\nrelative\nto\nthe\ntolerance\nof\nstandard\n1%\nresistors.\nTable\n5.\nPMBus\nAddress\nBins\nVPMBus\nRPMBus\nPMBus\nVOLTAGE\nRANGE\n(V)\nADDRESS\nBIN\nPMBus\nRESISTANCE\n(k\nΩ\n)\nMIN\nMAX\nopen\n2.226\n3.300\n11\n1.746\n2.225\n210\n10\n1.342\n1.746\n158\n9\n1.030\n1.341\n115\n8\n0.792\n1.030\n84.5\n7\n0.609\n0.792\n63.4\n6\n0.468\n0.608\n47.5\n5\n0.359\n0.467\n36.5\n4\n0.276\n0.358\n27.4\nshort\n0\n0.097\nA\nlow\nimpedance\n(short)\non\neither\naddress\npin\nthat\nproduces\na\nvoltage\nbelow\nthe\nminimum\nvoltage\nwill\ncause\nthe\nPMBus\naddress\nto\ndefault\nto\naddress\n126\n(0x7F).\nA\nhigh\nimpedance\n(open)\non\neither\naddress\npin\nthat\nproduces\na\nvoltage\nabove\nthe\nmaximum\nvoltage\nwill\nalso\ncause\nthe\nPMBus\naddress\nto\ndefault\nto\naddress\n126\n(0x7F).\nAddress\n0\nis\nnot\nused\nbecause\nit\nis\nthe\nPMBus\nGeneral\nCall\naddress.\nAddresses\n11\nand\n127\ncan\nnot\nbe\nused\nby\nthis\ndevice\nor\nany\nother\ndevice\nthat\nshares\nthe\nPMBus\nwith\nit,\nsince\nthose\nare\nreserved\nfor\nmanufacturing\nprogramming\nand\ntest.\nIt\nis\nrecommended\nthat\naddress\n126\nnot\nbe\nused\nfor\nany\ndevices\non\nthe\nPMBus\nsince\nthis\n26\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nHIGH\nVOLTAGE\nSUPPLY\nVOLTAGE\nREGULATOR\nV33FB\nV33A\nV33D\nV33DIO1V33DIO2\nBPCAP584645744470 .1 µF10 k /c87Vin\n4 .7 µF\n0 .1 µFFCX491A\nUCD90120To□Power□Stage\n+3.3V\n+1.8VDEVICE\nRESET\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nis\nthe\naddress\nthat\nthe\nUCD90120\ndefaults\nto\nif\nthe\naddress\nlines\nare\nshorted\nto\nground\nor\nleft\nopen.\nOther\nSMBus/PMBus\naddresses\nhave\nbeen\nassigned\nfor\nspecific\ndevices.\nFor\na\nsystem\nwith\nother\ntypes\nof\ndevices\nconnected\nto\nthe\nsame\nPMBus,\nrefer\nto\nthe\nSMBus\ndevice\naddress\nassignments\ntable\nin\nAppendix\nC\nof\nthe\nlatest\nversion\nof\nthe\nSystem\nManagement\nBus\n(SMBus)\nspecification.\nThe\nSMBus\nspecification\ncan\nbe\ndownloaded\nat\nhttp://smbus.org/specs/smbus20.pdf\n.\nFigure\n18.\nPMBus\nAddress\nDetection\nMethod\nThe\nUCD90120\nrequires\n3.3V\nto\noperate.\nIt\ncan\nbe\nprovided\ndirectly\non\nthe\nvarious\nV\n33x\npins,\nor\nit\ncan\nbe\ngenerated\nfrom\na\nhigher\nvoltage\nusing\na\nbuilt-in\nseries\nregulator\nand\nan\nexternal\ntransistor.\nThe\nexternal\ntransistor\nmust\nbe\nan\nNPN\ndevice\nwith\na\nbeta\nof\nat\nleast\n40\nand\na\nV\nCE\nrating\nappropriate\nfor\nthe\nhigh\nsupply\nvoltage.\nFigure\n19\nshows\nthe\ntypical\ncircuit\nusing\nthe\nexternal\nseries\npass\ntransistor.\nThe\nNPN\nemitter\noutput\nbecomes\nthe\n3.3\nV\nsupply\nfor\nthe\nchip.\nA\n4.7\nµ\nF\nbypass\ncapacitor\nis\nrequired\nto\nstabilize\nthe\nseries\nregulator.\nSome\ncircuits\nin\nthe\ndevice\nrequire\n1.8V,\nwhich\nis\ngenerated\ninternally\nfrom\nthe\n3.3V\nsupply.\nThis\nvoltage\nrequires\na\n0.1\nµ\nF\nto\n1\nµ\nF\nbypass\ncapacitor\nfrom\nBPCAP\nto\nground.\nFigure\n19.\nHigh-Voltage\nSupply\nWith\nExternal\nTransistor\nThe\nUCD90120\nhas\nan\nintegrated\npower-on\nreset\n(POR)\ncircuit\nwhich\nmonitors\nthe\nsupply\nvoltage.\nAt\npower-up,\nthe\nPOR\ndetects\nthe\nV\n33D\nrise.\nWhen\nV\n33D\nis\ngreater\nthan\nV\nRESET\nthe\ndevice\ncomes\nout\nof\nreset.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n27\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nDEVICE\nCONFIGURATION\nAND\nPROGRAMMING\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nThe\ndevice\ncan\nbe\nforced\ninto\nthe\nreset\nstate\nby\nan\nexternal\ncircuit\nconnected\nto\nthe\nnRESET\npin.\nA\nlogic\nlow\nvoltage\non\nthis\npin\nfor\nlonger\nthan\nt\nRESET\nholds\nthe\ndevice\nin\nreset.\nIt\ncomes\nout\nof\nreset\nwithin\n1ms\nafter\nnRESET\nis\nreleased\nand\ncan\nreturn\nto\na\nlogic\nhigh\nlevel.\nTo\navoid\nan\nerroneous\ntrigger\ncaused\nby\nnoise,\na\npull\nup\nresistor\nto\n3.3V\nis\nrecommended.\nAnytime\nthe\ndevice\ncomes\nout\nof\nreset\nit\nbegins\nan\ninitialization\nroutine\nthat\nlasts\nabout\n20ms.\nDuring\nthe\ninitialization\nroutine,\nthe\nFPWM\npins\nare\nheld\nlow\nand\nall\nother\nGPIO\nand\nGPI\npins\nare\nopen\ncircuit.\nAt\nthe\nend\nof\ninitialization,\nthe\ndevice\nbegins\nnormal\noperation\nas\ndefined\nby\nthe\ndevice\nconfiguration.\nFrom\nthe\nfactory,\nthe\ndevice\ncontains\nthe\nsequencing\nand\nmonitoring\nfirmware.\nIt\nis\nalso\nconfigured\nso\nthat\nall\nGPOs\nare\nhigh-impedance\nwith\nno\nsequencing\nor\nfault\nresponse\noperation.\nSee\nConfiguration\nProgramming\nof\nUCD\nDevices\navailable\nat\nwww.ti.com\nfor\nfull\nUCD90120\nconfiguration\ndetails.\nAfter\nthe\nuser\nhas\ndesigned\na\nconfiguration\nfile\nusing\nFusion,\nthere\nare\nthree\ngeneral\ndevice\nconfiguration\nprogramming\noptions.\nDevices\ncan\nbe\nprogrammed\nin-circuit\nby\na\nhost\nmicrocontroller\nusing\nPMBus\ncommands\nover\nI\n2\nC\nto\nconfigure\nthe\ndevice\n(see\nthe\nUCD90120\nPMBus\nCommand\nReference).\n28\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nFigure\n20.\nFusion\nPMBus\nConfiguration\nScript\nExport\nTool\nEach\nparameter\nwrite\nreplaces\nthe\ndata\nin\nthe\nassociated\nmemory\n(RAM)\nlocation.\nAfter\nall\nthe\nrequired\nconfiguration\ndata\nhas\nbeen\nsent\nto\nthe\ndevice,\nit\nis\ntransferred\nto\nthe\nassociated\nnon-volatile\nmemory\n(data\nflash)\nby\nissuing\na\nspecial\ncommand,\nSTORE_DEFAULT_ALL.\nThis\nis\nhow\nthe\nFusion\nGUI\nnormally\nreads\nand\nwrites\na\ndevice\nconfiguration.\nFusion\ncan\ncreate\na\nPMBus\nor\nI2C\ncommand\nscript\nfile\nthat\ncan\nbe\nused\nby\nthe\nI2C\nmaster\nto\nconfigure\nthe\ndevice\n(Figure\n21).\nAn\nexample\nof\na\npartial\ncommand\nscript\nfile\nis\nshown\nhere:\nComment\nFormat=Tab;\nHex=CoderUpper;\nBreakOutBytes=False\n[DO\nNOT\nREMOVE\nTHIS\nLINE\nIF\nYOU\nWANT\nTO\nIMPORT\nUSING\nTHE\nFUSION\nGUI]\nComment\nSMBus\nFields\nare\nRequest,Address,Command,Data\nComment\nFor\nreads,\nthe\nlast\nfield\nis\nwhat\nis\nexpected\nback\nfrom\nthe\ndevice\nComment\nWrite\nMONITOR_CONFIG\n[MFR\n05]\nPin\n1\nMON1:\nRail\n#1,\nType\nVoltage;\nPin\n2\nMON2:\nRail\n#2,\nType\nVoltage;\nPin\n3\nMON3:\nRail\n#3,\nType\nVoltage;\nPin\n4\nMON4:\nRail\n#4,\nType\nVoltage;\nPin\n5\nMON5:\nRail\n#5,\nType\nVoltage;\nPin\n6\nMON6:\nRail\n#6,\nType\nVoltage;\nPin\n59\nMON7:\nRail\n#7,\nType\nVoltage;\nPin\n62\nMON8:\nRail\n#8,\nType\nVoltage;\nPin\n63\nMON9:\nRail\n#9,\nType\nVoltage;\nPin\n50\nMON10:\nRail\n#10,\nType\nVoltage;\nPin\n52\nMON11:\nRail\n#11,\nType\nVoltage;\nPin\n54\nMON12:\nRail\n#12,\nType\nVoltage;\nPin\n56\nMON13:\nRail\n#1,\nType\nTemperature\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n29\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nBlockWrite\n0x65\n0xD5\n0x202122232425262728292A2B40\nComment\nWrite\nGPI_CONFIG\n[MFR\n41]\nInputs:\n<None>\nBlockWrite\n0x65\n0xF9\n0x00000000000000000000000000\nComment\nWrite\nSEQ_CONFIG\n[MFR\n38,Rail\n#1]\nRail\nDep:\n<None>\n|\nPin\nDep:\n<None>\n|\nFault\nDep:\n<None>\n|\nEnable:\nPin\n11\nGPIO1\nActiveHigh\nActivelyDrivenOutput\nWriteByte\n0x65\n0x00\n0x00\nBlockWrite\n0x65\n0xF6\n0x000000000096\nComment\nWrite\nSEQ_CONFIG\n[MFR\n38,Rail\n#4]\nRail\nDep:\n<None>\n|\nPin\nDep:\n<None>\n|\nFault\nDep:\n<None>\n|\nEnable:\nPin\n14\nGPIO4\nActiveHigh\nActivelyDrivenOutput\nWriteByte\n0x65\n0x00\n0x03\nBlockWrite\n0x65\n0xF6\n0x0000000000AE\nComment\nWrite\nVOUT_SCALE_MONITOR\n[Rail\n#12]\n0.500\nWriteWord\n0x65\n0x2A\n0x00B2\n.\n.\n.\nComment\nStore\nconfiguration\nto\ndata\nflash\nPause\n100\nPausing\n100\nms\nComment\nExecute\nSTORE_DEFAULT_ALL\nSendByte\n0x65\n0x11\nPause\n1000\nPausing\n1,000\nms\nfor\nStoreDefaultAll\nAnother\nin-circuit\nprogramming\noption\nis\nfor\nFusion\nto\ncreate\na\ndata\nflash\nimage\nfrom\nthe\nconfiguration\nfile\n(\nFigure\n21\n).\nThe\nimage\nfile\ncan\nbe\ndownloaded\ninto\nthe\ndevice\nusing\nI\n2\nC\nor\nJTAG.\nFusion\nTools\ncan\nbe\nused\non\nboard\nif\nFusion\ncan\ngain\nownership\nof\nthe\ntarget\nboard\n’\ns\nI2C\nbus.\nDevices\ncan\nbe\nprogrammed\noff\nboard\nusing\nTI\nFusion\nTools\nor\na\ndedicated\ndevice\nprogrammer.\nFor\nsmall\nruns,\na\nZIF\nsocketed\nboard\nwith\nan\nI\n2\nC\nheader\ncan\nbe\nused\nwith\nthe\nstandard\nFusion\nGUI\nor\nManufacturing\nGUI.\nFusion\ncan\nalso\ncreate\na\ndata\nflash\nfile\nthat\ncan\nthen\nbe\nloaded\ninto\nthe\nUCD90120\nusing\na\ndedicated\ndevice\nprogrammer.\nFigure\n21.\nFusion\nDevice\nConfiguration\nExport\nTool\nTo\nconfigure\nthe\ndevice\nover\nI\n2\nC\nor\nPMBus,\nthe\nUCD90120\nmust\nbe\npowered.\nThe\nPMBus\nclock\nand\ndata\npins\nmust\nbe\naccessible\nand\nneed\nto\nbe\npulled\nhigh\nto\nthe\nsame\nV\ndd\nsupply\nas\nthe\ndevice\nis\npowered\nfrom\nwith\npull-up\n30\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nJTAG\nINTERFACE\nINTERNAL\nFAULT\nMANAGEMENT\nAND\nMEMORY\nERROR\nCORRECTION\n(ECC)\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nresistors\nbetween\n1k\nΩ\nand\n2k\nΩ\n.\nCare\nshould\nbe\ntaken\nto\nnot\nintroduce\nadditional\nbus\ncapacitance\n(\n<\n100pF).\nThe\nuser\nconfiguration\ncan\nbe\nwritten\nto\ndata\nflash\nusing\na\ngang\nprogrammer\nvia\nJTAG\nor\nI\n2\nC\nbefore\nthe\ndevice\nis\ninstalled\nin\ncircuit.\nTo\nuse\nI\n2\nC,\nthe\nclock\nand\ndata\nlines\nmust\nbe\nmultiplexed\nor\nthe\ndevice\naddresses\nmust\nbe\nassigned\nby\nsocket.\nFusion\ntools\ncan\nbe\nused\nfor\nsocket\naddressing.\nPre-programming\ncan\nalso\nbe\ndone\nusing\na\nsingle\ndevice\ntest\nfixture.\nTable\n6.\nConfiguration\nOptions\nData\nFlash\nvia\nJTAG\nData\nFlash\nvia\nI\n2\nC\nPMBus\nCommands\nvia\nI\n2\nC\nData\nFlash\nExport\nData\nFlash\nExport\nProject\nFile\nI2C/PMBus\nScript\nOff-Board\nConfiguration\nFusion\nTools\nDedicated\nDedicated\nProgrammer\nFusion\nTools\nMicrocontroller\nProgrammer\nMicrocontroller\nData\nFlash\nExport\nMicrocontroller\nFusion\nTools\nMicrocontroller\nFusion\nTools\nOn-Board\nConfiguration\n(with\nexclusive\nbus\naccess\nvia\n(with\nexclusive\nbus\naccess\nvia\nIC\nUSB\nI2C\nadapter)\nUSB\nI2C\nadapter)\nThe\nadvantages\nof\noff-board\nconfiguration\ninclude:\n•\nDoes\nnot\nrequire\naccess\nto\ndevice\n’\ns\nI\n2\nC\nbus\non\nboard.\n•\nOnce\nsoldered\non\nboard,\nfull\nboard\npower\nis\navailable\nwithout\nfurther\nconfiguration.\n•\nCan\nbe\npartially\nreconfigured\nonce\nthe\ndevice\nis\nmounted.\nThe\nJTAG\nport\ncan\nbe\nused\nfor\nproduction\nprogramming.\nFour\nof\nthe\nsix\nJTAG\npins\ncan\nalso\nbe\nused\nas\nGPIOs\nduring\nnormal\noperation.\nRefer\nto\nthe\nPIN\nFUNCTIONS\ntable\nat\nthe\nbeginning\nof\nthe\ndocument\nand\nTable\n2\nfor\na\nlist\nof\nthe\nJTAG\nsignals\nand\nwhich\ncan\nbe\nused\nas\nGPIOs.\nThe\nJTAG\nport\nis\ncompatible\nwith\nthe\nIEEE\nStandard\n1149.1-1990,\nIEEE\nStandard\nTest-Access\nPort\nand\nBoundary\nScan\nArchitecture\nspecification.\nBoundary\nscan\nis\nnot\nsupported\non\nthis\ndevice.\nThe\nJTAG\ninterface\ncan\nprovide\nan\nalternate\ninterface\nfor\nprogramming\nthe\ndevice.\nIt\nis\ndisabled\nby\ndefault\nin\norder\nto\nenable\nthe\nGPIO\npins\nwith\nwhich\nit\nis\nmultiplexed.\nThere\nare\nthree\nconditions\nunder\nwhich\nthe\nJTAG\ninterface\nis\nenabled:\n1.\nWhen\nthe\nROM_MODE\nPMBus\ncommand\nis\nissued\n2.\nOn\npower-up\nif\nthe\nData\nFlash\nis\nblank,\nallowing\nJTAG\nto\nbe\nused\nfor\nwriting\nthe\nconfiguration\nparameters\nto\na\nprogrammed\ndevice\nwith\nno\nPMBus\ninteraction.\n3.\nWhen\nan\ninvalid\naddress\nis\ndetected\nat\npower-up.\nBy\nshorting\none\nof\nthe\naddress\npins\nto\nground,\nan\ninvalid\naddress\ncan\nbe\ngenerated\nthat\nenables\nJTAG.\nThe\nUCD90120\nverifies\nthe\nfirmware\nchecksum\nat\neach\npower\nup.\nIf\nit\ndoes\nnot\nmatch,\nthen\nthe\ndevice\nwaits\nfor\nI\n2\nC\ncommands\nbut\ndoes\nnot\nexecute\nthe\nfirmware.\nA\ndevice\nconfiguration\nchecksum\nverification\nis\nalso\nperformed\nat\npower\nup.\nIf\nit\ndoes\nnot\nmatch,\nthe\nfactory\ndefault\nconfiguration\nis\nloaded.\nThe\nPMBALERT#\npin\nis\nasserted\nand\na\nflag\nis\nset\nin\nthe\nstatus\nregister.\nThe\nerror\nlog\nchecksum\nvalidates\nthe\ncontents\nof\nthe\nerror\nlog\nto\nmake\nsure\nthat\nsection\nof\nFlash\nis\nnot\ncorrupted.\nThere\nis\nan\ninternal\nfirmware\nWatch\nDog\nTimer.\nIf\nit\ntimes\nout,\nthe\ndevice\nresets\nso\nthat\nif\nthe\nfirmware\nprogram\ngets\ncorrupted,\nthe\ndevice\ngoes\nback\nto\na\nknown\nstate.\nThis\nis\na\nnormal\ndevice\nreset\nso\nall\nof\nthe\nGPIO\npins\nare\nopen\ndrain\nand\nthe\nFPWM\npins\nare\ndriven\nlow\nwhile\nthe\ndevice\nis\nin\nreset.\nChecks\nare\nalso\ndone\non\neach\nparameter\nthat\ngets\npassed\nto\nmake\nsure\nit\nfalls\nwithin\nthe\nacceptable\nrange.\nError\nCorrecting\nCode\n(ECC)\nis\nused\nto\nimprove\ndata\nintegrity\nand\nprovide\nhigh\nreliability\nstorage\nof\nData\nFlash\ncontents.\nECC\nuses\ndedicated\nhardware\nto\ngenerate\nextra\ncheck\nbits\nfor\nthe\nuser\ndata\nas\nit\nis\nwritten\ninto\nthe\nFlash\nmemory.\nThis\nadds\nan\nadditional\nsix\nbits\nto\neach\n32-bit\nmemory\nword\nstored\ninto\nthe\nFlash\narray.\nThese\nextra\ncheck\nbits,\nalong\nwith\nthe\nhardware\nECC\nalgorithm,\nallow\nfor\nany\nsingle\nbit\nerror\nto\nbe\ndetected\nand\ncorrected\nwhen\nthe\nData\nFlash\nis\nread.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n31\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nAPPLICATION\nINFORMATION\nRmrgVmarg\n47pF100kO\nClosed□Loop\nMarginingUCD90120VMON1GPIO112V\nV33FB\nV33A\nV33D\nGPIO25V□OUT VMON2\n3.3V□OUT VMON3\n2.5V□OUT VMON4\n1.8V□OUT3.3V_UCD\n1.5V□OUT\n1.2V□OUT\n0.8V□OUT\nI0.8V\nTEMP0.8VVMON5\nVMON6\nVMON7\nVMON8\nVMON9\nVMON10\nI12V\nTEMP12V VMON12VMON11INA196I12V12V□OUT\n5V□OUT\n/EN\nDC-DC 1VOUT\nVFBVIN\n3.3V□OUT\n/EN\nDC-DC 2VOUT\nVFBVIN\nGPIO3\n2.5V□OUT\n/EN\nDC-DC 3VOUT\nVFBVINGPIO412V□OUT\n/EN\nLDO1VOUTVIN\n1.8V□OUTGPIO5\nGPIO6\nGPIO7\nGPIO8/EN\nLDO2VOUTVIN\n1.5V□OUT\n/EN\nLDO3VOUTVIN\n1.2V□OUT0.8V□OUT\n/EN\nDC-DC 4VOUT\nVFBVIN\nFPWM5 2MHzINA196I0.8VWDI□from□main\nprocessorGPIO17\nWDO GPIO18/MRVMON13\nTEMP ICTEMP0.8VTEMP ICTEMP12V\nPOWER_GOOD GPIO12\nWARN_OC_0.8V_\nOR_12VGPIO13\nSYSTEM□RESET GPIO14\nOTHER\nSEQUENCER□DONE\n(CASCADE□INPUT)GPIO17\nI2C/\nPMBUS\nJTAG\nUCD90120\nSLVS966\n–\nSEPTEMBER\n2009\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n22.\nTypical\nApplication\nSchematic\nLayout\nguidelines\nThe\nthermal\npad\nprovides\na\nthermal\nand\nmechanical\ninterface\nbetween\nthe\ndevice\nand\nthe\nprinted\ncircuit\nboard\n(PCB).\nWhile\ndevice\npower\ndissipation\nis\nnot\nof\nprimary\nconcern,\na\nmore\nrobust\nthermal\ninterface\ncan\nhelp\nthe\ninternal\ntemperature\nsensor\nprovide\na\nbetter\nrepresentation\nof\nPCB\ntemperature.\nConnect\nthe\nexposed\nthermal\npad\nof\nthe\nPCB\nto\nthe\ndevice\nV\nSS\npins\nand\nprovide\nat\nleast\na\n4\nx\n4\npattern\nof\nPCB\nvias\nto\nconnect\nthe\nthermal\npad\nand\nV\nSS\npins\nto\nthe\ncircuit\nground\non\nother\nPCB\nlayers.\nFor\nsupply\nvoltage\ndecoupling,\nprovide\npower\nsupply\npin\nbypass\nto\nthe\ndevice\nas\nfollows:\n•\n0.1\nµ\nF,\nX7R\nceramic\nin\nparallel\nwith\n0.01\nµ\nF,\nX7R\nceramic\nat\npin\n47\n(BPCAP)\n•\n0.1\nµ\nF,\nX7R\nceramic\nin\nparallel\nwith\n4.7\nµ\nF,\nX5R\nceramic\nat\npin\n44\n(V\n33D\n)\n•\n0.1\nµ\nF,\nX7R\nceramic\nat\npin\n7\n(V\n33DIO\n)\n•\n0.1\nµ\nF,\nX7R\nceramic\nin\nparallel\nwith\n4.7\nµ\nF,\nX5R\nceramic\nat\npin\n46\n(V\n33A\n)\n32\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nREF TUE\nERR ACT\nACTV E 1 REFTOLRPT V 1V 4096/c230 /c246 /c180 /c43 /c230 /c246/c61 /c180 /c43 /c45/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\n(1)\nUCD90120\nwww.ti.com\n..........................................................................................................................................................................................\nSLVS966\n–\nSEPTEMBER\n2009\nDepending\non\nuse\nand\napplication\nof\nthe\nvarious\nGPIO\nsignals\nused\nas\ndigital\noutputs,\nsome\nimpedance\ncontrol\nmay\nbe\ndesired\nto\nquiet\nfast\nsignal\nedges.\nFor\nexample,\nwhen\nusing\nthe\nFPWM\npins\nfor\nfan\ncontrol\nor\nvoltage\nmargining\nthe\npin\nwill\nbe\nconfigured\nas\na\ndigital\n“\nclock\n”\nsignal.\nRoute\nthese\nsignals\naway\nfrom\nsensitive\nanalog\nsignals.\nIt\nis\nalso\ngood\ndesign\npractice\nto\nprovide\na\nseries\nimpedance\nof\n20-33\nohms\nat\nthe\nsignal\nsource\nto\nslow\nfast\ndigital\nedges.\nEstimating\nADC\nReporting\nAccuracy\nThe\nUCD90120\nuses\na\n12-bit\nADC\nand\nan\ninternal\n2.5V\nreference\n(V\nREF\n)\nto\nconvert\nMON\npin\ninputs\ninto\ndigitally\nreported\nvoltages.\nThe\nleast\nsignificant\nbit\n(LSB)\nvalue\nis\nV\nLSB\n=\nV\nREF\n/2\nN\nwhere\nN\n=\n12,\nresulting\nin\na\nVLSB\n=\n610\nµ\nV.\nThe\nerror\nin\nthe\nreported\nvoltage\nis\na\nfunction\nof\nthe\nADC\nlinearity\nerrors\nand\nany\nvariations\nin\nVREF.\nThe\ntotal\nunadjusted\nerror\n(E\nTUE\n)\nfor\nthe\nUCD90120\nADC\nis\n±\n5\nLSB\nand\nthe\nvariation\nof\nVREF\nis\n±\n0.5%\nbetween\n0\n°C\nand\n125\n°C\nand\n±\n1%\nbetween\n–\n40\n°C\nand\n125\n°C.\nV\nTUE\nis\ncalculated\nas\nV\nLSB\nx\nE\nTUE\n.\nThe\ntotal\nreported\nvoltage\nerror\nwith\nbe\nthe\nsum\nof\nthe\nreference\nvoltage\nerror\nand\nV\nTUE\n.\nAt\nlower\nmonitored\nvoltages,\nV\nTUE\nwill\ndominate\nreported\nerror\nwhile\nat\nhigher\nmonitored\nvoltages\nthe\ntolerance\nof\nV\nREF\nwill\ndominate\nthe\nreported\nerror.\nReported\nerror\ncan\nbe\ncalculated\nusing\nEquation\n1\nwhere\nREFTOL\nis\nthe\ntolerance\nof\nV\nREF\n,\nV\nACT\nis\nthe\nactual\nvoltage\nbeing\nmonitored\nat\nthe\nMON\npin\nand\nV\nREF\nis\nthe\nnominal\nvoltage\nof\nthe\nADC\nreference.\nFrom\nEquation\n1\n,\nfor\ntemperatures\nbetween\n0\n°C\nand\n125\n°C\nif\nV\nACT\n=\n0.5V,\nthen\nRPT\nERR\n=\n1.11%.\nIf\nV\nACT\n=\n2.2V,\nthen\nRPT\nERR\n=\n0.64%.\nFor\nthe\nfull\noperating\ntemperature\nrange\nof\n–\n40\n°C\nto\n+125\n°C,\nif\nVACT\n=\n0.5V,\nthen\nRPT\nERR\n=\n1.62%.\nIf\nV\nACT\n=\n2.2V,\nthen\nRPT\nERR\n=\n1.14%.\nCopyright\n©\n2009,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n33\nProduct\nFolder\nLink(s)\n:\nUCD90120\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCD90120RGCR ACTIVE VQFN RGC 642000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 UCD90120\nUCD90120RGCT ACTIVE VQFN RGC 64250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 125 UCD90120\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCD90120RGCR VQFN RGC 642000 330.0 16.4 9.39.31.112.016.0 Q2\nUCD90120RGCR VQFN RGC 642000 330.0 16.4 9.39.31.512.016.0 Q2\nUCD90120RGCT VQFN RGC 64250 180.0 16.4 9.39.31.512.016.0 Q2\nUCD90120RGCT VQFN RGC 64250 180.0 16.4 9.39.31.112.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCD90120RGCR VQFN RGC 642000 367.0 367.0 38.0\nUCD90120RGCR VQFN RGC 642000 356.0 356.0 35.0\nUCD90120RGCT VQFN RGC 64250 210.0 185.0 35.0\nUCD90120RGCT VQFN RGC 64250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGC 64\nPLASTIC QUAD FLATPACK - NO LEAD 9 x 9, 0.5 mm pitch\n4224597/A\nwww.ti.comPACKAGE OUTLINE\nC9.15\n8.85\n9.158.85\n1.00.8\n0.050.00\n2X 7.5\n60X\n0.52X 7.5\n64X 0.50.364X 0.300.184.25 0.1(0.2) TYPVQFN - 1 mm max height RGC0064B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219010/A   10/20180.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMMEXPOSED\nTHERMAL PAD\nSYMM\n11617 32\n33\n48\n49 6465SCALE  1.500\nAB\nwww.ti.comEXAMPLE BOARD LAYOUT\n60X (0.5)\n(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(0.695) TYP\n(1.18) TYP(0.695) TYP(1.18) TYP64X (0.6)\n64X (0.24)\n(8.8)(8.8)(4.25)\n(0.2) TYP\nVIAVQFN - 1 mm max height RGC0064B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219010/A   10/2018\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSEE SOLDER MASKDETAIL\n1\n16\n17 32334849 64\n65\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n64X (0.6)\n64X (0.24)\n60X (0.5)\n(8.8)(8.8)9X ( 1.19)(R0.05) TYP\n(1.39)\n(1.39)VQFN - 1 mm max height RGC0064B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219010/A   10/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 10X\n \nEXPOSED PAD 65\n71% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMM\nSYMM 1\n16\n17 32334849 64\n65\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCD90120RGCT

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Supply Voltage (V33D, V33A, V33DIO): 3.0V to 3.6V
  - Operating Voltage Range: 3.3V nominal
- **Current Ratings:**
  - Supply Current (V33D): 40-45 mA (normal operation), 50-55 mA (storing configuration)
  - Supply Current (V33A): 8-15 mA
  - Supply Current (V33DIO): 2-10 mA
- **Power Consumption:**
  - Total power consumption varies based on configuration and operation mode.
- **Operating Temperature Range:**
  - -40°C to +125°C
- **Package Type:**
  - 64-pin VQFN (RGC)
- **Special Features:**
  - Monitors and sequences up to 12 voltage rails.
  - Integrated 12-bit ADC with a 2.5V internal reference.
  - Supports PMBus, I2C, and JTAG interfaces.
  - Non-volatile error logging and fault response capabilities.
  - Closed-loop margining for power supply voltage adjustment.
  - Watchdog timer and system reset functionality.
- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E.

#### Description:
The UCD90120 is a 12-channel power supply sequencer and system health monitor from Texas Instruments. It is designed to monitor and control multiple voltage rails in complex electronic systems, ensuring that power supplies are sequenced correctly during power-up and power-down sequences. The device integrates a 12-bit ADC for monitoring voltage, current, and temperature, and it can respond to faults in less than 80 µs.

#### Typical Applications:
- **Power Management:** The UCD90120 is ideal for applications requiring precise control of multiple power supply voltages, such as in servers, telecommunications equipment, and industrial systems.
- **Signal Processing:** It can be used in systems where voltage sequencing is critical to prevent damage to sensitive components during power transitions.
- **Data Storage:** The device's monitoring capabilities make it suitable for data storage systems that require reliable power management to ensure data integrity.
- **General Electronics:** Any system that requires monitoring and sequencing of multiple power rails can benefit from the UCD90120's features.

This component is particularly useful in environments where power supply sequencing and monitoring are critical for system reliability and performance.