
Examples of VHDL and Verilog Programs
=====================================

This repository (ice2001) contains example VHDL and Verilog programs
for students enrolled in ICE2001-43 at Fall semester of 2022.
These files are designs, testbenches, and simulation scripts,
which are the same as the design in HW6, 3-bit counter with 7-segment driver.

* The above
  ["vhdl" folder](https://github.com/hbmin/ice2001/tree/master/vhdl),
  contains VHDL files, and detailed explanations for the files are given at
  <!-- https://github.com/hbmin/ice2001/blob/master/vhdl/README.md -->
  [README.md](https://github.com/hbmin/ice2001/tree/master/vhdl#readme)
  inside the "vhdl" folder.
* The above
  ["verilog" folder](https://github.com/hbmin/ice2001/tree/master/verilog),
  contains Verilog files, and detailed explanations for the files are given at
  <!-- https://github.com/hbmin/ice2001/blob/master/verilog/README.md -->
  [README.md](https://github.com/hbmin/ice2001/tree/master/verilog#readme)
  inside the "verilog" folder.
* The above "questa" folder contains pictures to which words and phrases
  at the following section are linked.

**HDLì„ ì´ìš©í•œ ì„¤ê³„ì— ê´€ì‹¬ìˆëŠ” í•™ìƒë“¤ì€ ì—¬ê¸°ì— ì£¼ì–´ì§„ ìë£Œë¥¼ ê³µë¶€í•˜ê³  ë‚˜ì„œ,
design project ë“± ìš°ë¦¬ ìˆ˜ì—…ì—ì„œ ì£¼ì–´ì§„ íšŒë¡œë“¤ì„ ëŒ€ìƒìœ¼ë¡œ design model,
testbench ë“±ì„ ìŠ¤ìŠ¤ë¡œ ë§Œë“¤ì–´ì„œ simulationê³¼ synthesisë¥¼ í•´ ë³´ì‹œê¸¸
ê¶Œì¥ ë“œë¦½ë‹ˆë‹¤.**

HDL Simulators and Synthesis Softwares for FPGA
===============================================

FPGAë¥¼ ê³µê¸‰í•˜ëŠ” ì–‘ëŒ€ íšŒì‚¬ì¸ Xilinxì™€ Intelì´ ëª¨ë‘ ê¸°ëŠ¥ì´ ì œí•œëœ
ë¬´ë£Œ simulatorì™€ synthesis softwareë¥¼ ë°°í¬í•˜ê³  ìˆìœ¼ë‹ˆ, ê´€ì‹¬ì´ ìˆìœ¼ë©´,
ì„¤ì¹˜í•´ì„œ simulationê³¼ synthesisë¥¼ í•´ ë³´ì„¸ìš”.
ì–¸ì–´ë¥¼ ë°°ìš°ê³  ì—°ìŠµí•˜ëŠ”ë° ì‚¬ìš©í•˜ëŠ” ìš©ë„ë¡œ ì ì ˆí•  ê²ƒì…ë‹ˆë‹¤.
ì²« ì‹œë„ë¡œ ìœ„ì— ë“œë¦° fileë“¤ì„ ì‚¬ìš©í•  ìˆ˜ ìˆì„ ê²ƒì…ë‹ˆë‹¤.

<!-- **>>** -->
ğŸ”´
&nbsp;**DOWNLOAD** >> **[Xilinx](https://www.xilinx.com/)
([now, AMD](https://www.amd.com/en/press-releases/2022-02-14-amd-completes-acquisition-xilinx))ì˜ ê²½ìš°**,
[download page](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html)ì—ì„œ
"**Vivado**"ë¥¼ ë‹¤ìš´ë¡œë“œ ë°›ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤. Xilinx softwareëŠ” 7~8ë…„ ì „ì—
ì‚¬ìš©í•œ ì ì´ ìˆì„ ë¿ ìš”ì¦˜ ì‚¬ìš©í•´ë³´ì§€ ì•Šì•„ì„œ,
ìš”ì¦˜ ì–´ë–¤ ê²ƒì´ ë¬´ë£Œì¸ì§€, ì–´ë–»ê²Œ ì‚¬ìš©í•˜ëŠ”ì§€ ë“± ìì„¸í•œ ì‚¬í•­ì„ ì˜ ëª¨ë¦…ë‹ˆë‹¤.
ë”°ë¼ì„œ, ë„ì™€ë“œë¦¬ëŠ” ê²ƒì´ ë¶ˆê°€ëŠ¥í•  ê²ƒìœ¼ë¡œ ìƒê°ë˜ë‹ˆ, Xilinx softwareë¥¼ ë”
ì„ í˜¸í•œë‹¤ë©´ Xilinx pageë¥¼ ì£¼ì˜ê¹Šê²Œ ì½ì–´ë³´ê³ , ë¶€ì¡±í•˜ë©´ web ê²€ìƒ‰ì„ í•´ ë³´ì„¸ìš”.

<!--
[download page](https://www.intel.com/content/www/us/en/collections/products/fpga/software/downloads.html?edition=lite&s=Newest)
-->
<!-- **>>** -->
ğŸ”´
&nbsp;**DOWNLOAD** >> **[Intel](https://www.intel.com/content/www/us/en/products/details/fpga.html)ì˜ ê²½ìš°**,
[Windows ì‚¬ìš©ìë¥¼ ìœ„í•œ Quartus Prime download page](https://www.intel.com/content/www/us/en/software-kit/757262/intel-quartus-prime-lite-edition-design-software-version-22-1-for-windows.html)ì—ì„œ
"IntelÂ® QuartusÂ® Prime Lite Edition Design Software"ë¥¼ ë‹¤ìš´ë¡œë“œ ë°›ì•„ì„œ
ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
ìœ„ì— ë§í¬ëœ í˜ì´ì§€ì— ì£¼ì–´ì§„ Lite Edition
([the other editions](https://www.intel.com/content/www/us/en/products/details/fpga/development-tools/quartus-prime/article.html))ë§Œì´ ë¬´ë£Œë¡œ ë°°í¬ë˜ë©°,
ì´ í˜ì´ì§€ì˜ softwareëŠ” Windows ì‚¬ìš©ìë¥¼ ìœ„í•œ ê²ƒì…ë‹ˆë‹¤.
[GNU/Linux ì‚¬ìš©ìëŠ” ì—¬ê¸°](https://www.intel.com/content/www/us/en/software-kit/757261/intel-quartus-prime-lite-edition-design-software-version-22-1-for-linux.html)ì—ì„œ
ë‹¤ìš´ë¡œë“œ ë°›ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤.
2021ë…„ê¹Œì§€ëŠ” VHDLê³¼ Verilog simulatorë¡œ **Modelsim**ì„ Quartus Prime Lite
Edition Design Software packageì˜ ì¼ë¶€ë¡œì„œ ë„£ì–´ ë†“ì•˜ì—ˆëŠ”ë°,
ì˜¬í•´ëŠ” **Questa**ë¥¼ ë„£ì–´ ë†“ì•˜ë„¤ìš”.
QuestaëŠ” ì‚¬ìš©ë²•ì´ Modelsimê³¼ ë§¤ìš° ìœ ì‚¬í•´ì„œ, ì§€ê¸ˆ ë³´ê³  ìˆëŠ” ì´ repositoryì˜
"verilog" folderì— ì£¼ì–´ì§„ "hw6v.do"ì™€ "vhdl" folderì— ì£¼ì–´ì§„ "hw6vhd.do"ë¥¼
ì‚¬ìš©í•˜ëŠ”ë° ë¬¸ì œê°€ ì—†ì„ ê²ƒìœ¼ë¡œ ê¸°ëŒ€ë©ë‹ˆë‹¤. ì´ 2ê°œì˜ fileë“¤ì€ simulation
ê³¼ì •ì„ ê¸°ìˆ í•˜ì—¬ ìë™í™”í•˜ëŠ”ë° ì‚¬ìš©í•˜ëŠ” script fileë“¤ì…ë‹ˆë‹¤.
ìœ„ì— ë§í¬ëœ ë‹¤ìš´ë¡œë“œ í˜ì´ì§€ì—ì„œëŠ”Â ë‹¤ìš´ë¡œë“œ ë°›ëŠ” íŒŒì¼ì´ 1ê°œì´ê³  ê·¸ í¬ê¸°ê°€
6 GB ë‚´ì™¸ì¸ë°, <b>í•™ìƒì˜ ì‚¬ìš© ëª©ì ì— ë”°ë¼, ì´ 6 GB íŒŒì¼ì„ ë¶„ë¦¬í•´ì„œ
í•„ìš”í•œ ê²ƒë“¤ë§Œ ë‹¤ìš´ë¡œë“œ ë°›ìŒìœ¼ë¡œì¨, ë‹¤ìš´ë¡œë“œ í¬ê¸°ë¥¼ ì¤„ì¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤.</b>

* ìœ„ì—ì„œ linkí•œ Windows ì‚¬ìš©ìë¥¼ ìœ„í•œ Quartus Prime download pageë¥¼ ì•„ë˜ìª½ìœ¼ë¡œ
ì¡°ê¸ˆ ë‚´ë ¤ê°€ ë³´ë©´ (scroll downí•˜ë©´), "Multiple Download", "Individual Files"ë¼ëŠ”
tabë“¤ì´ ë³´ì´ì£ ? ì´ tabë“¤ì´ screenì˜ ìƒë‹¨ì— ë³´ì´ë„ë¡ ë§Œë“¤ì–´ ë³´ì„¸ìš”.
ê·¸ë¦¬ê³  ë‚˜ì„œ, "Individual Files" tabì„ í´ë¦­í•´ ë³´ì„¸ìš”. ì´ì œ, ìœ„ ë‹¤ìš´ë¡œë“œ í˜ì´ì§€ê°€
[ì´ ê·¸ë¦¼ì˜ ëª¨ìŠµ](https://github.com/hbmin/ice2001/blob/master/questa/intel-download3.png?raw=true)ì´
ë  ê²ƒì…ë‹ˆë‹¤. ì´ ê·¸ë¦¼ì— ë³´ì¸ í˜ì´ì§€ì—ì„œ "Individual Files" tabì´ ë³´ì´ê³ 
íŒŒì¼ì„ ë¶„ë¦¬í•´ì„œ ë‹¤ìš´ë¡œë“œ ë°›ì„ ìˆ˜ ìˆìŒì„ ì•Œ ìˆ˜ ìˆìŠµë‹ˆë‹¤.
í•™ìƒì˜ ê³µë¶€ ëª©ì ì— ë”°ë¼, ë‹¤ìŒì˜ 2ê°€ì§€ ì¤‘ì—ì„œ í•˜ë‚˜ë¥¼ ì„ íƒí•˜ì„¸ìš”.
* (1) FPGA synthesisì— ê´€ì‹¬ì´ ì—†ê³ , HDL simulationë§Œ í•´ ë³´ê³  ì‹¶ë‹¤ë©´,
ìœ„ì—ì„œ 2ë²ˆì§¸ ë²„íŠ¼, ì¦‰, **"Questa-Intel FPGA Edition"**
(íŒŒì¼ ì´ë¦„: **QuestaSetup-22.1std.0.915-windows.exe**) 1ê°œë§Œ ë‹¤ìš´ë¡œë“œ ë°›ì•„ì„œ,
ì´ ì„¤ì¹˜ íŒŒì¼ì„ double clickí•˜ì—¬ ì„¤ì¹˜í•˜ë©´ ë©ë‹ˆë‹¤.
* (2) FPGA synthesisê¹Œì§€ í•˜ê³  ì‹¶ë‹¤ë©´, ìœ„ì˜ 2ê°œ ì„¤ì¹˜ íŒŒì¼,
**"Intel Quartus Prime"ê³¼ "Questa Intel FPGA Edition"ì˜ 2ê°œ ì„¤ì¹˜ íŒŒì¼**ì„
ë‹¤ìš´ë¡œë“œ ë°›ìœ¼ì„¸ìš”. ì´ì œ, **"Devices" file** (FPGA ì •ë³´ê°€ ë“¤ì–´ ìˆëŠ” íŒŒì¼)ë„
í•„ìš”í•©ë‹ˆë‹¤.  ìœ„ ë‹¤ìš´ë¡œë“œ í˜ì´ì§€ë¥¼ ì¡°ê¸ˆ ë” scroll downí•˜ë©´
[ì´ ê·¸ë¦¼ì˜ ëª¨ìŠµ](https://github.com/hbmin/ice2001/blob/master/questa/intel-download4.png?raw=true)ìœ¼ë¡œ ë³´ì…ë‹ˆë‹¤.
ì¦‰, Device fileì´ ëª¨ë‘ ë³´ì…ë‹ˆë‹¤. Quartus Primeì„ synthesisí•˜ëŠ”ë° ì‚¬ìš©í•  ë•Œ,
ì´ ì¤‘ì—ì„œ **Arria II, MAX II, MAX 10ì˜ 3ê°œ**ë§Œ ë‹¤ìš´ë¡œë“œ ë°›ìœ¼ë©´
ê³µë¶€ ëª©ì ìœ¼ë¡œ ì¶©ë¶„í•©ë‹ˆë‹¤.  
ì´ë ‡ê²Œ í”„ë¡œê·¸ë¨ ì„¤ì¹˜ íŒŒì¼ 2ê°œì™€ "Devices" íŒŒì¼ 3ê°œë¥¼ ê°™ì€ í´ë”ì—
ë‹¤ìš´ë¡œë“œ ë°›ì€ í›„, "Intel Quartus Prime" ì„¤ì¹˜ íŒŒì¼ì„ double clickí•´ì„œ ì„¤ì¹˜í•˜ë©´,
Quartus Primeì€ ë¬¼ë¡ , Questaì™€ Devicesë¥¼ í¬í•¨í•œ ëª¨ë“  ê²ƒì„ ì•Œì•„ì„œ ì„¤ì¹˜í•´ ì¤ë‹ˆë‹¤.
ë‹¨, í”„ë¡œê·¸ë¨ ì„¤ì¹˜ê°€ ì¢…ë£Œë  ë¬´ë µì— ë‚˜íƒ€ë‚˜ëŠ”
[ë§ˆì§€ë§‰ dialog box](https://github.com/hbmin/ice2001/blob/master/questa/final_screen_install.png?raw=true)ì—ì„œ
[ì´ ê·¸ë¦¼](https://github.com/hbmin/ice2001/blob/master/questa/final_screen_install.png?raw=true)ì²˜ëŸ¼
ì„ íƒí•˜ê¸¸ ê¶Œì¥í•©ë‹ˆë‹¤. ì—¬ê¸°ì—ì„œ ì–´ë–¤ ì„ íƒì„ í•˜ë˜ ìƒê´€ì—†ì§€ë§Œ,
ì•„ë§ˆë„ ê°€ì¥ í¸ì•ˆí•œ ë°©ë²•ì¼ ê²ƒì…ë‹ˆë‹¤.
* <b>Questaì˜ Verilog simulatorì—
[optimization ê´€ë ¨ issue](https://3omh4.tistory.com/entry/verilog-modelsim-vish-4014-No-objects-found-matching-Testbench)</b>ê°€ ìˆì–´ì„œ,
ì‚¬ìš©í•˜ê¸° ì¡°ê¸ˆ ë¶ˆí¸í•©ë‹ˆë‹¤. ì´ issueë¥¼ íšŒí”¼í•˜ëŠ” ë°©ë²•ì„
[hw6v.do](https://github.com/hbmin/ice2001/blob/master/verilog/hw6v.do)ì—
ì¨ë†“ì•˜ìŠµë‹ˆë‹¤. ìœ„ì— linkí•œ "optimization ê´€ë ¨ issue" í˜ì´ì§€ì—ì„œëŠ” issueì™€
ê´€ë ¨í•˜ì—¬ ì–´ë–¤ í˜„ìƒì´ ë‚˜íƒ€ë‚˜ëŠ”ì§€ì— ëŒ€í•œ ì„¤ëª… ë§Œì„ ì‚´í´ ë³´ê³ ,
ê·¸ í˜ì´ì§€ì—ì„œ ì œì‹œí•œ -novoptë¥¼ ì‚¬ìš©í•˜ëŠ” í•´ë²•ì€ ë¬´ì‹œí•˜ì„¸ìš”.
ì´ í•´ë²•ì€ Questaì˜ ê°œë°œì‚¬ì—ì„œ -novopt optionì„ ì—†ì•¨ ì˜ˆì •ì´ë‹ˆ ì‚¬ìš©í•˜ì§€ ë§ë¼ê³ 
ê²½ê³ í•˜ëŠ” ë°©ë²•ì´ë©°, hw6v.doì— ì¨ë†“ì€ +accë¥¼ ì‚¬ìš©í•˜ëŠ” ë°©ë²•ì´ Questa ê°œë°œì‚¬ê°€
ê¶Œì¥í•˜ëŠ” ë°©ë²•ì…ë‹ˆë‹¤.
* ìœ„ paragraphì—ì„œ ì–¸ê¸‰í•œ issueë¥¼ ì›ì²œì ìœ¼ë¡œ í”¼í•˜ê³  ì‹¶ë‹¤ë©´,
[Windows ì‚¬ìš©ì Quartus Prime download page](https://www.intel.com/content/www/us/en/software-kit/757262/intel-quartus-prime-lite-edition-design-software-version-22-1-for-windows.html)ì˜
ìƒë‹¨ì—ì„œ ìµœì‹  ë²„ì ¼ì¸ 22.1 ëŒ€ì‹ ì— ê³¼ê±° ë²„ì ¼ (20.1.1)ì„ ì„ íƒí•˜ì—¬ ë‹¤ìš´ë¡œë“œ ë°›ì•„ì„œ
ì‚¬ìš©í•˜ë©´ ë©ë‹ˆë‹¤.
20.1.1 ì´ì „ì˜ ë²„ì ¼ì—ëŠ” HDL simulationì„ ìœ„í•˜ì—¬ Questa ëŒ€ì‹ ì— Modelsimì´
ë“¤ì–´ ìˆìœ¼ë©°, Modelsimì€ ì´ëŸ° ë¬¸ì œê°€ ì—†ìŠµë‹ˆë‹¤.
20.1.1 ë²„ì ¼ì— ë“¤ì–´ ìˆëŠ” Modelsimì˜ ê²½ìš°, ì‹¤í–‰ì— licenseë¥¼ ìš”êµ¬í•˜ì§€ ì•ŠëŠ”ë‹¤ëŠ”
ê²ƒë„ í¸ë¦¬í•œ ì ì´ì£ .
ê·¸ëŸ¬ë‚˜, í¸ì˜ì„±ì€ ì¤‘ìš”í•˜ì§€ë§Œ, version 22.1ì„ ì‚¬ìš©í•  ì§€,
20.1.1ì„ ì‚¬ìš©í•  ì§€ ê²°ì •í•  ë•Œ, í¸ì˜ì„±ë§Œ ê³ ë ¤í•˜ì§€ ë§ˆì„¸ìš”.
Questaì™€ Modelsimì˜ ê°œë°œì‚¬ì¸ Siemens EDA (aka Mentor Graphics)ê°€ Modelsimì„
ê°œë°œ ì¤‘ë‹¨ ë° í‡´ì—­ì‹œí‚¤ê³ , Questaë¥¼ ì£¼ë ¥ HDL simulatorë¡œ ê°œë°œí•˜ê³  ìˆìŒë„
ì—¼ë‘ì— ë‘ì„¸ìš”.
* ì´ëŸ° issueëŠ” Questaì˜ Verilogì—ì„œë§Œ ë¬¸ì œê°€ ë˜ë©°, VHDLì˜ ê²½ìš°
ì´ëŸ° issueê°€ ì—†ì–´ì„œ Questaì´ê±´ Modelsimì´ê±´ ì‚¬ìš©í•˜ëŠ”ë° ë¬¸ì œê°€ ì—†ìŠµë‹ˆë‹¤.
* Questa í˜¹ì€ Modelsimì„ ì„¤ì¹˜í•˜ê³  ë‚˜ì„œ, double clickìœ¼ë¡œ GUI í”„ë¡œê·¸ë¨ì„
ì‹œì‘í•˜ê¸° ìœ„í•œ Windows shortcut (ë°”ë¡œê°€ê¸°) Iconì´
Windows Desktop (ë°”íƒ• í™”ë©´)ì— ë³´ì´ì§€ ì•Šì•„ì„œ ë‹¤ì†Œ ë¶ˆí¸í•˜ë‹¤ê³  ëŠë‚„ ìˆ˜ ìˆìŠµë‹ˆë‹¤.
Windowsì˜ start menu (ì‹œì‘ ë©”ë‰´)ì—ì„œ programì„ ì‹œì‘í•  ìˆ˜ ìˆìœ¼ë‚˜,
ë°”ë¡œê°€ê¸° Iconì„ ì›í•œë‹¤ë©´,
[Questaì˜ ê²½ìš°ëŠ” ì—¬ê¸°](https://github.com/hbmin/ice2001/blob/master/questa/windows-questasim-in-explorer.png),
[Modelsimì˜ ê²½ìš°ëŠ” ì—¬ê¸°](https://github.com/hbmin/ice2001/blob/master/questa/windows-modelsim-in-explorer.png)ì—
GUI programì´ ë“¤ì–´ ìˆìœ¼ë‹ˆ, ì´ í”„ë¡œê·¸ë¨ì—ì„œ ë°”íƒ• í™”ë©´ì— Windows shortcut
(ìœˆë„ìš° ë°”ë¡œê°€ê¸°) íŒŒì¼ì„ ë§Œë“¤ì–´ë†“ê³  ì‚¬ìš©í•˜ë©´ ë  ê²ƒì…ë‹ˆë‹¤.
* Intel Quartus Primeì˜ ì„¤ì¹˜ í›„, ë°”íƒ• í™”ë©´ì— ë³´ì´ëŠ” Quartus Prime icon
<img width="18" height="18" src="https://github.com/hbmin/ice2001/blob/master/questa/quartus_icon.png?raw=true" style="position:relative;top:5px;" />ì„
double clickí•˜ì—¬ programì„ ì²˜ìŒìœ¼ë¡œ ì‹¤í–‰í•  ë•Œ, licenseì— ëŒ€í•˜ì—¬ ë¬»ëŠ”
[ì´ëŸ° dialogbox](https://github.com/hbmin/ice2001/blob/master/questa/quartus_1strun.png?raw=true)ë¥¼
ë§Œë‚˜ê²Œ ë  ê²ƒì…ë‹ˆë‹¤. Lite editionì˜ ê²½ìš° licenseëŠ” í•„ìš”ì—†ìœ¼ë‹ˆ,
ë§í¬ëœ dialogbox ê·¸ë¦¼ì—ì„œ ë³´ì—¬ì£¼ëŠ” ì„ íƒì„ í•˜ë©´ ë©ë‹ˆë‹¤.

<!-- **>>** -->
ğŸ”´
&nbsp;**FEATURES** >> **Intelê³¼ Xilinx ëª¨ë‘**, VHDL / Verilog / SystemVerilog simulatorì™€
synthesis softwareë¥¼ ëª¨ë‘ í¬í•¨í•˜ê³  ìˆìŠµë‹ˆë‹¤.
SynthesisëŠ” ë¬¼ë¡  ASIC synthesisëŠ” ë¶ˆê°€ëŠ¥í•˜ê³  FPGA synthesisë§Œ ê°€ëŠ¥í•©ë‹ˆë‹¤.
Software downloadë¥¼ ìœ„í•˜ì—¬, íšŒì› ê°€ì…ê³¼ loginì´ í•„ìš”í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
ë˜í•œ, software ì„¤ì¹˜ í›„ì— software licenseë¥¼ ë°›ì•„ì•¼
programì„ ì‹¤í–‰í•  ìˆ˜ ìˆì„ë¥¸ì§€ë„ ëª¨ë¦…ë‹ˆë‹¤.
íšŒì› ê°€ì… ë° license ë°œê¸‰ê³¼ ê´€ë ¨ëœ ìš”êµ¬ ì‚¬í•­ì€ ì—†ì–´ì§€ê¸°ë„ í•˜ê³ ,
ìƒˆë¡œ ìš”êµ¬í•˜ê¸°ë„ í•˜ëŠ” ë“±, í•´ë§ˆë‹¤ ë°”ë€Œì–´ì„œ í™•ì‹¤íˆ ë§í•˜ê¸° ì–´ë µìŠµë‹ˆë‹¤.
ë‹¤ìš´ë¡œë“œí•  ë•Œ loginì„ ìš”êµ¬í•˜ê±°ë‚˜, programì„ ì‹¤í–‰ì‹œì¼°ì„ ë•Œ licenseë¥¼ ìš”êµ¬í•˜ë©´,
íšŒì› ê°€ì… ë©”ë‰´ í˜¹ì€ license ë°œê¸‰ í˜ì´ì§€ë¥¼ ì°¾ì•„ë³´ì„¸ìš”.

<!-- **>>** -->
ğŸ”´
&nbsp;**LICENSE** >> **2022ë…„ ê°€ì„, Intelì˜ ê²½ìš°**, "IntelÂ® QuartusÂ® Prime"
(FPGA synthesis software) ì„¤ì¹˜ íŒŒì¼ì˜ ë‹¤ìš´ë¡œë“œì™€ ì„¤ì¹˜ í›„ í”„ë¡œê·¸ë¨ ì‹¤í–‰ì—ëŠ”
íšŒì› ê°€ì…ë„ í•„ìš” ì—†ê³  ì•„ë¬´ ì œí•œë„ ì—†ìŠµë‹ˆë‹¤.
ê·¸ëŸ¬ë‚˜, Questa (HDL simulator)ì˜ ê²½ìš°, ì„¤ì¹˜ íŒŒì¼ì˜ ë‹¤ìš´ë¡œë“œëŠ” íšŒì› ê°€ì…ë„
í•„ìš” ì—†ê³  ì œí•œë„ ì—†ìœ¼ë‚˜, Questa ì„¤ì¹˜ í›„ í”„ë¡œê·¸ë¨ì„ ì²˜ìŒ ì‹¤í–‰í•˜ë©´
licenseë¥¼ ì„¤ì¹˜í•˜ë¼ê³  ìš”êµ¬í•˜ëŠ” í™”ë©´
([GUI í™”ë©´](https://github.com/hbmin/ice2001/blob/master/questa/license-error-gui.png?raw=true),
[text shell](https://github.com/hbmin/ice2001/blob/master/questa/license-error.png?raw=true))ì´
ë‚˜íƒ€ë‚˜ê³  ì‹¤í–‰í•˜ì§€ ì•Šë„¤ìš”. ì´ ë¬¸ì œë¥¼ í•´ê²°í•˜ë ¤ë©´, ë¬´ë£Œë¡œ ë°œê¸‰í•˜ëŠ” 1ë…„ê°„ ìœ íš¨í•œ
license fileì„ ë°›ì•„ì„œ ì„¤ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.
ìŒ~~ ë³µì¡í•´ì¡Œêµ°ìš”. ë‹¤ìŒì˜ ìˆœì„œëŒ€ë¡œ í•´ ë³´ì„¸ìš”.

* Intelì˜ [Self Service Licensing Center](https://fpgasupport.intel.com/Licensing/license/index.html)ì—ì„œ
Questa Starter Editionì„ ìœ„í•œ ë¬´ë£Œ license fileì„ ë°œê¸‰ ë°›ìœ¼ì„¸ìš”.
Licensing Centerì˜ linkë¥¼ clickí•˜ë©´ login page
([snapshot](https://github.com/hbmin/ice2001/blob/master/questa/intel-signin.png?raw=true))ê°€
ë‚˜íƒ€ë‚˜ëŠ”ë°, ì¼ë‹¨ í™”ë©´ì˜ ìš°ì¸¡ Register í™”ë©´ì—ì„œ íšŒì› ê°€ì…ì„ í•˜ê³ ,
í™”ë©´ ì¢Œì¸¡ì—ì„œ loginí•œ í›„, Licensing Centerì— ë“¤ì–´ê°€ì„¸ìš”.
Loginí•œ í›„ì— Licensing Centerì— ë“¤ì–´ê°€ë©´, ë°”ë¡œ ì•„ë˜ì— ë³´ì¸ Step 1ì˜ í™”ë©´ì´
ë‚˜íƒ€ë‚©ë‹ˆë‹¤.
* Licensing Centerì—ì„œ ì§€ì‹œí•˜ëŠ” ìˆœì„œëŒ€ë¡œ
([Step 1](https://github.com/hbmin/ice2001/blob/master/questa/SSLC1.png?raw=true),
[Step 2](https://github.com/hbmin/ice2001/blob/master/questa/SSLC2.png?raw=true),
[Step 3](https://github.com/hbmin/ice2001/blob/master/questa/SSLC3.png?raw=true),
[Step 4](https://github.com/hbmin/ice2001/blob/master/questa/SSLC4.png?raw=true))
ì…ë ¥í•˜ì„¸ìš”. Step 4ì—ì„œ, FIXED licenseì™€ NIC IDë¥¼ ì„ íƒí•˜ê³ ,
Computer Nameê³¼ NIC IDë¥¼ ì•Œì•„ë‚´ëŠ” ë°©ë²•
([Windows ë°©ë²•](https://github.com/hbmin/ice2001/blob/master/questa/hostname-nicid-win.png?raw=true),
[GNU/Linux ë°©ë²•](https://github.com/hbmin/ice2001/blob/master/questa/hostname-nicid-linux.png?raw=true))ì„
ì°¸ê³ í•˜ì—¬ Computer Nameê³¼ NIC IDë¥¼ ì…ë ¥í•˜ê³  ë‚˜ì„œ, license fileì„
generationí•˜ëŠ” ë²„íŠ¼ (ìœ„ Step 4 ê·¸ë¦¼ì˜ ì˜¤ë¥¸ìª½ ì•„ë˜ì˜ "Generate License" ë²„íŠ¼)ì„
clickí•˜ì„¸ìš”. NIC IDì˜ ê²½ìš°, hyphen(-)ì€ ì œê±°í•˜ê³  hex number 12ê°œë§Œ
ì´ì–´ì„œ ì…ë ¥í•˜ì„¸ìš”. "Generate License" ë²„íŠ¼ì„ ì…ë ¥í•˜ë©´,
íšŒì› ê°€ì… (Register)í•  ë•Œ ì…ë ¥í•œ e-mailë¡œ license fileì„ ì²¨ë¶€í•˜ì—¬ ë³´ë‚´ ì¤ë‹ˆë‹¤.
* ìœ„ Step 4ì—ì„œ "Generate License" ë²„íŠ¼ì„ í´ë¦­í•˜ê³ ë‚˜ì„œ ì ì‹œ ê¸°ë‹¤ë¦¬ë©´,
e-mailë¡œ ë°œì†¡ëœ licenseì— ê´€í•œ ìì„¸í•œ ì •ë³´ë¥¼ ë³´ì—¬ì£¼ëŠ” í˜ì´ì§€ê°€ ë‚˜íƒ€ë‚©ë‹ˆë‹¤.
ë°œì†¡ì— ì‚¬ìš©ëœ e-mail ì£¼ì†Œë„ ì—¬ê¸°ì— ë‚˜íƒ€ë‚˜ë‹ˆ, ì „ì²´ë¥¼ ì‚´í´ë³´ê³  ë‚˜ì„œ
í˜ì´ì§€ë¥¼ ë‹«ìœ¼ë©´ ë©ë‹ˆë‹¤.
* E-mailì˜ ì²¨ë¶€ íŒŒì¼ë¡œ ë°›ì€ ì´ license fileì˜ ì´ë¦„ì€ "xxxx_License.dat"ì¼
ê²ƒì…ë‹ˆë‹¤. ì—¬ê¸°ì—ì„œ xxxx ë¶€ë¶„ì€ licenseë¥¼ ë§Œë“œëŠ” ì‚¬ëŒë§ˆë‹¤ ë§Œë“¤ë•Œë§ˆë‹¤ ë‹¬ë¼ì§‘ë‹ˆë‹¤.
ì´ íŒŒì¼ì„ ê´€ë¦¬í•˜ê¸° í¸ë¦¬í•œ folder (ì˜ˆ: Questa folderì¸ questa_fse) ì•ˆì— ì €ì¥í•˜ê³ ,
ì´ íŒŒì¼ì˜ full path nameì„ í™˜ê²½ ë³€ìˆ˜ "MGLS_LICENSE_FILE"ì—
setting ì‹œì¼œì£¼ë©´ ë©ë‹ˆë‹¤. ì¦‰, Windowsì˜ ê²½ìš° Command Prompt í˜¹ì€ PowerShellì„
ì—´ê³ , ë‹¤ìŒì˜ commandë¥¼ ì‚¬ìš©í•˜ë©´ í™˜ê²½ ë³€ìˆ˜ê°€ settingë©ë‹ˆë‹¤.
ë¬¼ë¡ , ë‹¤ìŒ ëª…ë ¹ì–´ì—ì„œ license fileì˜ path nameì€ í•™ìƒì´ e-mailì˜ ì²¨ë¶€ íŒŒì¼ë¡œ
ë°›ì€ license fileì„ ì‹¤ì œë¡œ ì €ì¥í•œ folderì— ë”°ë¼ì„œ ë‹¬ë¼ì§ˆ ìˆ˜ ìˆìœ¼ë‹ˆ,
license fileì˜ full path nameì„ í™•ì¸í•˜ì—¬ ì…ë ¥í•˜ì„¸ìš”.
([Refer to this snapshot](https://github.com/hbmin/ice2001/blob/master/questa/mgls-license-file-setx.png?raw=true))
<pre>
<b>setx MGLS_LICENSE_FILE "C:\intelFPGA\22.1std\questa_fse\xxxx_License.dat"</b>
</pre>
* ë¬¼ë¡ , í™˜ê²½ ë³€ìˆ˜ ì„¤ì •ì€ Settings Appì˜ GUIì—ì„œë„ í•  ìˆ˜ ìˆìœ¼ë‚˜, GUIì—ì„œ ì„¤ì •í•˜ëŠ”
ë°©ë²•ì´ ë” ë³µì¡í•´ì„œ, ìœ„ setx ëª…ë ¹ì–´ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ í›¨ì”¬ ê°„í¸í•©ë‹ˆë‹¤.
ê·¸ëŸ°ë°, í™˜ê²½ ë³€ìˆ˜ê°€ ìœ íš¨í•˜ê²Œ ë˜ë ¤ë©´,
Windows PCë¥¼ ë‹¤ì‹œ bootingí•´ì•¼ í•˜ëŠ” ê²ƒì€ ì•„ì‹œì£ ?
Windows PCë¥¼ ë‹¤ì‹œ bootingí•œ í›„ì—, Command Promptë¥¼ ì—´ê³  (1)ì˜ ëª…ë ¹ì–´ë¥¼
ì…ë ¥í•˜ê±°ë‚˜, PowerShellì„ ì—´ê³  (2)ì˜ ëª…ë ¹ì–´ë¥¼ ì…ë ¥í•´ì„œ,
ì˜ settingë˜ì—ˆë‚˜ ì ê²€í•´ ë³´ì„¸ìš”.
([Refer to this snapshot](https://github.com/hbmin/ice2001/blob/master/questa/mgls-license-file.png?raw=true))
<pre>
(1) <b>echo %MGLS_LICENSE_FILE%</b>
    <b>if exist %MGLS_LICENSE_FILE% (echo okay) else (echo file not found)</b>
(2) <b>$env:MGLS_LICENSE_FILE</b>
    <b>if (test-path -path $env:MGLS_LICENSE_FILE -pathtype leaf) {echo okay} else {echo "file not found"}</b>
</pre>
* ìœ„ì—ì„œë„ í•œë²ˆ ì–¸ê¸‰í–ˆì§€ë§Œ, ì´ëŸ° license fileì€ Questaì˜ ê²½ìš°ì—ë§Œ í•„ìš”í•©ë‹ˆë‹¤.
[Windows ì‚¬ìš©ìë¥¼ ìœ„í•œ Quartus Prime download page](https://www.intel.com/content/www/us/en/software-kit/757262/intel-quartus-prime-lite-edition-design-software-version-22-1-for-windows.html)ì—ì„œ,
ìµœì‹  version 22.1 ëŒ€ì‹ ì— version 20.1.1ì„ ë‹¤ìš´ë¡œë“œ ë°›ì•„ì„œ,
ì—¬ê¸°ì— ë“¤ì–´ ìˆëŠ” Modelsimì„ ì‚¬ìš©í•œë‹¤ë©´,
license ë°œê¸‰ ê³¼ì •ì´ í•„ìš” ì—†ìŠµë‹ˆë‹¤.

**[[ HDL Software ì‚¬ìš©ë²• ìë£Œ ]]**
-------------------  
HDL simulationê³¼ synthesisë¥¼ ìˆ˜í–‰í•˜ëŠ” ìœ„ softwareë¥¼ ì‹¤ì œë¡œ ì‹¤í–‰í•´ ë³´ë ¤ë©´,
software ì‚¬ìš©ë²•ì— ëŒ€í•œ 1 ~ 2ì‹œê°„ì˜ ê³µë¶€ê°€ í•„ìš”í•  ë“¯í•©ë‹ˆë‹¤. ì´ ê³¼ì •ì— ëŒ€í•˜ì—¬
ê´€ì‹¬ì´ ìˆê³  ê¼­ í•œë²ˆ í•´ ë³´ê³  ì‹¶ì€ í•™ìƒì´ ìˆë‹¤ë©´,
Modelsim (HDL simulator)ì™€ Intel Quartus Prime (Synthesis)ì˜ ì‚¬ìš©ë²•ì„
ì„¤ëª…í•˜ëŠ” Powerpoint slide fileê³¼ ë™ì˜ìƒì´ ìˆìœ¼ë‹ˆ,
2022ë…„ 2í•™ê¸°, ICE2001-43ì— ë“±ë¡í•œ í•™ìƒì— í•œí•˜ì—¬ ë³´ë‚´ë“œë¦´ ìš©ì˜ê°€ ìˆìŠµë‹ˆë‹¤.
ì´ ìë£Œë“¤ì€ 2021ë…„ 2í•™ê¸° ë””ì§€í„¸ì‹œìŠ¤í…œ (ICE3021) ê³¼ëª©ì—ì„œ ì‚¬ìš©í•œ ìë£Œë“¤ì…ë‹ˆë‹¤.
ë³´ë‚´ì£¼ë©´ ê³µë¶€í•  í•™ìƒì— í•œí•˜ì—¬, í•™ë²ˆê³¼ ì´ë¦„, ê·¸ë¦¬ê³ , Simulationë§Œ í•„ìš”í•œì§€,
ì•„ë‹ˆë©´ Simulationê³¼ Synthesis ëª¨ë‘ í•„ìš”í•œì§€ë¥¼
ëª…ì‹œí•˜ì—¬, software ì‚¬ìš©ë²• ìë£Œë¥¼ e-mailë¡œ ìš”ì²­í•˜ì„¸ìš”.

* Intelì—ì„œ 2021ë…„ ì—°ë§ë¶€í„° ë°°í¬í•˜ëŠ” QuestaëŠ” Modelsimê³¼ ì‚¬ìš©ë²•ì´ ê±°ì˜ ê°™ìœ¼ë‹ˆ,
ìœ„ ìë£Œë“¤ì€ Modelsimì— ê´€í•œ ìë£Œì´ì§€ë§Œ Questa ì‚¬ìš©ë²•ì„ ê³µë¶€í•˜ëŠ”ë° ë¬¸ì œê°€
ì—†ì„ ê²ƒì…ë‹ˆë‹¤.
* ë¬¼ë¡ , [Quartus Prime User Guide](https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/user-guides.html)ì™€
Questa ì„¤ì¹˜ í´ë” (INSTALL_PATH/questa_fse/docs/pdfdocs) ì•ˆì—
PDF fileë“¤ë¡œ ì£¼ì–´ì§„ Questa manualë“¤ì„ ì°¸ê³ í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
Modelsimì˜ PDF manualë“¤ì€ Modelsim ì„¤ì¹˜ í´ë”
(INSTALL_PATH/modelsim_ase/docs/pdfdocs) ì•ˆì—ì„œ ì°¾ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤.
* Modelsim í˜¹ì€ Questaë¥¼ text shellì—ì„œ ì‹¤í–‰í•  ë•Œ ì‚¬ìš©ë˜ëŠ” do fileë“¤
(hw6v.do, hw6vhd.do)ì€ í”„ë¡œê·¸ë˜ë° ì–¸ì–´ì¸ Tcl fileë“¤ì…ë‹ˆë‹¤.
[Tcl](https://en.wikipedia.org/wiki/Tcl)ì€ ëª…ë ¹ì–´ì˜
ì¡°í•©ìœ¼ë¡œ ì´ë£¨ì–´ì§„ í”„ë¡œê·¸ë˜ë° ì–¸ì–´ì´ë©°, ë§ì€ EDA softwareë“¤ì˜ user interfaceë¡œ
í”í•˜ê²Œ ì‚¬ìš©ë©ë‹ˆë‹¤. ê´€ì‹¬ì´ ìˆë‹¤ë©´, 3~4 ì‹œê°„ ë“¤ì—¬ë‹¤ë³´ë©´ ë°°ìš¸ ìˆ˜ ìˆëŠ”
[Tcl tutorial](https://www.google.com/search?q=tcl+tutorial)ë“¤ì´ ë§ì´ ìˆìŠµë‹ˆë‹¤.
* Intelê³¼ Xilinxì˜ ì˜ˆì—ì„œ ë³´ë“¯, EDA vendorë“¤ì€ ê±°ì˜ ëª¨ë“  softwareë“¤ì— ëŒ€í•˜ì—¬
Windows editionê³¼ GNU/Linux editionì„ ëª¨ë‘ ê³µê¸‰í•©ë‹ˆë‹¤.
Digital chipì„ ì„¤ê³„í•˜ëŠ” íšŒì‚¬ë“¤ì€ ì´ë“¤ softwareë¥¼ ì£¼ë¡œ serverë“¤ì— ì„¤ì¹˜í•´ì„œ
ì„¤ê³„íŒ€ì› ëˆ„êµ¬ë‚˜ ì“¸ ìˆ˜ ìˆë„ë¡ ìš´ì˜í•˜ê¸° ë•Œë¬¸ì—, server PCê°€ ì´ëŸ° softwareë“¤
ì „ìš©ìœ¼ë¡œ ìš´ìš©ë©ë‹ˆë‹¤.
ë”°ë¼ì„œ, ì´ëŸ° PCì— ì‚¬ìš©í•˜ê¸° ìœ„í•˜ì—¬ Windows licenseë¥¼ êµ¬ë§¤í•˜ëŠ” ê²ƒì€
ë‚­ë¹„ì¼ ë¿ì´ì£ . ë¹„ìš© ì ˆê°ì— ëŒ€í•œ ê°œë…ì´ ìˆëŠ” íšŒì‚¬ë¼ë©´, ì´ëŸ° PCì—ëŠ” GNU/Linuxë¥¼
ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ë‹¹ì—°í•œ ì„ íƒì´ê² ì£ .

**[[ ì£¼ì˜ ì‚¬í•­ ]]**  
-------------------
Design file ë“± softwareì—ì„œ ì‚¬ìš©ë˜ëŠ” íŒŒì¼ë“¤ì˜ ì´ë¦„,
ì´ íŒŒì¼ë“¤ì´ ë“¤ì–´ìˆëŠ” folderì˜ full path name,
softwareë¥¼ ì„¤ì¹˜í•œ folderì˜ full path name ë“±,
ì´ softwareì™€ ê´€ë ¨ëœ ëª¨ë“  ì´ë¦„ê³¼ ì…ë ¥í•˜ëŠ” ë¬¸ìì—
ASCIIê°€ ì•„ë‹Œ ë¬¸ìë“¤ (ì˜ˆ: í•œê¸€, ì¤‘êµ­ì–´, ì¼ë³¸ì–´ ë“±)ì„ ì‚¬ìš©í•˜ì§€ ë§ˆì„¸ìš”.
ì´ëŸ° ì „ë¬¸ softwareë“¤ì€ ASCIIë¥¼ ì œì™¸í•œ ë¬¸ì ì§€ì›ì´ ì¢‹ì§€ ì•Šì•„ì„œ,
ë§ì½ì˜ ì›ì¸ì´ ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤.Â 

