Generating HDL for page 13.64.07.1 COMPUTE DISABLE-ACC at 8/5/2020 10:34:34 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_64_07_1_COMPUTE_DISABLE_ACC_tb.vhdl, generating default test bench code.
Generating Statement for block at 2D with output pin(s) of OUT_2D_B
	and inputs of MS_F_CYCLE_REQUIRED
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_E
	and inputs of MS_F_CH_UNOVLP_IN_PROCESS,MS_COMP_DSBLE_F_CH,OUT_3F_C
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of PS_F_CH_IN_PROCESS,PS_I_RING_5_TIME,PS_BRANCH_ON_STATUS_CH_2
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_R
	and inputs of OUT_DOT_4G
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_F
	and inputs of PS_F1_REG_FULL
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_B
	and inputs of OUT_DOT_3H
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of PS_F_CH_INPUT_MODE,PS_F_CH_OVLP_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_F
	and inputs of MS_F2_REG_FULL
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_G
	and inputs of PS_F_CH_OVLP_IN_PROCESS,PS_F_CH_OUTPUT_MODE,PS_F_CH_INT_END_OF_XFER_DELAYED
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_2D_B,OUT_2E_E,OUT_2F_R,OUT_2G_B
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_4G_F,OUT_4H_C
	and logic function of OR
Generating Statement for block at 3H with output pin(s) of OUT_DOT_3H
	and inputs of OUT_3H_F,OUT_3I_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_COMP_DISABLE_CYCLE_JRJ
	from gate output OUT_DOT_1D
