struct DWHDMI {
uint32_t core_id;
uint32_t ver_number;
uint32_t ver_type;
uint32_t config_reg;
uint8_t res0[4];
uint32_t core_timestamp_hhmm;
uint32_t core_timestamp_mmdd;
uint32_t core_timestamp_yyyy;
uint8_t res1[32];
uint32_t global_swreset_request;
uint32_t global_swdisable;
uint32_t reset_manager_config0;
uint8_t res2[4];
uint32_t reset_manager_status0;
uint32_t reset_manager_status1;
uint32_t reset_manager_status2;
uint8_t res3[36];
uint32_t timer_base_config0;
uint32_t timer_base_status0;
uint8_t res4[88];
uint32_t i2cm_sm_scl_config0;
uint32_t i2cm_fm_scl_config0;
uint32_t i2cm_config0;
uint32_t i2cm_control0;
uint32_t i2cm_status0;
uint32_t i2cm_interface_control0;
uint32_t i2cm_interface_control1;
uint32_t i2cm_interface_wrdata_0_3;
uint32_t i2cm_interface_wrdata_4_7;
uint32_t i2cm_interface_wrdata_8_11;
uint32_t i2cm_interface_wrdata_12_15;
uint32_t i2cm_interface_rddata_0_3;
uint32_t i2cm_interface_rddata_4_7;
uint32_t i2cm_interface_rddata_8_11;
uint32_t i2cm_interface_rddata_12_15;
uint8_t res5[36];
uint32_t scdc_config0;
uint8_t res6[4];
uint32_t scdc_control0;
uint8_t res7[4];
uint32_t scdc_status0;
uint8_t res8[12];
uint32_t flt_config0;
uint32_t flt_config1;
uint32_t flt_config2;
uint8_t res9[4];
uint32_t flt_control0;
uint8_t res10[12];
uint32_t mainunit_status0;
uint8_t res11[1660];
uint32_t video_interface_config0;
uint8_t res12[4];
uint32_t video_interface_config2;
uint32_t video_interface_control0;
uint8_t res13[4];
uint32_t video_interface_status0;
uint8_t res14[4];
uint32_t video_packing_config0;
uint32_t audio_interface_config0;
uint32_t audio_interface_config1;
uint8_t res15[4];
uint32_t audio_interface_control0;
uint8_t res16[4];
uint32_t audio_interface_status0;
uint8_t res17[8];
uint32_t frame_composer_config0;
uint32_t frame_composer_config1;
uint32_t frame_composer_config2;
uint32_t frame_composer_config3;
uint32_t frame_composer_config4;
uint32_t frame_composer_config5;
uint32_t frame_composer_config6;
uint32_t frame_composer_config7;
uint32_t frame_composer_config8;
uint32_t frame_composer_config9;
uint8_t res18[4];
uint32_t frame_composer_control0;
uint8_t res19[16];
uint32_t video_monitor_config0;
uint32_t video_monitor_status0;
uint32_t video_monitor_status1;
uint32_t video_monitor_status2;
uint32_t video_monitor_status3;
uint32_t video_monitor_status4;
uint32_t video_monitor_status5;
uint32_t video_monitor_status6;
uint8_t res20[64];
uint32_t hdcp2logic_config0;
uint32_t hdcp2logic_esm_gpio_in;
uint32_t hdcp2logic_esm_gpio_out;
uint8_t res21[20];
uint32_t hdcp14_config0;
uint32_t hdcp14_control0;
uint32_t hdcp14_config1;
uint32_t hdcp14_config2;
uint8_t res22[4];
uint32_t hdcp14_key_seed;
uint32_t hdcp14_key_h;
uint32_t hdcp14_key_l;
uint32_t hdcp14_key_status;
uint32_t hdcp14_aksv_h;
uint32_t hdcp14_aksv_l;
uint32_t hdcp14_an_h;
uint32_t hdcp14_an_l;
uint32_t hdcp14_status0;
uint32_t hdcp14_status1;
uint8_t res23[36];
uint32_t scramb_config0;
uint8_t res24[4];
uint32_t link_config0;
uint8_t res25[4];
uint32_t tmds_fifo_config0;
uint32_t tmds_fifo_control0;
uint8_t res26[168];
uint32_t frl_rsfec_config0;
uint8_t res27[12];
uint32_t frl_rsfec_status0;
uint8_t res28[12];
uint32_t frl_pktz_config0;
uint32_t frl_pktz_control0;
uint8_t res29[8];
uint32_t frl_pktz_control1;
uint32_t frl_pktz_status1;
uint8_t res30[40];
uint32_t pktsched_config0;
uint32_t pktsched_prqueue0_config0;
uint32_t pktsched_prqueue1_config0;
uint32_t pktsched_prqueue2_config0;
uint32_t pktsched_prqueue2_config1;
uint32_t pktsched_prqueue2_config2;
uint32_t pktsched_pkt_config0;
uint32_t pktsched_pkt_config1;
uint32_t pktsched_pkt_config2;
uint32_t pktsched_pkt_config3;
uint32_t pktsched_pkt_en;
uint32_t pktsched_pkt_control0;
uint32_t pktsched_pkt_send;
uint32_t pktsched_pkt_status0;
uint32_t pktsched_pkt_status1;
uint8_t res31[68];
uint32_t pkt_null_contents0;
uint32_t pkt_null_contents1;
uint32_t pkt_null_contents2;
uint32_t pkt_null_contents3;
uint32_t pkt_null_contents4;
uint32_t pkt_null_contents5;
uint32_t pkt_null_contents6;
uint32_t pkt_null_contents7;
uint32_t pkt_acp_contents0;
uint32_t pkt_acp_contents1;
uint32_t pkt_acp_contents2;
uint32_t pkt_acp_contents3;
uint32_t pkt_acp_contents4;
uint32_t pkt_acp_contents5;
uint32_t pkt_acp_contents6;
uint32_t pkt_acp_contents7;
uint32_t pkt_isrc1_contents0;
uint32_t pkt_isrc1_contents1;
uint32_t pkt_isrc1_contents2;
uint32_t pkt_isrc1_contents3;
uint32_t pkt_isrc1_contents4;
uint32_t pkt_isrc1_contents5;
uint32_t pkt_isrc1_contents6;
uint32_t pkt_isrc1_contents7;
uint32_t pkt_isrc2_contents0;
uint32_t pkt_isrc2_contents1;
uint32_t pkt_isrc2_contents2;
uint32_t pkt_isrc2_contents3;
uint32_t pkt_isrc2_contents4;
uint32_t pkt_isrc2_contents5;
uint32_t pkt_isrc2_contents6;
uint32_t pkt_isrc2_contents7;
uint32_t pkt_gmd_contents0;
uint32_t pkt_gmd_contents1;
uint32_t pkt_gmd_contents2;
uint32_t pkt_gmd_contents3;
uint32_t pkt_gmd_contents4;
uint32_t pkt_gmd_contents5;
uint32_t pkt_gmd_contents6;
uint32_t pkt_gmd_contents7;
uint32_t pkt_amd_contents0;
uint32_t pkt_amd_contents1;
uint32_t pkt_amd_contents2;
uint32_t pkt_amd_contents3;
uint32_t pkt_amd_contents4;
uint32_t pkt_amd_contents5;
uint32_t pkt_amd_contents6;
uint32_t pkt_amd_contents7;
uint32_t pkt_vsi_contents0;
uint32_t pkt_vsi_contents1;
uint32_t pkt_vsi_contents2;
uint32_t pkt_vsi_contents3;
uint32_t pkt_vsi_contents4;
uint32_t pkt_vsi_contents5;
uint32_t pkt_vsi_contents6;
uint32_t pkt_vsi_contents7;
uint32_t pkt_avi_contents0;
uint32_t pkt_avi_contents1;
uint32_t pkt_avi_contents2;
uint32_t pkt_avi_contents3;
uint32_t pkt_avi_contents4;
uint32_t pkt_avi_contents5;
uint32_t pkt_avi_contents6;
uint32_t pkt_avi_contents7;
uint32_t pkt_spdi_contents0;
uint32_t pkt_spdi_contents1;
uint32_t pkt_spdi_contents2;
uint32_t pkt_spdi_contents3;
uint32_t pkt_spdi_contents4;
uint32_t pkt_spdi_contents5;
uint32_t pkt_spdi_contents6;
uint32_t pkt_spdi_contents7;
uint32_t pkt_audi_contents0;
uint32_t pkt_audi_contents1;
uint32_t pkt_audi_contents2;
uint32_t pkt_audi_contents3;
uint32_t pkt_audi_contents4;
uint32_t pkt_audi_contents5;
uint32_t pkt_audi_contents6;
uint32_t pkt_audi_contents7;
uint32_t pkt_nvi_contents0;
uint32_t pkt_nvi_contents1;
uint32_t pkt_nvi_contents2;
uint32_t pkt_nvi_contents3;
uint32_t pkt_nvi_contents4;
uint32_t pkt_nvi_contents5;
uint32_t pkt_nvi_contents6;
uint32_t pkt_nvi_contents7;
uint32_t pkt_drmi_contents0;
uint32_t pkt_drmi_contents1;
uint32_t pkt_drmi_contents2;
uint32_t pkt_drmi_contents3;
uint32_t pkt_drmi_contents4;
uint32_t pkt_drmi_contents5;
uint32_t pkt_drmi_contents6;
uint32_t pkt_drmi_contents7;
uint32_t pkt_ghdmi1_contents0;
uint32_t pkt_ghdmi1_contents1;
uint32_t pkt_ghdmi1_contents2;
uint32_t pkt_ghdmi1_contents3;
uint32_t pkt_ghdmi1_contents4;
uint32_t pkt_ghdmi1_contents5;
uint32_t pkt_ghdmi1_contents6;
uint32_t pkt_ghdmi1_contents7;
uint32_t pkt_ghdmi2_contents0;
uint32_t pkt_ghdmi2_contents1;
uint32_t pkt_ghdmi2_contents2;
uint32_t pkt_ghdmi2_contents3;
uint32_t pkt_ghdmi2_contents4;
uint32_t pkt_ghdmi2_contents5;
uint32_t pkt_ghdmi2_contents6;
uint32_t pkt_ghdmi2_contents7;
uint8_t res32[32];
uint32_t pkt_emp_config0;
uint8_t res33[28];
uint32_t pkt_emp_vtem_contents0;
uint32_t pkt_emp_vtem_contents1;
uint32_t pkt_emp_vtem_contents2;
uint32_t pkt_emp_vtem_contents3;
uint32_t pkt_emp_vtem_contents4;
uint32_t pkt_emp_vtem_contents5;
uint32_t pkt_emp_vtem_contents6;
uint32_t pkt_emp_vtem_contents7;
uint32_t pkt0_emp_cvtem_contents0;
uint32_t pkt0_emp_cvtem_contents1;
uint32_t pkt0_emp_cvtem_contents2;
uint32_t pkt0_emp_cvtem_contents3;
uint32_t pkt0_emp_cvtem_contents4;
uint32_t pkt0_emp_cvtem_contents5;
uint32_t pkt0_emp_cvtem_contents6;
uint32_t pkt0_emp_cvtem_contents7;
uint32_t pkt1_emp_cvtem_contents0;
uint32_t pkt1_emp_cvtem_contents1;
uint32_t pkt1_emp_cvtem_contents2;
uint32_t pkt1_emp_cvtem_contents3;
uint32_t pkt1_emp_cvtem_contents4;
uint32_t pkt1_emp_cvtem_contents5;
uint32_t pkt1_emp_cvtem_contents6;
uint32_t pkt1_emp_cvtem_contents7;
uint32_t pkt2_emp_cvtem_contents0;
uint32_t pkt2_emp_cvtem_contents1;
uint32_t pkt2_emp_cvtem_contents2;
uint32_t pkt2_emp_cvtem_contents3;
uint32_t pkt2_emp_cvtem_contents4;
uint32_t pkt2_emp_cvtem_contents5;
uint32_t pkt2_emp_cvtem_contents6;
uint32_t pkt2_emp_cvtem_contents7;
uint32_t pkt3_emp_cvtem_contents0;
uint32_t pkt3_emp_cvtem_contents1;
uint32_t pkt3_emp_cvtem_contents2;
uint32_t pkt3_emp_cvtem_contents3;
uint32_t pkt3_emp_cvtem_contents4;
uint32_t pkt3_emp_cvtem_contents5;
uint32_t pkt3_emp_cvtem_contents6;
uint32_t pkt3_emp_cvtem_contents7;
uint32_t pkt4_emp_cvtem_contents0;
uint32_t pkt4_emp_cvtem_contents1;
uint32_t pkt4_emp_cvtem_contents2;
uint32_t pkt4_emp_cvtem_contents3;
uint32_t pkt4_emp_cvtem_contents4;
uint32_t pkt4_emp_cvtem_contents5;
uint32_t pkt4_emp_cvtem_contents6;
uint32_t pkt4_emp_cvtem_contents7;
uint32_t pkt5_emp_cvtem_contents0;
uint32_t pkt5_emp_cvtem_contents1;
uint32_t pkt5_emp_cvtem_contents2;
uint32_t pkt5_emp_cvtem_contents3;
uint32_t pkt5_emp_cvtem_contents4;
uint32_t pkt5_emp_cvtem_contents5;
uint32_t pkt5_emp_cvtem_contents6;
uint32_t pkt5_emp_cvtem_contents7;
uint8_t res34[64];
uint32_t audpkt_control0;
uint32_t audpkt_control1;
uint8_t res35[24];
uint32_t audpkt_acr_control0;
uint32_t audpkt_acr_control1;
uint8_t res36[4];
uint32_t audpkt_acr_status0;
uint8_t res37[16];
uint32_t audpkt_chstatus_ovr0;
uint32_t audpkt_chstatus_ovr1;
uint32_t audpkt_chstatus_ovr2;
uint32_t audpkt_chstatus_ovr3;
uint32_t audpkt_chstatus_ovr4;
uint32_t audpkt_chstatus_ovr5;
uint32_t audpkt_chstatus_ovr6;
uint32_t audpkt_chstatus_ovr7;
uint32_t audpkt_chstatus_ovr8;
uint8_t res38[28];
uint32_t audpkt_usrdata_ovr_msg_generic0;
uint32_t audpkt_usrdata_ovr_msg_generic1;
uint32_t audpkt_usrdata_ovr_msg_generic2;
uint32_t audpkt_usrdata_ovr_msg_generic3;
uint32_t audpkt_usrdata_ovr_msg_generic4;
uint32_t audpkt_usrdata_ovr_msg_generic5;
uint32_t audpkt_usrdata_ovr_msg_generic6;
uint32_t audpkt_usrdata_ovr_msg_generic7;
uint32_t audpkt_usrdata_ovr_msg_generic8;
uint32_t audpkt_usrdata_ovr_msg_generic9;
uint32_t audpkt_usrdata_ovr_msg_generic10;
uint32_t audpkt_usrdata_ovr_msg_generic11;
uint32_t audpkt_usrdata_ovr_msg_generic12;
uint32_t audpkt_usrdata_ovr_msg_generic13;
uint32_t audpkt_usrdata_ovr_msg_generic14;
uint32_t audpkt_usrdata_ovr_msg_generic15;
uint32_t audpkt_usrdata_ovr_msg_generic16;
uint32_t audpkt_usrdata_ovr_msg_generic17;
uint32_t audpkt_usrdata_ovr_msg_generic18;
uint32_t audpkt_usrdata_ovr_msg_generic19;
uint32_t audpkt_usrdata_ovr_msg_generic20;
uint32_t audpkt_usrdata_ovr_msg_generic21;
uint32_t audpkt_usrdata_ovr_msg_generic22;
uint32_t audpkt_usrdata_ovr_msg_generic23;
uint32_t audpkt_usrdata_ovr_msg_generic24;
uint32_t audpkt_usrdata_ovr_msg_generic25;
uint32_t audpkt_usrdata_ovr_msg_generic26;
uint32_t audpkt_usrdata_ovr_msg_generic27;
uint32_t audpkt_usrdata_ovr_msg_generic28;
uint32_t audpkt_usrdata_ovr_msg_generic29;
uint32_t audpkt_usrdata_ovr_msg_generic30;
uint32_t audpkt_usrdata_ovr_msg_generic31;
uint32_t audpkt_usrdata_ovr_msg_generic32;
uint32_t audpkt_vbit_ovr0;
uint8_t res39[216];
uint32_t cec_tx_control;
uint32_t cec_status;
uint32_t cec_config;
uint32_t cec_addr;
uint8_t res40[16];
uint32_t cec_tx_count;
uint32_t cec_tx_data3_0;
uint32_t cec_tx_data7_4;
uint32_t cec_tx_data11_8;
uint32_t cec_tx_data15_12;
uint8_t res41[12];
uint32_t cec_rx_count_status;
uint32_t cec_rx_data3_0;
uint32_t cec_rx_data7_4;
uint32_t cec_rx_data11_8;
uint32_t cec_rx_data15_12;
uint32_t cec_lock_control;
uint8_t res42[8];
uint32_t cec_rxqual_bittime_config;
uint32_t cec_rx_bittime_config;
uint32_t cec_tx_bittime_config;
uint8_t res43[1940];
uint32_t earcrx_cmdc_config0;
uint32_t earcrx_cmdc_config1;
uint32_t earcrx_cmdc_control;
uint32_t earcrx_cmdc_whitelist0_config;
uint32_t earcrx_cmdc_whitelist1_config;
uint32_t earcrx_cmdc_whitelist2_config;
uint32_t earcrx_cmdc_whitelist3_config;
uint32_t earcrx_cmdc_status;
uint32_t earcrx_cmdc_xact_info;
uint32_t earcrx_cmdc_xact_action;
uint32_t earcrx_cmdc_heartbeat_rxstat_set;
uint32_t earcrx_cmdc_heartbeat_status;
uint8_t res44[16];
uint32_t earcrx_cmdc_xact_wr0;
uint32_t earcrx_cmdc_xact_wr1;
uint32_t earcrx_cmdc_xact_wr2;
uint32_t earcrx_cmdc_xact_wr3;
uint32_t earcrx_cmdc_xact_wr4;
uint32_t earcrx_cmdc_xact_wr5;
uint32_t earcrx_cmdc_xact_wr6;
uint32_t earcrx_cmdc_xact_wr7;
uint32_t earcrx_cmdc_xact_wr8;
uint32_t earcrx_cmdc_xact_wr9;
uint32_t earcrx_cmdc_xact_wr10;
uint32_t earcrx_cmdc_xact_wr11;
uint32_t earcrx_cmdc_xact_wr12;
uint32_t earcrx_cmdc_xact_wr13;
uint32_t earcrx_cmdc_xact_wr14;
uint32_t earcrx_cmdc_xact_wr15;
uint32_t earcrx_cmdc_xact_wr16;
uint32_t earcrx_cmdc_xact_wr17;
uint32_t earcrx_cmdc_xact_wr18;
uint32_t earcrx_cmdc_xact_wr19;
uint32_t earcrx_cmdc_xact_wr20;
uint32_t earcrx_cmdc_xact_wr21;
uint32_t earcrx_cmdc_xact_wr22;
uint32_t earcrx_cmdc_xact_wr23;
uint32_t earcrx_cmdc_xact_wr24;
uint32_t earcrx_cmdc_xact_wr25;
uint32_t earcrx_cmdc_xact_wr26;
uint32_t earcrx_cmdc_xact_wr27;
uint32_t earcrx_cmdc_xact_wr28;
uint32_t earcrx_cmdc_xact_wr29;
uint32_t earcrx_cmdc_xact_wr30;
uint32_t earcrx_cmdc_xact_wr31;
uint32_t earcrx_cmdc_xact_wr32;
uint32_t earcrx_cmdc_xact_wr33;
uint32_t earcrx_cmdc_xact_wr34;
uint32_t earcrx_cmdc_xact_wr35;
uint32_t earcrx_cmdc_xact_wr36;
uint32_t earcrx_cmdc_xact_wr37;
uint32_t earcrx_cmdc_xact_wr38;
uint32_t earcrx_cmdc_xact_wr39;
uint32_t earcrx_cmdc_xact_wr40;
uint32_t earcrx_cmdc_xact_wr41;
uint32_t earcrx_cmdc_xact_wr42;
uint32_t earcrx_cmdc_xact_wr43;
uint32_t earcrx_cmdc_xact_wr44;
uint32_t earcrx_cmdc_xact_wr45;
uint32_t earcrx_cmdc_xact_wr46;
uint32_t earcrx_cmdc_xact_wr47;
uint32_t earcrx_cmdc_xact_wr48;
uint32_t earcrx_cmdc_xact_wr49;
uint32_t earcrx_cmdc_xact_wr50;
uint32_t earcrx_cmdc_xact_wr51;
uint32_t earcrx_cmdc_xact_wr52;
uint32_t earcrx_cmdc_xact_wr53;
uint32_t earcrx_cmdc_xact_wr54;
uint32_t earcrx_cmdc_xact_wr55;
uint32_t earcrx_cmdc_xact_wr56;
uint32_t earcrx_cmdc_xact_wr57;
uint32_t earcrx_cmdc_xact_wr58;
uint32_t earcrx_cmdc_xact_wr59;
uint32_t earcrx_cmdc_xact_wr60;
uint32_t earcrx_cmdc_xact_wr61;
uint32_t earcrx_cmdc_xact_wr62;
uint32_t earcrx_cmdc_xact_wr63;
uint32_t earcrx_cmdc_xact_wr64;
uint8_t res45[28];
uint32_t earcrx_cmdc_xact_rd0;
uint32_t earcrx_cmdc_xact_rd1;
uint32_t earcrx_cmdc_xact_rd2;
uint32_t earcrx_cmdc_xact_rd3;
uint32_t earcrx_cmdc_xact_rd4;
uint32_t earcrx_cmdc_xact_rd5;
uint32_t earcrx_cmdc_xact_rd6;
uint32_t earcrx_cmdc_xact_rd7;
uint32_t earcrx_cmdc_xact_rd8;
uint32_t earcrx_cmdc_xact_rd9;
uint32_t earcrx_cmdc_xact_rd10;
uint32_t earcrx_cmdc_xact_rd11;
uint32_t earcrx_cmdc_xact_rd12;
uint32_t earcrx_cmdc_xact_rd13;
uint32_t earcrx_cmdc_xact_rd14;
uint32_t earcrx_cmdc_xact_rd15;
uint32_t earcrx_cmdc_xact_rd16;
uint32_t earcrx_cmdc_xact_rd17;
uint32_t earcrx_cmdc_xact_rd18;
uint32_t earcrx_cmdc_xact_rd19;
uint32_t earcrx_cmdc_xact_rd20;
uint32_t earcrx_cmdc_xact_rd21;
uint32_t earcrx_cmdc_xact_rd22;
uint32_t earcrx_cmdc_xact_rd23;
uint32_t earcrx_cmdc_xact_rd24;
uint32_t earcrx_cmdc_xact_rd25;
uint32_t earcrx_cmdc_xact_rd26;
uint32_t earcrx_cmdc_xact_rd27;
uint32_t earcrx_cmdc_xact_rd28;
uint32_t earcrx_cmdc_xact_rd29;
uint32_t earcrx_cmdc_xact_rd30;
uint32_t earcrx_cmdc_xact_rd31;
uint32_t earcrx_cmdc_xact_rd32;
uint32_t earcrx_cmdc_xact_rd33;
uint32_t earcrx_cmdc_xact_rd34;
uint32_t earcrx_cmdc_xact_rd35;
uint32_t earcrx_cmdc_xact_rd36;
uint32_t earcrx_cmdc_xact_rd37;
uint32_t earcrx_cmdc_xact_rd38;
uint32_t earcrx_cmdc_xact_rd39;
uint32_t earcrx_cmdc_xact_rd40;
uint32_t earcrx_cmdc_xact_rd41;
uint32_t earcrx_cmdc_xact_rd42;
uint32_t earcrx_cmdc_xact_rd43;
uint32_t earcrx_cmdc_xact_rd44;
uint32_t earcrx_cmdc_xact_rd45;
uint32_t earcrx_cmdc_xact_rd46;
uint32_t earcrx_cmdc_xact_rd47;
uint32_t earcrx_cmdc_xact_rd48;
uint32_t earcrx_cmdc_xact_rd49;
uint32_t earcrx_cmdc_xact_rd50;
uint32_t earcrx_cmdc_xact_rd51;
uint32_t earcrx_cmdc_xact_rd52;
uint32_t earcrx_cmdc_xact_rd53;
uint32_t earcrx_cmdc_xact_rd54;
uint32_t earcrx_cmdc_xact_rd55;
uint32_t earcrx_cmdc_xact_rd56;
uint32_t earcrx_cmdc_xact_rd57;
uint32_t earcrx_cmdc_xact_rd58;
uint32_t earcrx_cmdc_xact_rd59;
uint32_t earcrx_cmdc_xact_rd60;
uint32_t earcrx_cmdc_xact_rd61;
uint32_t earcrx_cmdc_xact_rd62;
uint32_t earcrx_cmdc_xact_rd63;
uint32_t earcrx_cmdc_xact_rd64;
uint8_t res46[156];
uint32_t earcrx_cmdc_sync_config;
uint8_t res47[252];
uint32_t earcrx_dmac_phy_control;
uint8_t res48[4];
uint32_t earcrx_dmac_config;
uint32_t earcrx_dmac_control0;
uint32_t earcrx_dmac_control1;
uint32_t earcrx_dmac_status;
uint32_t earcrx_dmac_chstatus0;
uint32_t earcrx_dmac_chstatus1;
uint32_t earcrx_dmac_chstatus2;
uint32_t earcrx_dmac_chstatus3;
uint32_t earcrx_dmac_chstatus4;
uint32_t earcrx_dmac_chstatus5;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt0;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt1;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt2;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt3;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt4;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt5;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt6;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt7;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt8;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt9;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt10;
uint32_t earcrx_dmac_usrdata_msg_hdmi_acp_pkt11;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt0;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt1;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt2;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt3;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt4;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt5;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt6;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt7;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt8;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt9;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt10;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc1_pkt11;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt0;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt1;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt2;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt3;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt4;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt5;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt6;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt7;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt8;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt9;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt10;
uint32_t earcrx_dmac_usrdata_msg_hdmi_isrc2_pkt11;
uint32_t earcrx_dmac_usrdata_msg_generic0;
uint32_t earcrx_dmac_usrdata_msg_generic1;
uint32_t earcrx_dmac_usrdata_msg_generic2;
uint32_t earcrx_dmac_usrdata_msg_generic3;
uint32_t earcrx_dmac_usrdata_msg_generic4;
uint32_t earcrx_dmac_usrdata_msg_generic5;
uint32_t earcrx_dmac_usrdata_msg_generic6;
uint32_t earcrx_dmac_usrdata_msg_generic7;
uint32_t earcrx_dmac_usrdata_msg_generic8;
uint32_t earcrx_dmac_usrdata_msg_generic9;
uint32_t earcrx_dmac_usrdata_msg_generic10;
uint32_t earcrx_dmac_usrdata_msg_generic11;
uint32_t earcrx_dmac_usrdata_msg_generic12;
uint32_t earcrx_dmac_usrdata_msg_generic13;
uint32_t earcrx_dmac_usrdata_msg_generic14;
uint32_t earcrx_dmac_usrdata_msg_generic15;
uint32_t earcrx_dmac_usrdata_msg_generic16;
uint32_t earcrx_dmac_usrdata_msg_generic17;
uint32_t earcrx_dmac_usrdata_msg_generic18;
uint32_t earcrx_dmac_usrdata_msg_generic19;
uint32_t earcrx_dmac_usrdata_msg_generic20;
uint32_t earcrx_dmac_usrdata_msg_generic21;
uint32_t earcrx_dmac_usrdata_msg_generic22;
uint32_t earcrx_dmac_usrdata_msg_generic23;
uint32_t earcrx_dmac_usrdata_msg_generic24;
uint32_t earcrx_dmac_usrdata_msg_generic25;
uint32_t earcrx_dmac_usrdata_msg_generic26;
uint32_t earcrx_dmac_usrdata_msg_generic27;
uint32_t earcrx_dmac_usrdata_msg_generic28;
uint32_t earcrx_dmac_usrdata_msg_generic29;
uint32_t earcrx_dmac_usrdata_msg_generic30;
uint32_t earcrx_dmac_usrdata_msg_generic31;
uint32_t earcrx_dmac_usrdata_msg_generic32;
uint32_t earcrx_dmac_chstatus_streamer0;
uint32_t earcrx_dmac_chstatus_streamer1;
uint32_t earcrx_dmac_chstatus_streamer2;
uint32_t earcrx_dmac_chstatus_streamer3;
uint32_t earcrx_dmac_chstatus_streamer4;
uint32_t earcrx_dmac_chstatus_streamer5;
uint32_t earcrx_dmac_chstatus_streamer6;
uint32_t earcrx_dmac_chstatus_streamer7;
uint32_t earcrx_dmac_chstatus_streamer8;
uint32_t earcrx_dmac_chstatus_streamer9;
uint32_t earcrx_dmac_chstatus_streamer10;
uint32_t earcrx_dmac_chstatus_streamer11;
uint32_t earcrx_dmac_chstatus_streamer12;
uint32_t earcrx_dmac_chstatus_streamer13;
uint32_t earcrx_dmac_chstatus_streamer14;
uint32_t earcrx_dmac_usrdata_streamer0;
uint8_t res49[4732];
uint32_t main_intvec_index;
uint8_t res50[12];
uint32_t mainunit_0_int_status;
uint32_t mainunit_0_int_mask_n;
uint32_t mainunit_0_int_clear;
uint32_t mainunit_0_int_force;
uint32_t mainunit_1_int_status;
uint32_t mainunit_1_int_mask_n;
uint32_t mainunit_1_int_clear;
uint32_t mainunit_1_int_force;
uint8_t res51[2000];
uint32_t avp_intvec_index;
uint8_t res52[12];
uint32_t avp_0_int_status;
uint32_t avp_0_int_mask_n;
uint32_t avp_0_int_clear;
uint32_t avp_0_int_force;
uint32_t avp_1_int_status;
uint32_t avp_1_int_mask_n;
uint32_t avp_1_int_clear;
uint32_t avp_1_int_force;
uint32_t avp_2_int_status;
uint32_t avp_2_int_mask_n;
uint32_t avp_2_int_clear;
uint32_t avp_2_int_force;
uint32_t avp_3_int_status;
uint32_t avp_3_int_mask_n;
uint32_t avp_3_int_clear;
uint32_t avp_3_int_force;
uint32_t avp_4_int_status;
uint32_t avp_4_int_mask_n;
uint32_t avp_4_int_clear;
uint32_t avp_4_int_force;
uint32_t avp_5_int_status;
uint32_t avp_5_int_mask_n;
uint32_t avp_5_int_clear;
uint32_t avp_5_int_force;
uint32_t avp_6_int_status;
uint32_t avp_6_int_mask_n;
uint32_t avp_6_int_clear;
uint32_t avp_6_int_force;
uint8_t res53[1920];
uint32_t cec_int_status;
uint32_t cec_int_mask_n;
uint32_t cec_int_clear;
uint32_t cec_int_force;
uint8_t res54[2032];
uint32_t earcrx_intvec_index;
uint8_t res55[12];
uint32_t earcrx_0_int_status;
uint32_t earcrx_0_int_mask_n;
uint32_t earcrx_0_int_clear;
uint32_t earcrx_0_int_force;
uint32_t earcrx_1_int_status;
uint32_t earcrx_1_int_mask_n;
uint32_t earcrx_1_int_clear;
uint32_t earcrx_1_int_force;
};
