<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cacheinfo.c source code [glibc_src_2.27/sysdeps/x86/cacheinfo.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'glibc_src_2.27/sysdeps/x86/cacheinfo.c'; var root_path = '../../..'; var data_path = '../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>glibc_src_2.27</a>/<a href='..'>sysdeps</a>/<a href='./'>x86</a>/<a href='cacheinfo.c.html'>cacheinfo.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* x86_64 cache info.</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 2003-2018 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i>   This file is part of the GNU C Library.</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>   The GNU C Library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="6">6</th><td><i>   modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="7">7</th><td><i>   License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="8">8</th><td><i>   version 2.1 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>   The GNU C Library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="13">13</th><td><i>   Lesser General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>   You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="16">16</th><td><i>   License along with the GNU C Library; if not, see</i></td></tr>
<tr><th id="17">17</th><td><i>   &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">if</span> <a class="macro" href="../../include/libc-symbols.h.html#35" title="(18 == 19)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include &lt;assert.h&gt;</u></td></tr>
<tr><th id="22">22</th><td><u>#include &lt;stdbool.h&gt;</u></td></tr>
<tr><th id="23">23</th><td><u>#include &lt;stdlib.h&gt;</u></td></tr>
<tr><th id="24">24</th><td><u>#include &lt;unistd.h&gt;</u></td></tr>
<tr><th id="25">25</th><td><u>#include &lt;cpuid.h&gt;</u></td></tr>
<tr><th id="26">26</th><td><u>#include &lt;init-arch.h&gt;</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><em>static</em> <em>const</em> <b>struct</b> intel_02_cache_info</td></tr>
<tr><th id="29">29</th><td>{</td></tr>
<tr><th id="30">30</th><td>  <em>unsigned</em> <em>char</em> idx;</td></tr>
<tr><th id="31">31</th><td>  <em>unsigned</em> <em>char</em> assoc;</td></tr>
<tr><th id="32">32</th><td>  <em>unsigned</em> <em>char</em> linesize;</td></tr>
<tr><th id="33">33</th><td>  <em>unsigned</em> <em>char</em> rel_name;</td></tr>
<tr><th id="34">34</th><td>  <em>unsigned</em> <em>int</em> size;</td></tr>
<tr><th id="35">35</th><td>} intel_02_known [] =</td></tr>
<tr><th id="36">36</th><td>  {</td></tr>
<tr><th id="37">37</th><td><u>#define M(sc) ((sc) - _SC_LEVEL1_ICACHE_SIZE)</u></td></tr>
<tr><th id="38">38</th><td>    { <var>0x06</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL1_ICACHE_SIZE),    <var>8192</var> },</td></tr>
<tr><th id="39">39</th><td>    { <var>0x08</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL1_ICACHE_SIZE),   <var>16384</var> },</td></tr>
<tr><th id="40">40</th><td>    { <var>0x09</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL1_ICACHE_SIZE),   <var>32768</var> },</td></tr>
<tr><th id="41">41</th><td>    { <var>0x0a</var>,  <var>2</var>, <var>32</var>, M(_SC_LEVEL1_DCACHE_SIZE),    <var>8192</var> },</td></tr>
<tr><th id="42">42</th><td>    { <var>0x0c</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>16384</var> },</td></tr>
<tr><th id="43">43</th><td>    { <var>0x0d</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>16384</var> },</td></tr>
<tr><th id="44">44</th><td>    { <var>0x0e</var>,  <var>6</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>24576</var> },</td></tr>
<tr><th id="45">45</th><td>    { <var>0x21</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>262144</var> },</td></tr>
<tr><th id="46">46</th><td>    { <var>0x22</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="47">47</th><td>    { <var>0x23</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="48">48</th><td>    { <var>0x25</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="49">49</th><td>    { <var>0x29</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>4194304</var> },</td></tr>
<tr><th id="50">50</th><td>    { <var>0x2c</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>32768</var> },</td></tr>
<tr><th id="51">51</th><td>    { <var>0x30</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL1_ICACHE_SIZE),   <var>32768</var> },</td></tr>
<tr><th id="52">52</th><td>    { <var>0x39</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>131072</var> },</td></tr>
<tr><th id="53">53</th><td>    { <var>0x3a</var>,  <var>6</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>196608</var> },</td></tr>
<tr><th id="54">54</th><td>    { <var>0x3b</var>,  <var>2</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>131072</var> },</td></tr>
<tr><th id="55">55</th><td>    { <var>0x3c</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>262144</var> },</td></tr>
<tr><th id="56">56</th><td>    { <var>0x3d</var>,  <var>6</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>393216</var> },</td></tr>
<tr><th id="57">57</th><td>    { <var>0x3e</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="58">58</th><td>    { <var>0x3f</var>,  <var>2</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>262144</var> },</td></tr>
<tr><th id="59">59</th><td>    { <var>0x41</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>131072</var> },</td></tr>
<tr><th id="60">60</th><td>    { <var>0x42</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>262144</var> },</td></tr>
<tr><th id="61">61</th><td>    { <var>0x43</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="62">62</th><td>    { <var>0x44</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="63">63</th><td>    { <var>0x45</var>,  <var>4</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="64">64</th><td>    { <var>0x46</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>4194304</var> },</td></tr>
<tr><th id="65">65</th><td>    { <var>0x47</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>8388608</var> },</td></tr>
<tr><th id="66">66</th><td>    { <var>0x48</var>, <var>12</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>3145728</var> },</td></tr>
<tr><th id="67">67</th><td>    { <var>0x49</var>, <var>16</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>4194304</var> },</td></tr>
<tr><th id="68">68</th><td>    { <var>0x4a</var>, <var>12</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>6291456</var> },</td></tr>
<tr><th id="69">69</th><td>    { <var>0x4b</var>, <var>16</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>8388608</var> },</td></tr>
<tr><th id="70">70</th><td>    { <var>0x4c</var>, <var>12</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE), <var>12582912</var> },</td></tr>
<tr><th id="71">71</th><td>    { <var>0x4d</var>, <var>16</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE), <var>16777216</var> },</td></tr>
<tr><th id="72">72</th><td>    { <var>0x4e</var>, <var>24</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>6291456</var> },</td></tr>
<tr><th id="73">73</th><td>    { <var>0x60</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>16384</var> },</td></tr>
<tr><th id="74">74</th><td>    { <var>0x66</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),    <var>8192</var> },</td></tr>
<tr><th id="75">75</th><td>    { <var>0x67</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>16384</var> },</td></tr>
<tr><th id="76">76</th><td>    { <var>0x68</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL1_DCACHE_SIZE),   <var>32768</var> },</td></tr>
<tr><th id="77">77</th><td>    { <var>0x78</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="78">78</th><td>    { <var>0x79</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>131072</var> },</td></tr>
<tr><th id="79">79</th><td>    { <var>0x7a</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>262144</var> },</td></tr>
<tr><th id="80">80</th><td>    { <var>0x7b</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="81">81</th><td>    { <var>0x7c</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="82">82</th><td>    { <var>0x7d</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="83">83</th><td>    { <var>0x7f</var>,  <var>2</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="84">84</th><td>    { <var>0x80</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="85">85</th><td>    { <var>0x82</var>,  <var>8</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>262144</var> },</td></tr>
<tr><th id="86">86</th><td>    { <var>0x83</var>,  <var>8</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="87">87</th><td>    { <var>0x84</var>,  <var>8</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="88">88</th><td>    { <var>0x85</var>,  <var>8</var>, <var>32</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="89">89</th><td>    { <var>0x86</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="90">90</th><td>    { <var>0x87</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL2_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="91">91</th><td>    { <var>0xd0</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),   <var>524288</var> },</td></tr>
<tr><th id="92">92</th><td>    { <var>0xd1</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="93">93</th><td>    { <var>0xd2</var>,  <var>4</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="94">94</th><td>    { <var>0xd6</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>1048576</var> },</td></tr>
<tr><th id="95">95</th><td>    { <var>0xd7</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="96">96</th><td>    { <var>0xd8</var>,  <var>8</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>4194304</var> },</td></tr>
<tr><th id="97">97</th><td>    { <var>0xdc</var>, <var>12</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="98">98</th><td>    { <var>0xdd</var>, <var>12</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>4194304</var> },</td></tr>
<tr><th id="99">99</th><td>    { <var>0xde</var>, <var>12</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>8388608</var> },</td></tr>
<tr><th id="100">100</th><td>    { <var>0xe2</var>, <var>16</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>2097152</var> },</td></tr>
<tr><th id="101">101</th><td>    { <var>0xe3</var>, <var>16</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>4194304</var> },</td></tr>
<tr><th id="102">102</th><td>    { <var>0xe4</var>, <var>16</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE),  <var>8388608</var> },</td></tr>
<tr><th id="103">103</th><td>    { <var>0xea</var>, <var>24</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE), <var>12582912</var> },</td></tr>
<tr><th id="104">104</th><td>    { <var>0xeb</var>, <var>24</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE), <var>18874368</var> },</td></tr>
<tr><th id="105">105</th><td>    { <var>0xec</var>, <var>24</var>, <var>64</var>, M(_SC_LEVEL3_CACHE_SIZE), <var>25165824</var> },</td></tr>
<tr><th id="106">106</th><td>  };</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define nintel_02_known (sizeof (intel_02_known) / sizeof (intel_02_known [0]))</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>static</em> <em>int</em></td></tr>
<tr><th id="111">111</th><td>intel_02_known_compare (<em>const</em> <em>void</em> *p1, <em>const</em> <em>void</em> *p2)</td></tr>
<tr><th id="112">112</th><td>{</td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <b>struct</b> intel_02_cache_info *i1;</td></tr>
<tr><th id="114">114</th><td>  <em>const</em> <b>struct</b> intel_02_cache_info *i2;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  i1 = (<em>const</em> <b>struct</b> intel_02_cache_info *) p1;</td></tr>
<tr><th id="117">117</th><td>  i2 = (<em>const</em> <b>struct</b> intel_02_cache_info *) p2;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (i1-&gt;idx == i2-&gt;idx)</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>return</b> i1-&gt;idx &lt; i2-&gt;idx ? -<var>1</var> : <var>1</var>;</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><em>static</em> <em>long</em> <em>int</em></td></tr>
<tr><th id="127">127</th><td><b>__attribute__</b> ((noinline))</td></tr>
<tr><th id="128">128</th><td>intel_check_word (<em>int</em> name, <em>unsigned</em> <em>int</em> value, bool *has_level_2,</td></tr>
<tr><th id="129">129</th><td>		  bool *no_level_2_or_3,</td></tr>
<tr><th id="130">130</th><td>		  <em>const</em> <b>struct</b> cpu_features *cpu_features)</td></tr>
<tr><th id="131">131</th><td>{</td></tr>
<tr><th id="132">132</th><td>  <b>if</b> ((value &amp; <var>0x80000000</var>) != <var>0</var>)</td></tr>
<tr><th id="133">133</th><td>    <i>/* The register value is reserved.  */</i></td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i>/* Fold the name.  The _SC_ constants are always in the order SIZE,</i></td></tr>
<tr><th id="137">137</th><td><i>     ASSOC, LINESIZE.  */</i></td></tr>
<tr><th id="138">138</th><td>  <em>int</em> folded_rel_name = (M(name) / <var>3</var>) * <var>3</var>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <b>while</b> (value != <var>0</var>)</td></tr>
<tr><th id="141">141</th><td>    {</td></tr>
<tr><th id="142">142</th><td>      <em>unsigned</em> <em>int</em> byte = value &amp; <var>0xff</var>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>      <b>if</b> (byte == <var>0x40</var>)</td></tr>
<tr><th id="145">145</th><td>	{</td></tr>
<tr><th id="146">146</th><td>	  *no_level_2_or_3 = true;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>	  <b>if</b> (folded_rel_name == M(_SC_LEVEL3_CACHE_SIZE))</td></tr>
<tr><th id="149">149</th><td>	    <i>/* No need to look further.  */</i></td></tr>
<tr><th id="150">150</th><td>	    <b>break</b>;</td></tr>
<tr><th id="151">151</th><td>	}</td></tr>
<tr><th id="152">152</th><td>      <b>else</b> <b>if</b> (byte == <var>0xff</var>)</td></tr>
<tr><th id="153">153</th><td>	{</td></tr>
<tr><th id="154">154</th><td>	  <i>/* CPUID leaf 0x4 contains all the information.  We need to</i></td></tr>
<tr><th id="155">155</th><td><i>	     iterate over it.  */</i></td></tr>
<tr><th id="156">156</th><td>	  <em>unsigned</em> <em>int</em> eax;</td></tr>
<tr><th id="157">157</th><td>	  <em>unsigned</em> <em>int</em> ebx;</td></tr>
<tr><th id="158">158</th><td>	  <em>unsigned</em> <em>int</em> ecx;</td></tr>
<tr><th id="159">159</th><td>	  <em>unsigned</em> <em>int</em> edx;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	  <em>unsigned</em> <em>int</em> round = <var>0</var>;</td></tr>
<tr><th id="162">162</th><td>	  <b>while</b> (<var>1</var>)</td></tr>
<tr><th id="163">163</th><td>	    {</td></tr>
<tr><th id="164">164</th><td>	      __cpuid_count (<var>4</var>, round, eax, ebx, ecx, edx);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>	      <b>enum</b> { null = <var>0</var>, data = <var>1</var>, inst = <var>2</var>, uni = <var>3</var> } type = eax &amp; <var>0x1f</var>;</td></tr>
<tr><th id="167">167</th><td>	      <b>if</b> (type == null)</td></tr>
<tr><th id="168">168</th><td>		<i>/* That was the end.  */</i></td></tr>
<tr><th id="169">169</th><td>		<b>break</b>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	      <em>unsigned</em> <em>int</em> level = (eax &gt;&gt; <var>5</var>) &amp; <var>0x7</var>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>	      <b>if</b> ((level == <var>1</var> &amp;&amp; type == data</td></tr>
<tr><th id="174">174</th><td>		   &amp;&amp; folded_rel_name == M(_SC_LEVEL1_DCACHE_SIZE))</td></tr>
<tr><th id="175">175</th><td>		  || (level == <var>1</var> &amp;&amp; type == inst</td></tr>
<tr><th id="176">176</th><td>		      &amp;&amp; folded_rel_name == M(_SC_LEVEL1_ICACHE_SIZE))</td></tr>
<tr><th id="177">177</th><td>		  || (level == <var>2</var> &amp;&amp; folded_rel_name == M(_SC_LEVEL2_CACHE_SIZE))</td></tr>
<tr><th id="178">178</th><td>		  || (level == <var>3</var> &amp;&amp; folded_rel_name == M(_SC_LEVEL3_CACHE_SIZE))</td></tr>
<tr><th id="179">179</th><td>		  || (level == <var>4</var> &amp;&amp; folded_rel_name == M(_SC_LEVEL4_CACHE_SIZE)))</td></tr>
<tr><th id="180">180</th><td>		{</td></tr>
<tr><th id="181">181</th><td>		  <em>unsigned</em> <em>int</em> offset = M(name) - folded_rel_name;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>		  <b>if</b> (offset == <var>0</var>)</td></tr>
<tr><th id="184">184</th><td>		    <i>/* Cache size.  */</i></td></tr>
<tr><th id="185">185</th><td>		    <b>return</b> (((ebx &gt;&gt; <var>22</var>) + <var>1</var>)</td></tr>
<tr><th id="186">186</th><td>			    * (((ebx &gt;&gt; <var>12</var>) &amp; <var>0x3ff</var>) + <var>1</var>)</td></tr>
<tr><th id="187">187</th><td>			    * ((ebx &amp; <var>0xfff</var>) + <var>1</var>)</td></tr>
<tr><th id="188">188</th><td>			    * (ecx + <var>1</var>));</td></tr>
<tr><th id="189">189</th><td>		  <b>if</b> (offset == <var>1</var>)</td></tr>
<tr><th id="190">190</th><td>		    <b>return</b> (ebx &gt;&gt; <var>22</var>) + <var>1</var>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>		  assert (offset == <var>2</var>);</td></tr>
<tr><th id="193">193</th><td>		  <b>return</b> (ebx &amp; <var>0xfff</var>) + <var>1</var>;</td></tr>
<tr><th id="194">194</th><td>		}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>	      ++round;</td></tr>
<tr><th id="197">197</th><td>	    }</td></tr>
<tr><th id="198">198</th><td>	  <i>/* There is no other cache information anywhere else.  */</i></td></tr>
<tr><th id="199">199</th><td>	  <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>	}</td></tr>
<tr><th id="201">201</th><td>      <b>else</b></td></tr>
<tr><th id="202">202</th><td>	{</td></tr>
<tr><th id="203">203</th><td>	  <b>if</b> (byte == <var>0x49</var> &amp;&amp; folded_rel_name == M(_SC_LEVEL3_CACHE_SIZE))</td></tr>
<tr><th id="204">204</th><td>	    {</td></tr>
<tr><th id="205">205</th><td>	      <i>/* Intel reused this value.  For family 15, model 6 it</i></td></tr>
<tr><th id="206">206</th><td><i>		 specifies the 3rd level cache.  Otherwise the 2nd</i></td></tr>
<tr><th id="207">207</th><td><i>		 level cache.  */</i></td></tr>
<tr><th id="208">208</th><td>	      <em>unsigned</em> <em>int</em> family = cpu_features-&gt;family;</td></tr>
<tr><th id="209">209</th><td>	      <em>unsigned</em> <em>int</em> model = cpu_features-&gt;model;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>	      <b>if</b> (family == <var>15</var> &amp;&amp; model == <var>6</var>)</td></tr>
<tr><th id="212">212</th><td>		{</td></tr>
<tr><th id="213">213</th><td>		  <i>/* The level 3 cache is encoded for this model like</i></td></tr>
<tr><th id="214">214</th><td><i>		     the level 2 cache is for other models.  Pretend</i></td></tr>
<tr><th id="215">215</th><td><i>		     the caller asked for the level 2 cache.  */</i></td></tr>
<tr><th id="216">216</th><td>		  name = (_SC_LEVEL2_CACHE_SIZE</td></tr>
<tr><th id="217">217</th><td>			  + (name - _SC_LEVEL3_CACHE_SIZE));</td></tr>
<tr><th id="218">218</th><td>		  folded_rel_name = M(_SC_LEVEL2_CACHE_SIZE);</td></tr>
<tr><th id="219">219</th><td>		}</td></tr>
<tr><th id="220">220</th><td>	    }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>	  <b>struct</b> intel_02_cache_info *found;</td></tr>
<tr><th id="223">223</th><td>	  <b>struct</b> intel_02_cache_info search;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>	  search.idx = byte;</td></tr>
<tr><th id="226">226</th><td>	  found = bsearch (&amp;search, intel_02_known, nintel_02_known,</td></tr>
<tr><th id="227">227</th><td>			   <b>sizeof</b> (intel_02_known[<var>0</var>]), intel_02_known_compare);</td></tr>
<tr><th id="228">228</th><td>	  <b>if</b> (found != NULL)</td></tr>
<tr><th id="229">229</th><td>	    {</td></tr>
<tr><th id="230">230</th><td>	      <b>if</b> (found-&gt;rel_name == folded_rel_name)</td></tr>
<tr><th id="231">231</th><td>		{</td></tr>
<tr><th id="232">232</th><td>		  <em>unsigned</em> <em>int</em> offset = M(name) - folded_rel_name;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>		  <b>if</b> (offset == <var>0</var>)</td></tr>
<tr><th id="235">235</th><td>		    <i>/* Cache size.  */</i></td></tr>
<tr><th id="236">236</th><td>		    <b>return</b> found-&gt;size;</td></tr>
<tr><th id="237">237</th><td>		  <b>if</b> (offset == <var>1</var>)</td></tr>
<tr><th id="238">238</th><td>		    <b>return</b> found-&gt;assoc;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>		  assert (offset == <var>2</var>);</td></tr>
<tr><th id="241">241</th><td>		  <b>return</b> found-&gt;linesize;</td></tr>
<tr><th id="242">242</th><td>		}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>	      <b>if</b> (found-&gt;rel_name == M(_SC_LEVEL2_CACHE_SIZE))</td></tr>
<tr><th id="245">245</th><td>		*has_level_2 = true;</td></tr>
<tr><th id="246">246</th><td>	    }</td></tr>
<tr><th id="247">247</th><td>	}</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>      <i>/* Next byte for the next round.  */</i></td></tr>
<tr><th id="250">250</th><td>      value &gt;&gt;= <var>8</var>;</td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i>/* Nothing found.  */</i></td></tr>
<tr><th id="254">254</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="255">255</th><td>}</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><em>static</em> <em>long</em> <em>int</em> <b>__attribute__</b> ((noinline))</td></tr>
<tr><th id="259">259</th><td>handle_intel (<em>int</em> name, <em>const</em> <b>struct</b> cpu_features *cpu_features)</td></tr>
<tr><th id="260">260</th><td>{</td></tr>
<tr><th id="261">261</th><td>  <em>unsigned</em> <em>int</em> maxidx = cpu_features-&gt;max_cpuid;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i>/* Return -1 for older CPUs.  */</i></td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (maxidx &lt; <var>2</var>)</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i>/* OK, we can use the CPUID instruction to get all info about the</i></td></tr>
<tr><th id="268">268</th><td><i>     caches.  */</i></td></tr>
<tr><th id="269">269</th><td>  <em>unsigned</em> <em>int</em> cnt = <var>0</var>;</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <em>int</em> max = <var>1</var>;</td></tr>
<tr><th id="271">271</th><td>  <em>long</em> <em>int</em> result = <var>0</var>;</td></tr>
<tr><th id="272">272</th><td>  bool no_level_2_or_3 = false;</td></tr>
<tr><th id="273">273</th><td>  bool has_level_2 = false;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <b>while</b> (cnt++ &lt; max)</td></tr>
<tr><th id="276">276</th><td>    {</td></tr>
<tr><th id="277">277</th><td>      <em>unsigned</em> <em>int</em> eax;</td></tr>
<tr><th id="278">278</th><td>      <em>unsigned</em> <em>int</em> ebx;</td></tr>
<tr><th id="279">279</th><td>      <em>unsigned</em> <em>int</em> ecx;</td></tr>
<tr><th id="280">280</th><td>      <em>unsigned</em> <em>int</em> edx;</td></tr>
<tr><th id="281">281</th><td>      __cpuid (<var>2</var>, eax, ebx, ecx, edx);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>      <i>/* The low byte of EAX in the first round contain the number of</i></td></tr>
<tr><th id="284">284</th><td><i>	 rounds we have to make.  At least one, the one we are already</i></td></tr>
<tr><th id="285">285</th><td><i>	 doing.  */</i></td></tr>
<tr><th id="286">286</th><td>      <b>if</b> (cnt == <var>1</var>)</td></tr>
<tr><th id="287">287</th><td>	{</td></tr>
<tr><th id="288">288</th><td>	  max = eax &amp; <var>0xff</var>;</td></tr>
<tr><th id="289">289</th><td>	  eax &amp;= <var>0xffffff00</var>;</td></tr>
<tr><th id="290">290</th><td>	}</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>      <i>/* Process the individual registers' value.  */</i></td></tr>
<tr><th id="293">293</th><td>      result = intel_check_word (name, eax, &amp;has_level_2,</td></tr>
<tr><th id="294">294</th><td>				 &amp;no_level_2_or_3, cpu_features);</td></tr>
<tr><th id="295">295</th><td>      <b>if</b> (result != <var>0</var>)</td></tr>
<tr><th id="296">296</th><td>	<b>return</b> result;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>      result = intel_check_word (name, ebx, &amp;has_level_2,</td></tr>
<tr><th id="299">299</th><td>				 &amp;no_level_2_or_3, cpu_features);</td></tr>
<tr><th id="300">300</th><td>      <b>if</b> (result != <var>0</var>)</td></tr>
<tr><th id="301">301</th><td>	<b>return</b> result;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>      result = intel_check_word (name, ecx, &amp;has_level_2,</td></tr>
<tr><th id="304">304</th><td>				 &amp;no_level_2_or_3, cpu_features);</td></tr>
<tr><th id="305">305</th><td>      <b>if</b> (result != <var>0</var>)</td></tr>
<tr><th id="306">306</th><td>	<b>return</b> result;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>      result = intel_check_word (name, edx, &amp;has_level_2,</td></tr>
<tr><th id="309">309</th><td>				 &amp;no_level_2_or_3, cpu_features);</td></tr>
<tr><th id="310">310</th><td>      <b>if</b> (result != <var>0</var>)</td></tr>
<tr><th id="311">311</th><td>	<b>return</b> result;</td></tr>
<tr><th id="312">312</th><td>    }</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <b>if</b> (name &gt;= _SC_LEVEL2_CACHE_SIZE &amp;&amp; name &lt;= _SC_LEVEL3_CACHE_LINESIZE</td></tr>
<tr><th id="315">315</th><td>      &amp;&amp; no_level_2_or_3)</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="319">319</th><td>}</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><em>static</em> <em>long</em> <em>int</em> <b>__attribute__</b> ((noinline))</td></tr>
<tr><th id="323">323</th><td>handle_amd (<em>int</em> name)</td></tr>
<tr><th id="324">324</th><td>{</td></tr>
<tr><th id="325">325</th><td>  <em>unsigned</em> <em>int</em> eax;</td></tr>
<tr><th id="326">326</th><td>  <em>unsigned</em> <em>int</em> ebx;</td></tr>
<tr><th id="327">327</th><td>  <em>unsigned</em> <em>int</em> ecx;</td></tr>
<tr><th id="328">328</th><td>  <em>unsigned</em> <em>int</em> edx;</td></tr>
<tr><th id="329">329</th><td>  __cpuid (<var>0x80000000</var>, eax, ebx, ecx, edx);</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <i>/* No level 4 cache (yet).  */</i></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (name &gt; _SC_LEVEL3_CACHE_LINESIZE)</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <em>unsigned</em> <em>int</em> fn = <var>0x80000005</var> + (name &gt;= _SC_LEVEL2_CACHE_SIZE);</td></tr>
<tr><th id="336">336</th><td>  <b>if</b> (eax &lt; fn)</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  __cpuid (fn, eax, ebx, ecx, edx);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (name &lt; _SC_LEVEL1_DCACHE_SIZE)</td></tr>
<tr><th id="342">342</th><td>    {</td></tr>
<tr><th id="343">343</th><td>      name += _SC_LEVEL1_DCACHE_SIZE - _SC_LEVEL1_ICACHE_SIZE;</td></tr>
<tr><th id="344">344</th><td>      ecx = edx;</td></tr>
<tr><th id="345">345</th><td>    }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <b>switch</b> (name)</td></tr>
<tr><th id="348">348</th><td>    {</td></tr>
<tr><th id="349">349</th><td>    <b>case</b> _SC_LEVEL1_DCACHE_SIZE:</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> (ecx &gt;&gt; <var>14</var>) &amp; <var>0x3fc00</var>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <b>case</b> _SC_LEVEL1_DCACHE_ASSOC:</td></tr>
<tr><th id="353">353</th><td>      ecx &gt;&gt;= <var>16</var>;</td></tr>
<tr><th id="354">354</th><td>      <b>if</b> ((ecx &amp; <var>0xff</var>) == <var>0xff</var>)</td></tr>
<tr><th id="355">355</th><td>	<i>/* Fully associative.  */</i></td></tr>
<tr><th id="356">356</th><td>	<b>return</b> (ecx &lt;&lt; <var>2</var>) &amp; <var>0x3fc00</var>;</td></tr>
<tr><th id="357">357</th><td>      <b>return</b> ecx &amp; <var>0xff</var>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <b>case</b> _SC_LEVEL1_DCACHE_LINESIZE:</td></tr>
<tr><th id="360">360</th><td>      <b>return</b> ecx &amp; <var>0xff</var>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>    <b>case</b> _SC_LEVEL2_CACHE_SIZE:</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> (ecx &amp; <var>0xf000</var>) == <var>0</var> ? <var>0</var> : (ecx &gt;&gt; <var>6</var>) &amp; <var>0x3fffc00</var>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <b>case</b> _SC_LEVEL2_CACHE_ASSOC:</td></tr>
<tr><th id="366">366</th><td>      <b>switch</b> ((ecx &gt;&gt; <var>12</var>) &amp; <var>0xf</var>)</td></tr>
<tr><th id="367">367</th><td>	{</td></tr>
<tr><th id="368">368</th><td>	<b>case</b> <var>0</var>:</td></tr>
<tr><th id="369">369</th><td>	<b>case</b> <var>1</var>:</td></tr>
<tr><th id="370">370</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="371">371</th><td>	<b>case</b> <var>4</var>:</td></tr>
<tr><th id="372">372</th><td>	  <b>return</b> (ecx &gt;&gt; <var>12</var>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="373">373</th><td>	<b>case</b> <var>6</var>:</td></tr>
<tr><th id="374">374</th><td>	  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="375">375</th><td>	<b>case</b> <var>8</var>:</td></tr>
<tr><th id="376">376</th><td>	  <b>return</b> <var>16</var>;</td></tr>
<tr><th id="377">377</th><td>	<b>case</b> <var>10</var>:</td></tr>
<tr><th id="378">378</th><td>	  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="379">379</th><td>	<b>case</b> <var>11</var>:</td></tr>
<tr><th id="380">380</th><td>	  <b>return</b> <var>48</var>;</td></tr>
<tr><th id="381">381</th><td>	<b>case</b> <var>12</var>:</td></tr>
<tr><th id="382">382</th><td>	  <b>return</b> <var>64</var>;</td></tr>
<tr><th id="383">383</th><td>	<b>case</b> <var>13</var>:</td></tr>
<tr><th id="384">384</th><td>	  <b>return</b> <var>96</var>;</td></tr>
<tr><th id="385">385</th><td>	<b>case</b> <var>14</var>:</td></tr>
<tr><th id="386">386</th><td>	  <b>return</b> <var>128</var>;</td></tr>
<tr><th id="387">387</th><td>	<b>case</b> <var>15</var>:</td></tr>
<tr><th id="388">388</th><td>	  <b>return</b> ((ecx &gt;&gt; <var>6</var>) &amp; <var>0x3fffc00</var>) / (ecx &amp; <var>0xff</var>);</td></tr>
<tr><th id="389">389</th><td>	<b>default</b>:</td></tr>
<tr><th id="390">390</th><td>	  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="391">391</th><td>	}</td></tr>
<tr><th id="392">392</th><td>      <i>/* NOTREACHED */</i></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <b>case</b> _SC_LEVEL2_CACHE_LINESIZE:</td></tr>
<tr><th id="395">395</th><td>      <b>return</b> (ecx &amp; <var>0xf000</var>) == <var>0</var> ? <var>0</var> : ecx &amp; <var>0xff</var>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <b>case</b> _SC_LEVEL3_CACHE_SIZE:</td></tr>
<tr><th id="398">398</th><td>      <b>return</b> (edx &amp; <var>0xf000</var>) == <var>0</var> ? <var>0</var> : (edx &amp; <var>0x3ffc0000</var>) &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>    <b>case</b> _SC_LEVEL3_CACHE_ASSOC:</td></tr>
<tr><th id="401">401</th><td>      <b>switch</b> ((edx &gt;&gt; <var>12</var>) &amp; <var>0xf</var>)</td></tr>
<tr><th id="402">402</th><td>	{</td></tr>
<tr><th id="403">403</th><td>	<b>case</b> <var>0</var>:</td></tr>
<tr><th id="404">404</th><td>	<b>case</b> <var>1</var>:</td></tr>
<tr><th id="405">405</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="406">406</th><td>	<b>case</b> <var>4</var>:</td></tr>
<tr><th id="407">407</th><td>	  <b>return</b> (edx &gt;&gt; <var>12</var>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="408">408</th><td>	<b>case</b> <var>6</var>:</td></tr>
<tr><th id="409">409</th><td>	  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="410">410</th><td>	<b>case</b> <var>8</var>:</td></tr>
<tr><th id="411">411</th><td>	  <b>return</b> <var>16</var>;</td></tr>
<tr><th id="412">412</th><td>	<b>case</b> <var>10</var>:</td></tr>
<tr><th id="413">413</th><td>	  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="414">414</th><td>	<b>case</b> <var>11</var>:</td></tr>
<tr><th id="415">415</th><td>	  <b>return</b> <var>48</var>;</td></tr>
<tr><th id="416">416</th><td>	<b>case</b> <var>12</var>:</td></tr>
<tr><th id="417">417</th><td>	  <b>return</b> <var>64</var>;</td></tr>
<tr><th id="418">418</th><td>	<b>case</b> <var>13</var>:</td></tr>
<tr><th id="419">419</th><td>	  <b>return</b> <var>96</var>;</td></tr>
<tr><th id="420">420</th><td>	<b>case</b> <var>14</var>:</td></tr>
<tr><th id="421">421</th><td>	  <b>return</b> <var>128</var>;</td></tr>
<tr><th id="422">422</th><td>	<b>case</b> <var>15</var>:</td></tr>
<tr><th id="423">423</th><td>	  <b>return</b> ((edx &amp; <var>0x3ffc0000</var>) &lt;&lt; <var>1</var>) / (edx &amp; <var>0xff</var>);</td></tr>
<tr><th id="424">424</th><td>	<b>default</b>:</td></tr>
<tr><th id="425">425</th><td>	  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="426">426</th><td>	}</td></tr>
<tr><th id="427">427</th><td>      <i>/* NOTREACHED */</i></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>    <b>case</b> _SC_LEVEL3_CACHE_LINESIZE:</td></tr>
<tr><th id="430">430</th><td>      <b>return</b> (edx &amp; <var>0xf000</var>) == <var>0</var> ? <var>0</var> : edx &amp; <var>0xff</var>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>    <b>default</b>:</td></tr>
<tr><th id="433">433</th><td>      assert (! <q>"cannot happen"</q>);</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i>/* Get the value of the system variable NAME.  */</i></td></tr>
<tr><th id="440">440</th><td><em>long</em> <em>int</em></td></tr>
<tr><th id="441">441</th><td>attribute_hidden</td></tr>
<tr><th id="442">442</th><td>__cache_sysconf (<em>int</em> name)</td></tr>
<tr><th id="443">443</th><td>{</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <b>struct</b> cpu_features *cpu_features = __get_cpu_features ();</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <b>if</b> (cpu_features-&gt;kind == arch_kind_intel)</td></tr>
<tr><th id="447">447</th><td>    <b>return</b> handle_intel (name, cpu_features);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (cpu_features-&gt;kind == arch_kind_amd)</td></tr>
<tr><th id="450">450</th><td>    <b>return</b> handle_amd (name);</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// XXX Fill in more vendors.</i></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i>/* CPU not known, we have no information.  */</i></td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/* Data cache size for use in memory and string routines, typically</i></td></tr>
<tr><th id="460">460</th><td><i>   L1 size, rounded to multiple of 256 bytes.  */</i></td></tr>
<tr><th id="461">461</th><td><em>long</em> <em>int</em> __x86_data_cache_size_half attribute_hidden = <var>32</var> * <var>1024</var> / <var>2</var>;</td></tr>
<tr><th id="462">462</th><td><em>long</em> <em>int</em> __x86_data_cache_size attribute_hidden = <var>32</var> * <var>1024</var>;</td></tr>
<tr><th id="463">463</th><td><i>/* Similar to __x86_data_cache_size_half, but not rounded.  */</i></td></tr>
<tr><th id="464">464</th><td><em>long</em> <em>int</em> __x86_raw_data_cache_size_half attribute_hidden = <var>32</var> * <var>1024</var> / <var>2</var>;</td></tr>
<tr><th id="465">465</th><td><i>/* Similar to __x86_data_cache_size, but not rounded.  */</i></td></tr>
<tr><th id="466">466</th><td><em>long</em> <em>int</em> __x86_raw_data_cache_size attribute_hidden = <var>32</var> * <var>1024</var>;</td></tr>
<tr><th id="467">467</th><td><i>/* Shared cache size for use in memory and string routines, typically</i></td></tr>
<tr><th id="468">468</th><td><i>   L2 or L3 size, rounded to multiple of 256 bytes.  */</i></td></tr>
<tr><th id="469">469</th><td><em>long</em> <em>int</em> __x86_shared_cache_size_half attribute_hidden = <var>1024</var> * <var>1024</var> / <var>2</var>;</td></tr>
<tr><th id="470">470</th><td><em>long</em> <em>int</em> __x86_shared_cache_size attribute_hidden = <var>1024</var> * <var>1024</var>;</td></tr>
<tr><th id="471">471</th><td><i>/* Similar to __x86_shared_cache_size_half, but not rounded.  */</i></td></tr>
<tr><th id="472">472</th><td><em>long</em> <em>int</em> __x86_raw_shared_cache_size_half attribute_hidden = <var>1024</var> * <var>1024</var> / <var>2</var>;</td></tr>
<tr><th id="473">473</th><td><i>/* Similar to __x86_shared_cache_size, but not rounded.  */</i></td></tr>
<tr><th id="474">474</th><td><em>long</em> <em>int</em> __x86_raw_shared_cache_size attribute_hidden = <var>1024</var> * <var>1024</var>;</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i>/* Threshold to use non temporal store.  */</i></td></tr>
<tr><th id="477">477</th><td><em>long</em> <em>int</em> __x86_shared_non_temporal_threshold attribute_hidden;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><u>#ifndef DISABLE_PREFETCHW</u></td></tr>
<tr><th id="480">480</th><td><i>/* PREFETCHW support flag for use in memory and string routines.  */</i></td></tr>
<tr><th id="481">481</th><td><em>int</em> __x86_prefetchw attribute_hidden;</td></tr>
<tr><th id="482">482</th><td><u>#endif</u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="486">486</th><td><b>__attribute__</b>((constructor))</td></tr>
<tr><th id="487">487</th><td>init_cacheinfo (<em>void</em>)</td></tr>
<tr><th id="488">488</th><td>{</td></tr>
<tr><th id="489">489</th><td>  <i>/* Find out what brand of processor.  */</i></td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <em>int</em> eax;</td></tr>
<tr><th id="491">491</th><td>  <em>unsigned</em> <em>int</em> ebx;</td></tr>
<tr><th id="492">492</th><td>  <em>unsigned</em> <em>int</em> ecx;</td></tr>
<tr><th id="493">493</th><td>  <em>unsigned</em> <em>int</em> edx;</td></tr>
<tr><th id="494">494</th><td>  <em>int</em> max_cpuid_ex;</td></tr>
<tr><th id="495">495</th><td>  <em>long</em> <em>int</em> data = -<var>1</var>;</td></tr>
<tr><th id="496">496</th><td>  <em>long</em> <em>int</em> shared = -<var>1</var>;</td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> <em>int</em> level;</td></tr>
<tr><th id="498">498</th><td>  <em>unsigned</em> <em>int</em> threads = <var>0</var>;</td></tr>
<tr><th id="499">499</th><td>  <em>const</em> <b>struct</b> cpu_features *cpu_features = __get_cpu_features ();</td></tr>
<tr><th id="500">500</th><td>  <em>int</em> max_cpuid = cpu_features-&gt;max_cpuid;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (cpu_features-&gt;kind == arch_kind_intel)</td></tr>
<tr><th id="503">503</th><td>    {</td></tr>
<tr><th id="504">504</th><td>      data = handle_intel (_SC_LEVEL1_DCACHE_SIZE, cpu_features);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>      <em>long</em> <em>int</em> core = handle_intel (_SC_LEVEL2_CACHE_SIZE, cpu_features);</td></tr>
<tr><th id="507">507</th><td>      bool inclusive_cache = true;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>      <i>/* Try L3 first.  */</i></td></tr>
<tr><th id="510">510</th><td>      level  = <var>3</var>;</td></tr>
<tr><th id="511">511</th><td>      shared = handle_intel (_SC_LEVEL3_CACHE_SIZE, cpu_features);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>      <i>/* Number of logical processors sharing L2 cache.  */</i></td></tr>
<tr><th id="514">514</th><td>      <em>int</em> threads_l2;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>      <i>/* Number of logical processors sharing L3 cache.  */</i></td></tr>
<tr><th id="517">517</th><td>      <em>int</em> threads_l3;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>      <b>if</b> (shared &lt;= <var>0</var>)</td></tr>
<tr><th id="520">520</th><td>	{</td></tr>
<tr><th id="521">521</th><td>	  <i>/* Try L2 otherwise.  */</i></td></tr>
<tr><th id="522">522</th><td>	  level  = <var>2</var>;</td></tr>
<tr><th id="523">523</th><td>	  shared = core;</td></tr>
<tr><th id="524">524</th><td>	  threads_l2 = <var>0</var>;</td></tr>
<tr><th id="525">525</th><td>	  threads_l3 = -<var>1</var>;</td></tr>
<tr><th id="526">526</th><td>	}</td></tr>
<tr><th id="527">527</th><td>      <b>else</b></td></tr>
<tr><th id="528">528</th><td>	{</td></tr>
<tr><th id="529">529</th><td>	  threads_l2 = <var>0</var>;</td></tr>
<tr><th id="530">530</th><td>	  threads_l3 = <var>0</var>;</td></tr>
<tr><th id="531">531</th><td>	}</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>      <i>/* A value of 0 for the HTT bit indicates there is only a single</i></td></tr>
<tr><th id="534">534</th><td><i>	 logical processor.  */</i></td></tr>
<tr><th id="535">535</th><td>      <b>if</b> (HAS_CPU_FEATURE (HTT))</td></tr>
<tr><th id="536">536</th><td>	{</td></tr>
<tr><th id="537">537</th><td>	  <i>/* Figure out the number of logical threads that share the</i></td></tr>
<tr><th id="538">538</th><td><i>	     highest cache level.  */</i></td></tr>
<tr><th id="539">539</th><td>	  <b>if</b> (max_cpuid &gt;= <var>4</var>)</td></tr>
<tr><th id="540">540</th><td>	    {</td></tr>
<tr><th id="541">541</th><td>	      <em>unsigned</em> <em>int</em> family = cpu_features-&gt;family;</td></tr>
<tr><th id="542">542</th><td>	      <em>unsigned</em> <em>int</em> model = cpu_features-&gt;model;</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>	      <em>int</em> i = <var>0</var>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>	      <i>/* Query until cache level 2 and 3 are enumerated.  */</i></td></tr>
<tr><th id="547">547</th><td>	      <em>int</em> check = <var>0x1</var> | (threads_l3 == <var>0</var>) &lt;&lt; <var>1</var>;</td></tr>
<tr><th id="548">548</th><td>	      <b>do</b></td></tr>
<tr><th id="549">549</th><td>		{</td></tr>
<tr><th id="550">550</th><td>		  __cpuid_count (<var>4</var>, i++, eax, ebx, ecx, edx);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>		  <i>/* There seems to be a bug in at least some Pentium Ds</i></td></tr>
<tr><th id="553">553</th><td><i>		     which sometimes fail to iterate all cache parameters.</i></td></tr>
<tr><th id="554">554</th><td><i>		     Do not loop indefinitely here, stop in this case and</i></td></tr>
<tr><th id="555">555</th><td><i>		     assume there is no such information.  */</i></td></tr>
<tr><th id="556">556</th><td>		  <b>if</b> ((eax &amp; <var>0x1f</var>) == <var>0</var>)</td></tr>
<tr><th id="557">557</th><td>		    <b>goto</b> intel_bug_no_cache_info;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>		  <b>switch</b> ((eax &gt;&gt; <var>5</var>) &amp; <var>0x7</var>)</td></tr>
<tr><th id="560">560</th><td>		    {</td></tr>
<tr><th id="561">561</th><td>		    <b>default</b>:</td></tr>
<tr><th id="562">562</th><td>		      <b>break</b>;</td></tr>
<tr><th id="563">563</th><td>		    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="564">564</th><td>		      <b>if</b> ((check &amp; <var>0x1</var>))</td></tr>
<tr><th id="565">565</th><td>			{</td></tr>
<tr><th id="566">566</th><td>			  <i>/* Get maximum number of logical processors</i></td></tr>
<tr><th id="567">567</th><td><i>			     sharing L2 cache.  */</i></td></tr>
<tr><th id="568">568</th><td>			  threads_l2 = (eax &gt;&gt; <var>14</var>) &amp; <var>0x3ff</var>;</td></tr>
<tr><th id="569">569</th><td>			  check &amp;= ~<var>0x1</var>;</td></tr>
<tr><th id="570">570</th><td>			}</td></tr>
<tr><th id="571">571</th><td>		      <b>break</b>;</td></tr>
<tr><th id="572">572</th><td>		    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="573">573</th><td>		      <b>if</b> ((check &amp; (<var>0x1</var> &lt;&lt; <var>1</var>)))</td></tr>
<tr><th id="574">574</th><td>			{</td></tr>
<tr><th id="575">575</th><td>			  <i>/* Get maximum number of logical processors</i></td></tr>
<tr><th id="576">576</th><td><i>			     sharing L3 cache.  */</i></td></tr>
<tr><th id="577">577</th><td>			  threads_l3 = (eax &gt;&gt; <var>14</var>) &amp; <var>0x3ff</var>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>			  <i>/* Check if L2 and L3 caches are inclusive.  */</i></td></tr>
<tr><th id="580">580</th><td>			  inclusive_cache = (edx &amp; <var>0x2</var>) != <var>0</var>;</td></tr>
<tr><th id="581">581</th><td>			  check &amp;= ~(<var>0x1</var> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="582">582</th><td>			}</td></tr>
<tr><th id="583">583</th><td>		      <b>break</b>;</td></tr>
<tr><th id="584">584</th><td>		    }</td></tr>
<tr><th id="585">585</th><td>		}</td></tr>
<tr><th id="586">586</th><td>	      <b>while</b> (check);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>	      <i>/* If max_cpuid &gt;= 11, THREADS_L2/THREADS_L3 are the maximum</i></td></tr>
<tr><th id="589">589</th><td><i>		 numbers of addressable IDs for logical processors sharing</i></td></tr>
<tr><th id="590">590</th><td><i>		 the cache, instead of the maximum number of threads</i></td></tr>
<tr><th id="591">591</th><td><i>		 sharing the cache.  */</i></td></tr>
<tr><th id="592">592</th><td>	      <b>if</b> (max_cpuid &gt;= <var>11</var>)</td></tr>
<tr><th id="593">593</th><td>		{</td></tr>
<tr><th id="594">594</th><td>		  <i>/* Find the number of logical processors shipped in</i></td></tr>
<tr><th id="595">595</th><td><i>		     one core and apply count mask.  */</i></td></tr>
<tr><th id="596">596</th><td>		  i = <var>0</var>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>		  <i>/* Count SMT only if there is L3 cache.  Always count</i></td></tr>
<tr><th id="599">599</th><td><i>		     core if there is no L3 cache.  */</i></td></tr>
<tr><th id="600">600</th><td>		  <em>int</em> count = ((threads_l2 &gt; <var>0</var> &amp;&amp; level == <var>3</var>)</td></tr>
<tr><th id="601">601</th><td>			       | ((threads_l3 &gt; <var>0</var></td></tr>
<tr><th id="602">602</th><td>				   || (threads_l2 &gt; <var>0</var> &amp;&amp; level == <var>2</var>)) &lt;&lt; <var>1</var>));</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>		  <b>while</b> (count)</td></tr>
<tr><th id="605">605</th><td>		    {</td></tr>
<tr><th id="606">606</th><td>		      __cpuid_count (<var>11</var>, i++, eax, ebx, ecx, edx);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>		      <em>int</em> shipped = ebx &amp; <var>0xff</var>;</td></tr>
<tr><th id="609">609</th><td>		      <em>int</em> type = ecx &amp; <var>0xff00</var>;</td></tr>
<tr><th id="610">610</th><td>		      <b>if</b> (shipped == <var>0</var> || type == <var>0</var>)</td></tr>
<tr><th id="611">611</th><td>			<b>break</b>;</td></tr>
<tr><th id="612">612</th><td>		      <b>else</b> <b>if</b> (type == <var>0x100</var>)</td></tr>
<tr><th id="613">613</th><td>			{</td></tr>
<tr><th id="614">614</th><td>			  <i>/* Count SMT.  */</i></td></tr>
<tr><th id="615">615</th><td>			  <b>if</b> ((count &amp; <var>0x1</var>))</td></tr>
<tr><th id="616">616</th><td>			    {</td></tr>
<tr><th id="617">617</th><td>			      <em>int</em> count_mask;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>			      <i>/* Compute count mask.  */</i></td></tr>
<tr><th id="620">620</th><td>			      <b>asm</b> (<q>"bsr %1, %0"</q></td></tr>
<tr><th id="621">621</th><td>				   : <q>"=r"</q> (count_mask) : <q>"g"</q> (threads_l2));</td></tr>
<tr><th id="622">622</th><td>			      count_mask = ~(-<var>1</var> &lt;&lt; (count_mask + <var>1</var>));</td></tr>
<tr><th id="623">623</th><td>			      threads_l2 = (shipped - <var>1</var>) &amp; count_mask;</td></tr>
<tr><th id="624">624</th><td>			      count &amp;= ~<var>0x1</var>;</td></tr>
<tr><th id="625">625</th><td>			    }</td></tr>
<tr><th id="626">626</th><td>			}</td></tr>
<tr><th id="627">627</th><td>		      <b>else</b> <b>if</b> (type == <var>0x200</var>)</td></tr>
<tr><th id="628">628</th><td>			{</td></tr>
<tr><th id="629">629</th><td>			  <i>/* Count core.  */</i></td></tr>
<tr><th id="630">630</th><td>			  <b>if</b> ((count &amp; (<var>0x1</var> &lt;&lt; <var>1</var>)))</td></tr>
<tr><th id="631">631</th><td>			    {</td></tr>
<tr><th id="632">632</th><td>			      <em>int</em> count_mask;</td></tr>
<tr><th id="633">633</th><td>			      <em>int</em> threads_core</td></tr>
<tr><th id="634">634</th><td>				= (level == <var>2</var> ? threads_l2 : threads_l3);</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>			      <i>/* Compute count mask.  */</i></td></tr>
<tr><th id="637">637</th><td>			      <b>asm</b> (<q>"bsr %1, %0"</q></td></tr>
<tr><th id="638">638</th><td>				   : <q>"=r"</q> (count_mask) : <q>"g"</q> (threads_core));</td></tr>
<tr><th id="639">639</th><td>			      count_mask = ~(-<var>1</var> &lt;&lt; (count_mask + <var>1</var>));</td></tr>
<tr><th id="640">640</th><td>			      threads_core = (shipped - <var>1</var>) &amp; count_mask;</td></tr>
<tr><th id="641">641</th><td>			      <b>if</b> (level == <var>2</var>)</td></tr>
<tr><th id="642">642</th><td>				threads_l2 = threads_core;</td></tr>
<tr><th id="643">643</th><td>			      <b>else</b></td></tr>
<tr><th id="644">644</th><td>				threads_l3 = threads_core;</td></tr>
<tr><th id="645">645</th><td>			      count &amp;= ~(<var>0x1</var> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="646">646</th><td>			    }</td></tr>
<tr><th id="647">647</th><td>			}</td></tr>
<tr><th id="648">648</th><td>		    }</td></tr>
<tr><th id="649">649</th><td>		}</td></tr>
<tr><th id="650">650</th><td>	      <b>if</b> (threads_l2 &gt; <var>0</var>)</td></tr>
<tr><th id="651">651</th><td>		threads_l2 += <var>1</var>;</td></tr>
<tr><th id="652">652</th><td>	      <b>if</b> (threads_l3 &gt; <var>0</var>)</td></tr>
<tr><th id="653">653</th><td>		threads_l3 += <var>1</var>;</td></tr>
<tr><th id="654">654</th><td>	      <b>if</b> (level == <var>2</var>)</td></tr>
<tr><th id="655">655</th><td>		{</td></tr>
<tr><th id="656">656</th><td>		  <b>if</b> (threads_l2)</td></tr>
<tr><th id="657">657</th><td>		    {</td></tr>
<tr><th id="658">658</th><td>		      threads = threads_l2;</td></tr>
<tr><th id="659">659</th><td>		      <b>if</b> (threads &gt; <var>2</var> &amp;&amp; family == <var>6</var>)</td></tr>
<tr><th id="660">660</th><td>			<b>switch</b> (model)</td></tr>
<tr><th id="661">661</th><td>			  {</td></tr>
<tr><th id="662">662</th><td>			  <b>case</b> <var>0x37</var>:</td></tr>
<tr><th id="663">663</th><td>			  <b>case</b> <var>0x4a</var>:</td></tr>
<tr><th id="664">664</th><td>			  <b>case</b> <var>0x4d</var>:</td></tr>
<tr><th id="665">665</th><td>			  <b>case</b> <var>0x5a</var>:</td></tr>
<tr><th id="666">666</th><td>			  <b>case</b> <var>0x5d</var>:</td></tr>
<tr><th id="667">667</th><td>			    <i>/* Silvermont has L2 cache shared by 2 cores.  */</i></td></tr>
<tr><th id="668">668</th><td>			    threads = <var>2</var>;</td></tr>
<tr><th id="669">669</th><td>			    <b>break</b>;</td></tr>
<tr><th id="670">670</th><td>			  <b>default</b>:</td></tr>
<tr><th id="671">671</th><td>			    <b>break</b>;</td></tr>
<tr><th id="672">672</th><td>			  }</td></tr>
<tr><th id="673">673</th><td>		    }</td></tr>
<tr><th id="674">674</th><td>		}</td></tr>
<tr><th id="675">675</th><td>	      <b>else</b> <b>if</b> (threads_l3)</td></tr>
<tr><th id="676">676</th><td>		threads = threads_l3;</td></tr>
<tr><th id="677">677</th><td>	    }</td></tr>
<tr><th id="678">678</th><td>	  <b>else</b></td></tr>
<tr><th id="679">679</th><td>	    {</td></tr>
<tr><th id="680">680</th><td>intel_bug_no_cache_info:</td></tr>
<tr><th id="681">681</th><td>	      <i>/* Assume that all logical threads share the highest cache</i></td></tr>
<tr><th id="682">682</th><td><i>		 level.  */</i></td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>	      threads</td></tr>
<tr><th id="685">685</th><td>		= ((cpu_features-&gt;cpuid[COMMON_CPUID_INDEX_1].ebx</td></tr>
<tr><th id="686">686</th><td>		    &gt;&gt; <var>16</var>) &amp; <var>0xff</var>);</td></tr>
<tr><th id="687">687</th><td>	    }</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>	  <i>/* Cap usage of highest cache level to the number of supported</i></td></tr>
<tr><th id="690">690</th><td><i>	     threads.  */</i></td></tr>
<tr><th id="691">691</th><td>	  <b>if</b> (shared &gt; <var>0</var> &amp;&amp; threads &gt; <var>0</var>)</td></tr>
<tr><th id="692">692</th><td>	    shared /= threads;</td></tr>
<tr><th id="693">693</th><td>	}</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>      <i>/* Account for non-inclusive L2 and L3 caches.  */</i></td></tr>
<tr><th id="696">696</th><td>      <b>if</b> (!inclusive_cache)</td></tr>
<tr><th id="697">697</th><td>	{</td></tr>
<tr><th id="698">698</th><td>	  <b>if</b> (threads_l2 &gt; <var>0</var>)</td></tr>
<tr><th id="699">699</th><td>	    core /= threads_l2;</td></tr>
<tr><th id="700">700</th><td>	  shared += core;</td></tr>
<tr><th id="701">701</th><td>	}</td></tr>
<tr><th id="702">702</th><td>    }</td></tr>
<tr><th id="703">703</th><td>  <b>else</b> <b>if</b> (cpu_features-&gt;kind == arch_kind_amd)</td></tr>
<tr><th id="704">704</th><td>    {</td></tr>
<tr><th id="705">705</th><td>      data   = handle_amd (_SC_LEVEL1_DCACHE_SIZE);</td></tr>
<tr><th id="706">706</th><td>      <em>long</em> <em>int</em> core = handle_amd (_SC_LEVEL2_CACHE_SIZE);</td></tr>
<tr><th id="707">707</th><td>      shared = handle_amd (_SC_LEVEL3_CACHE_SIZE);</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>      <i>/* Get maximum extended function. */</i></td></tr>
<tr><th id="710">710</th><td>      __cpuid (<var>0x80000000</var>, max_cpuid_ex, ebx, ecx, edx);</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>      <b>if</b> (shared &lt;= <var>0</var>)</td></tr>
<tr><th id="713">713</th><td>	<i>/* No shared L3 cache.  All we have is the L2 cache.  */</i></td></tr>
<tr><th id="714">714</th><td>	shared = core;</td></tr>
<tr><th id="715">715</th><td>      <b>else</b></td></tr>
<tr><th id="716">716</th><td>	{</td></tr>
<tr><th id="717">717</th><td>	  <i>/* Figure out the number of logical threads that share L3.  */</i></td></tr>
<tr><th id="718">718</th><td>	  <b>if</b> (max_cpuid_ex &gt;= <var>0x80000008</var>)</td></tr>
<tr><th id="719">719</th><td>	    {</td></tr>
<tr><th id="720">720</th><td>	      <i>/* Get width of APIC ID.  */</i></td></tr>
<tr><th id="721">721</th><td>	      __cpuid (<var>0x80000008</var>, max_cpuid_ex, ebx, ecx, edx);</td></tr>
<tr><th id="722">722</th><td>	      threads = <var>1</var> &lt;&lt; ((ecx &gt;&gt; <var>12</var>) &amp; <var>0x0f</var>);</td></tr>
<tr><th id="723">723</th><td>	    }</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>	  <b>if</b> (threads == <var>0</var>)</td></tr>
<tr><th id="726">726</th><td>	    {</td></tr>
<tr><th id="727">727</th><td>	      <i>/* If APIC ID width is not available, use logical</i></td></tr>
<tr><th id="728">728</th><td><i>		 processor count.  */</i></td></tr>
<tr><th id="729">729</th><td>	      __cpuid (<var>0x00000001</var>, max_cpuid_ex, ebx, ecx, edx);</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td>	      <b>if</b> ((edx &amp; (<var>1</var> &lt;&lt; <var>28</var>)) != <var>0</var>)</td></tr>
<tr><th id="732">732</th><td>		threads = (ebx &gt;&gt; <var>16</var>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="733">733</th><td>	    }</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>	  <i>/* Cap usage of highest cache level to the number of</i></td></tr>
<tr><th id="736">736</th><td><i>	     supported threads.  */</i></td></tr>
<tr><th id="737">737</th><td>	  <b>if</b> (threads &gt; <var>0</var>)</td></tr>
<tr><th id="738">738</th><td>	    shared /= threads;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>	  <i>/* Account for exclusive L2 and L3 caches.  */</i></td></tr>
<tr><th id="741">741</th><td>	  shared += core;</td></tr>
<tr><th id="742">742</th><td>	}</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><u>#ifndef DISABLE_PREFETCHW</u></td></tr>
<tr><th id="745">745</th><td>      <b>if</b> (max_cpuid_ex &gt;= <var>0x80000001</var>)</td></tr>
<tr><th id="746">746</th><td>	{</td></tr>
<tr><th id="747">747</th><td>	  __cpuid (<var>0x80000001</var>, eax, ebx, ecx, edx);</td></tr>
<tr><th id="748">748</th><td>	  <i>/*  PREFETCHW     || 3DNow!  */</i></td></tr>
<tr><th id="749">749</th><td>	  <b>if</b> ((ecx &amp; <var>0x100</var>) || (edx &amp; <var>0x80000000</var>))</td></tr>
<tr><th id="750">750</th><td>	    __x86_prefetchw = -<var>1</var>;</td></tr>
<tr><th id="751">751</th><td>	}</td></tr>
<tr><th id="752">752</th><td><u>#endif</u></td></tr>
<tr><th id="753">753</th><td>    }</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <b>if</b> (cpu_features-&gt;data_cache_size != <var>0</var>)</td></tr>
<tr><th id="756">756</th><td>    data = cpu_features-&gt;data_cache_size;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>  <b>if</b> (data &gt; <var>0</var>)</td></tr>
<tr><th id="759">759</th><td>    {</td></tr>
<tr><th id="760">760</th><td>      __x86_raw_data_cache_size_half = data / <var>2</var>;</td></tr>
<tr><th id="761">761</th><td>      __x86_raw_data_cache_size = data;</td></tr>
<tr><th id="762">762</th><td>      <i>/* Round data cache size to multiple of 256 bytes.  */</i></td></tr>
<tr><th id="763">763</th><td>      data = data &amp; ~<var>255L</var>;</td></tr>
<tr><th id="764">764</th><td>      __x86_data_cache_size_half = data / <var>2</var>;</td></tr>
<tr><th id="765">765</th><td>      __x86_data_cache_size = data;</td></tr>
<tr><th id="766">766</th><td>    }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <b>if</b> (cpu_features-&gt;shared_cache_size != <var>0</var>)</td></tr>
<tr><th id="769">769</th><td>    shared = cpu_features-&gt;shared_cache_size;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (shared &gt; <var>0</var>)</td></tr>
<tr><th id="772">772</th><td>    {</td></tr>
<tr><th id="773">773</th><td>      __x86_raw_shared_cache_size_half = shared / <var>2</var>;</td></tr>
<tr><th id="774">774</th><td>      __x86_raw_shared_cache_size = shared;</td></tr>
<tr><th id="775">775</th><td>      <i>/* Round shared cache size to multiple of 256 bytes.  */</i></td></tr>
<tr><th id="776">776</th><td>      shared = shared &amp; ~<var>255L</var>;</td></tr>
<tr><th id="777">777</th><td>      __x86_shared_cache_size_half = shared / <var>2</var>;</td></tr>
<tr><th id="778">778</th><td>      __x86_shared_cache_size = shared;</td></tr>
<tr><th id="779">779</th><td>    }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <i>/* The large memcpy micro benchmark in glibc shows that 6 times of</i></td></tr>
<tr><th id="782">782</th><td><i>     shared cache size is the approximate value above which non-temporal</i></td></tr>
<tr><th id="783">783</th><td><i>     store becomes faster on a 8-core processor.  This is the 3/4 of the</i></td></tr>
<tr><th id="784">784</th><td><i>     total shared cache size.  */</i></td></tr>
<tr><th id="785">785</th><td>  __x86_shared_non_temporal_threshold</td></tr>
<tr><th id="786">786</th><td>    = (cpu_features-&gt;non_temporal_threshold != <var>0</var></td></tr>
<tr><th id="787">787</th><td>       ? cpu_features-&gt;non_temporal_threshold</td></tr>
<tr><th id="788">788</th><td>       : __x86_shared_cache_size * threads * <var>3</var> / <var>4</var>);</td></tr>
<tr><th id="789">789</th><td>}</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><u>#<span data-ppcond="19">endif</span></u></td></tr>
<tr><th id="792">792</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2020-Feb-25</em> from project glibc_src_2.27 revision <em>2.27</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
