INFO-FLOW: Workspace /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1 opened at Thu Jul 06 01:38:06 CEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/orenaud/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/orenaud/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.72 sec.
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.86 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.88 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute   source ./top_graph_top_rfi_C/solution1/directives.tcl 
Execute     set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_graph_top_rfi_C.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang top_graph_top_rfi_C.cpp -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.cpp.clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top top_graph_top_rfi_C -name=top_graph_top_rfi_C 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.39 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/.systemc_flag -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/all.directive.json -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.75 sec.
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.81 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.38 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.bc -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.31 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.59 seconds; current allocated memory: 117.051 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.g.bc"  
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.g.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.76 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.76 sec.
Execute       run_link_or_opt -opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C -reflow-float-conversion -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.12 sec.
Execute       run_link_or_opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.38 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.38 sec.
Execute       run_link_or_opt -opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.37 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.37 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_graph_top_rfi_C -mllvm -hls-db-dir -mllvm /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.92 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'MIN(double*, int)' into 'sortList(double*, int, double*)' (../include/madCpt.hpp:32:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'sortList(double*, int, double*)' (../include/madCpt.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.113.123.132.143.152.163.172.183.192.203)' into 'fp_struct<double>::to_double() const (.110.120.129.140.149.160.169.180.189.200)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.110.120.129.140.149.160.169.180.189.200)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:86:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'deviationList(double*, double, int, double*)' (../include/madCpt.hpp:68:0)
INFO: [HLS 214-178] Inlining function 'computeMedian(double*, int)' into 'void MADCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/madCpt.hpp:77:0)
INFO: [HLS 214-178] Inlining function 'deviationList(double*, double, int, double*)' into 'void MADCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/madCpt.hpp:77:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<double, int, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<double, int>(double, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<double, int, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<double, int>(double, int)' into 'stdDeviationList(double*, double, int, double*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(double*, int)' into 'void STDCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'stdDeviationList(double*, double, int, double*)' into 'void STDCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(double*, int)' into 'void STDCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'madFilter(double*, int, double, double*)' into 'void RFIFilter<0, 2048, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/rfiFilter.hpp:44:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.49 seconds. CPU system time: 0.49 seconds. Elapsed time: 9.18 seconds; current allocated memory: 119.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 119.535 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_graph_top_rfi_C -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.0.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.82 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.96 seconds; current allocated memory: 472.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.1.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command         transform done; 5.75 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.91 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.72 seconds; current allocated memory: 596.164 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.1.bc to /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../include/madCpt.hpp:22) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (../include/madCpt.hpp:43) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:17) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:17) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:29) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:29) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:19) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:19) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:67) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (../include/madCpt.hpp:114) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_3' (../include/madCpt.hpp:119) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'MADCpt<2048, 3, double>'
	 'STDCpt<2048, 3, double>'
	 'Brd_MAD_R'
	 'Brd_STD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, double>'
	 'Brd_Res_Real'
	 'Brd_Res_Im'.
Command         transform done; 5.72 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:19:20) in function 'RFIFilter<0, 2048, double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:19:20) in function 'RFIFilter<0, 2048, double>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command         transform done; 1.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.63 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.86 seconds; current allocated memory: 847.129 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.2.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_2' (../include/madCpt.hpp:43:9) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'count' 
INFO: [HLS 200-472] Inferring partial write operation for 'count' (../include/madCpt.hpp:40:31)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_R' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi' (../include/rfiFilter.hpp:61:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi' (../include/rfiFilter.hpp:62:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi' (../include/madCpt.hpp:85:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi' (../include/madCpt.hpp:86:17)
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_R' (../include/madCpt.hpp:70:27)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo' (../include/madCpt.hpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo' (../include/madCpt.hpp:116:12)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:46:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo' (../include/rfiFilter.hpp:21:30)
Command         transform done; 2.53 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.44 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.53 seconds; current allocated memory: 1.224 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 21.08 sec.
Command     elaborate done; 33.85 sec.
Execute     ap_eval exec zip -j /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.3 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
Execute       ap_set_top_model top_graph_top_rfi_C 
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>' to 'MADCpt_2048_3_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_loop_2' to 'STDCpt_2048_3_double_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_loop_3' to 'STDCpt_2048_3_double_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>' to 'STDCpt_2048_3_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_2' to 'RFIFilter_0_2048_double_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_1' to 'RFIFilter_0_2048_double_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_114' to 'RFIFilter_0_2048_double_Pipeline_loop_114'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_3' to 'RFIFilter_0_2048_double_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>' to 'RFIFilter_0_2048_double_s'.
Execute       get_model_list top_graph_top_rfi_C -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_graph_top_rfi_C 
Execute       preproc_iomode -model Brd_Res_Im 
Execute       preproc_iomode -model Brd_Res_Real 
Execute       preproc_iomode -model RFIFilter<0, 2048, double> 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       preproc_iomode -model Brd_STD_I 
Execute       preproc_iomode -model Brd_MAD_I 
Execute       preproc_iomode -model Brd_STD_R 
Execute       preproc_iomode -model Brd_MAD_R 
Execute       preproc_iomode -model STDCpt<2048, 3, double> 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       preproc_iomode -model MADCpt<2048, 3, double> 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       preproc_iomode -model sortList 
Execute       preproc_iomode -model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       preproc_iomode -model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       preproc_iomode -model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       preproc_iomode -model sortList_Pipeline_1 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model Brd_Acq_Real 
Execute       preproc_iomode -model Brd_Acq_Im 
Execute       get_model_list top_graph_top_rfi_C -filter all-wo-channel 
INFO-FLOW: Model list for configure: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Configuring Module : Brd_Acq_Im ...
Execute       set_default_model Brd_Acq_Im 
Execute       apply_spec_resource_limit Brd_Acq_Im 
INFO-FLOW: Configuring Module : Brd_Acq_Real ...
Execute       set_default_model Brd_Acq_Real 
Execute       apply_spec_resource_limit Brd_Acq_Real 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_1 ...
Execute       set_default_model sortList_Pipeline_1 
Execute       apply_spec_resource_limit sortList_Pipeline_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_VITIS_LOOP_23_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       apply_spec_resource_limit sortList_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_VITIS_LOOP_38_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       apply_spec_resource_limit sortList_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_VITIS_LOOP_45_3 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       apply_spec_resource_limit sortList_Pipeline_VITIS_LOOP_45_3 
INFO-FLOW: Configuring Module : sortList ...
Execute       set_default_model sortList 
Execute       apply_spec_resource_limit sortList 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double> ...
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double> 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_loop_2 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_loop_3 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double> ...
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double> 
INFO-FLOW: Configuring Module : Brd_MAD_R ...
Execute       set_default_model Brd_MAD_R 
Execute       apply_spec_resource_limit Brd_MAD_R 
INFO-FLOW: Configuring Module : Brd_STD_R ...
Execute       set_default_model Brd_STD_R 
Execute       apply_spec_resource_limit Brd_STD_R 
INFO-FLOW: Configuring Module : Brd_MAD_I ...
Execute       set_default_model Brd_MAD_I 
Execute       apply_spec_resource_limit Brd_MAD_I 
INFO-FLOW: Configuring Module : Brd_STD_I ...
Execute       set_default_model Brd_STD_I 
Execute       apply_spec_resource_limit Brd_STD_I 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_2 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_1 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_114 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_3 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double> ...
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double> 
INFO-FLOW: Configuring Module : Brd_Res_Real ...
Execute       set_default_model Brd_Res_Real 
Execute       apply_spec_resource_limit Brd_Res_Real 
INFO-FLOW: Configuring Module : Brd_Res_Im ...
Execute       set_default_model Brd_Res_Im 
Execute       apply_spec_resource_limit Brd_Res_Im 
INFO-FLOW: Configuring Module : top_graph_top_rfi_C ...
Execute       set_default_model top_graph_top_rfi_C 
Execute       apply_spec_resource_limit top_graph_top_rfi_C 
INFO-FLOW: Model list for preprocess: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Preprocessing Module: Brd_Acq_Im ...
Execute       set_default_model Brd_Acq_Im 
Execute       cdfg_preprocess -model Brd_Acq_Im 
Execute       rtl_gen_preprocess Brd_Acq_Im 
INFO-FLOW: Preprocessing Module: Brd_Acq_Real ...
Execute       set_default_model Brd_Acq_Real 
Execute       cdfg_preprocess -model Brd_Acq_Real 
Execute       rtl_gen_preprocess Brd_Acq_Real 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_1 ...
Execute       set_default_model sortList_Pipeline_1 
Execute       cdfg_preprocess -model sortList_Pipeline_1 
Execute       rtl_gen_preprocess sortList_Pipeline_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_VITIS_LOOP_23_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       cdfg_preprocess -model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_VITIS_LOOP_38_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       cdfg_preprocess -model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_VITIS_LOOP_45_3 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       cdfg_preprocess -model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_45_3 
INFO-FLOW: Preprocessing Module: sortList ...
Execute       set_default_model sortList 
Execute       cdfg_preprocess -model sortList 
Execute       rtl_gen_preprocess sortList 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double> ...
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double> 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double> 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_loop_2 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_loop_3 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double> ...
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double> 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double> 
INFO-FLOW: Preprocessing Module: Brd_MAD_R ...
Execute       set_default_model Brd_MAD_R 
Execute       cdfg_preprocess -model Brd_MAD_R 
Execute       rtl_gen_preprocess Brd_MAD_R 
INFO-FLOW: Preprocessing Module: Brd_STD_R ...
Execute       set_default_model Brd_STD_R 
Execute       cdfg_preprocess -model Brd_STD_R 
Execute       rtl_gen_preprocess Brd_STD_R 
INFO-FLOW: Preprocessing Module: Brd_MAD_I ...
Execute       set_default_model Brd_MAD_I 
Execute       cdfg_preprocess -model Brd_MAD_I 
Execute       rtl_gen_preprocess Brd_MAD_I 
INFO-FLOW: Preprocessing Module: Brd_STD_I ...
Execute       set_default_model Brd_STD_I 
Execute       cdfg_preprocess -model Brd_STD_I 
Execute       rtl_gen_preprocess Brd_STD_I 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_2 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_1 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_114 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_3 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double> ...
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double> 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double> 
INFO-FLOW: Preprocessing Module: Brd_Res_Real ...
Execute       set_default_model Brd_Res_Real 
Execute       cdfg_preprocess -model Brd_Res_Real 
Execute       rtl_gen_preprocess Brd_Res_Real 
INFO-FLOW: Preprocessing Module: Brd_Res_Im ...
Execute       set_default_model Brd_Res_Im 
Execute       cdfg_preprocess -model Brd_Res_Im 
Execute       rtl_gen_preprocess Brd_Res_Im 
INFO-FLOW: Preprocessing Module: top_graph_top_rfi_C ...
Execute       set_default_model top_graph_top_rfi_C 
Execute       cdfg_preprocess -model top_graph_top_rfi_C 
Execute       rtl_gen_preprocess top_graph_top_rfi_C 
INFO-FLOW: Model list for synthesis: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Acq_Im 
Execute       schedule -model Brd_Acq_Im 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.225 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Acq_Im.
Execute       set_default_model Brd_Acq_Im 
Execute       bind -model Brd_Acq_Im 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.225 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.bind.adb -f 
INFO-FLOW: Finish binding Brd_Acq_Im.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Acq_Real 
Execute       schedule -model Brd_Acq_Real 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Acq_Real.
Execute       set_default_model Brd_Acq_Real 
Execute       bind -model Brd_Acq_Real 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.bind.adb -f 
INFO-FLOW: Finish binding Brd_Acq_Real.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_1 
Execute       schedule -model sortList_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_1.
Execute       set_default_model sortList_Pipeline_1 
Execute       bind -model sortList_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       schedule -model sortList_Pipeline_VITIS_LOOP_23_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_1_write_ln24', ../include/madCpt.hpp:24) of variable 'num', ../include/madCpt.hpp:24 on local variable 'num' and 'load' operation ('num_1_load_1', ../include/madCpt.hpp:24) on local variable 'num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_VITIS_LOOP_23_1.
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       bind -model sortList_Pipeline_VITIS_LOOP_23_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_VITIS_LOOP_23_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       schedule -model sortList_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_addr_write_ln40', ../include/madCpt.hpp:40) of variable 'add_ln40', ../include/madCpt.hpp:40 on array 'count' and 'load' operation ('count_load', ../include/madCpt.hpp:40) on array 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_VITIS_LOOP_38_1.
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       bind -model sortList_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       schedule -model sortList_Pipeline_VITIS_LOOP_45_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_VITIS_LOOP_45_3.
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       bind -model sortList_Pipeline_VITIS_LOOP_45_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_VITIS_LOOP_45_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList 
Execute       schedule -model sortList 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.sched.adb -f 
INFO-FLOW: Finish scheduling sortList.
Execute       set_default_model sortList 
Execute       bind -model sortList 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.bind.adb -f 
INFO-FLOW: Finish binding sortList.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       schedule -model MADCpt<2048, 3, double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>.
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       bind -model MADCpt<2048, 3, double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_loop_2.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.231 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.231 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 81, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [172]  (0 ns)
	'sub' operation ('ret.V') [179]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.233 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.233 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 148, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.234 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.234 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 148, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.235 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.235 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_loop_3.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_loop_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       schedule -model STDCpt<2048, 3, double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>.
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       bind -model STDCpt<2048, 3, double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.7 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_MAD_R 
Execute       schedule -model Brd_MAD_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_MAD_R.
Execute       set_default_model Brd_MAD_R 
Execute       bind -model Brd_MAD_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.bind.adb -f 
INFO-FLOW: Finish binding Brd_MAD_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_STD_R 
Execute       schedule -model Brd_STD_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_STD_R.
Execute       set_default_model Brd_STD_R 
Execute       bind -model Brd_STD_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.bind.adb -f 
INFO-FLOW: Finish binding Brd_STD_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_MAD_I 
Execute       schedule -model Brd_MAD_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_MAD_I.
Execute       set_default_model Brd_MAD_I 
Execute       bind -model Brd_MAD_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.bind.adb -f 
INFO-FLOW: Finish binding Brd_MAD_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_STD_I 
Execute       schedule -model Brd_STD_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_STD_I.
Execute       set_default_model Brd_STD_I 
Execute       bind -model Brd_STD_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.bind.adb -f 
INFO-FLOW: Finish binding Brd_STD_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_2.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_1.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_114.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_3.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       schedule -model RFIFilter<0, 2048, double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>.
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       bind -model RFIFilter<0, 2048, double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Res_Real 
Execute       schedule -model Brd_Res_Real 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Res_Real.
Execute       set_default_model Brd_Res_Real 
Execute       bind -model Brd_Res_Real 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.bind.adb -f 
INFO-FLOW: Finish binding Brd_Res_Real.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Res_Im 
Execute       schedule -model Brd_Res_Im 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Res_Im.
Execute       set_default_model Brd_Res_Im 
Execute       bind -model Brd_Res_Im 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.bind.adb -f 
INFO-FLOW: Finish binding Brd_Res_Im.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_graph_top_rfi_C 
Execute       schedule -model top_graph_top_rfi_C 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.sched.adb -f 
INFO-FLOW: Finish scheduling top_graph_top_rfi_C.
Execute       set_default_model top_graph_top_rfi_C 
Execute       bind -model top_graph_top_rfi_C 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.9 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.bind.adb -f 
INFO-FLOW: Finish binding top_graph_top_rfi_C.
Execute       get_model_list top_graph_top_rfi_C -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Brd_Acq_Im 
Execute       rtl_gen_preprocess Brd_Acq_Real 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess sortList_Pipeline_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_23_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_38_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_45_3 
Execute       rtl_gen_preprocess sortList 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double> 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double> 
Execute       rtl_gen_preprocess Brd_MAD_R 
Execute       rtl_gen_preprocess Brd_STD_R 
Execute       rtl_gen_preprocess Brd_MAD_I 
Execute       rtl_gen_preprocess Brd_STD_I 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double> 
Execute       rtl_gen_preprocess Brd_Res_Real 
Execute       rtl_gen_preprocess Brd_Res_Im 
Execute       rtl_gen_preprocess top_graph_top_rfi_C 
INFO-FLOW: Model list for RTL generation: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Acq_Im -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.241 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Acq_Im -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Acq_Im 
Execute       gen_rtl Brd_Acq_Im -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Acq_Im 
Execute       syn_report -csynth -model Brd_Acq_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Im_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Acq_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Im_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Acq_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Acq_Im -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.adb 
Execute       db_write -model Brd_Acq_Im -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Acq_Im -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Acq_Real -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.242 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Acq_Real -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Acq_Real 
Execute       gen_rtl Brd_Acq_Real -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Acq_Real 
Execute       syn_report -csynth -model Brd_Acq_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Real_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Acq_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Real_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Acq_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Acq_Real -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.adb 
Execute       db_write -model Brd_Acq_Real -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Acq_Real -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.242 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.243 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_1 
Execute       gen_rtl sortList_Pipeline_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_1 
Execute       syn_report -csynth -model sortList_Pipeline_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.adb 
Execute       db_write -model sortList_Pipeline_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_VITIS_LOOP_23_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.244 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1 
Execute       syn_report -csynth -model sortList_Pipeline_VITIS_LOOP_23_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_23_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_VITIS_LOOP_23_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_23_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_VITIS_LOOP_23_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_23_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.adb 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_23_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_VITIS_LOOP_23_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_VITIS_LOOP_38_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.245 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1 
Execute       syn_report -csynth -model sortList_Pipeline_VITIS_LOOP_38_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_VITIS_LOOP_38_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_VITIS_LOOP_38_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_38_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.adb 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_38_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_VITIS_LOOP_38_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_VITIS_LOOP_45_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_45_3' pipeline 'VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_45_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.246 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_45_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_45_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3 
Execute       syn_report -csynth -model sortList_Pipeline_VITIS_LOOP_45_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_45_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_VITIS_LOOP_45_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_45_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_VITIS_LOOP_45_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_45_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.adb 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_45_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_VITIS_LOOP_45_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList 
Execute       gen_rtl sortList -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList 
Execute       syn_report -csynth -model sortList -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model sortList -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.adb 
Execute       db_write -model sortList -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.249 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.250 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.251 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_119_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_s 
Execute       gen_rtl MADCpt<2048, 3, double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s 
Execute       syn_report -csynth -model MADCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -model MADCpt<2048, 3, double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.adb 
Execute       db_write -model MADCpt<2048, 3, double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_loop_2 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.255 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_2 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_2 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_2 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_2 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_loop_2 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.256 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.257 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pow_generic<double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.263 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model pow_generic<double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model pow_generic<double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.49 sec.
Execute       db_write -model pow_generic<double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model pow_generic<double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' is 9616 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.271 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.39 sec.
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' is 9616 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.276 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.278 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.279 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.280 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_loop_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.280 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_loop_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.283 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_s 
Execute       gen_rtl STDCpt<2048, 3, double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_s 
Execute       syn_report -csynth -model STDCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.96 sec.
Execute       db_write -model STDCpt<2048, 3, double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.adb 
Execute       db_write -model STDCpt<2048, 3, double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_MAD_R -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.285 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_MAD_R -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_MAD_R 
Execute       gen_rtl Brd_MAD_R -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_MAD_R 
Execute       syn_report -csynth -model Brd_MAD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_MAD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_MAD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_MAD_R -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.adb 
Execute       db_write -model Brd_MAD_R -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_MAD_R -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_STD_R -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.285 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_STD_R -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_STD_R 
Execute       gen_rtl Brd_STD_R -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_STD_R 
Execute       syn_report -csynth -model Brd_STD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_STD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_STD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_STD_R -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.adb 
Execute       db_write -model Brd_STD_R -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_STD_R -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_MAD_I -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.285 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_MAD_I -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_MAD_I 
Execute       gen_rtl Brd_MAD_I -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_MAD_I 
Execute       syn_report -csynth -model Brd_MAD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_I_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_MAD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_I_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_MAD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_MAD_I -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.adb 
Execute       db_write -model Brd_MAD_I -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_MAD_I -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_STD_I -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.286 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_STD_I -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_STD_I 
Execute       gen_rtl Brd_STD_I -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_STD_I 
Execute       syn_report -csynth -model Brd_STD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_I_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_STD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_I_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_STD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_STD_I -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.adb 
Execute       db_write -model Brd_STD_I -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_STD_I -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_2 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.286 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_2 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_2 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_2 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.287 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_114 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_114' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.289 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_114 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_114 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_114 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.290 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_s 
Execute       gen_rtl RFIFilter<0, 2048, double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_s 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model RFIFilter<0, 2048, double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.adb 
Execute       db_write -model RFIFilter<0, 2048, double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Res_Real -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.292 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Res_Real -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Res_Real 
Execute       gen_rtl Brd_Res_Real -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Res_Real 
Execute       syn_report -csynth -model Brd_Res_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Real_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Res_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Real_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Res_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Res_Real -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.adb 
Execute       db_write -model Brd_Res_Real -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Res_Real -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Res_Im -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.293 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Res_Im -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Res_Im 
Execute       gen_rtl Brd_Res_Im -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Res_Im 
Execute       syn_report -csynth -model Brd_Res_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Im_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Res_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Im_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Res_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Res_Im -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.adb 
Execute       db_write -model Brd_Res_Im -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Res_Im -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top_graph_top_rfi_C -top_prefix  -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.294 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_graph_top_rfi_C -istop -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C 
Execute       gen_rtl top_graph_top_rfi_C -istop -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C 
Execute       syn_report -csynth -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/top_graph_top_rfi_C_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/top_graph_top_rfi_C_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.19 sec.
Execute       db_write -model top_graph_top_rfi_C -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.adb 
Execute       db_write -model top_graph_top_rfi_C -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_graph_top_rfi_C -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C 
Execute       export_constraint_db -f -tool general -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
Execute       syn_report -designview -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.design.xml 
Command       syn_report done; 0.66 sec.
Execute       syn_report -csynthDesign -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top_graph_top_rfi_C 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain top_graph_top_rfi_C 
INFO-FLOW: Model list for RTL component generation: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Handling components in module [Brd_Acq_Im] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_Acq_Real] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_VITIS_LOOP_23_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_VITIS_LOOP_38_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_VITIS_LOOP_45_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
INFO-FLOW: Found component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_loop_2] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_54s_6ns_54_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_12s_80ns_90_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_13s_71s_71_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_13s_71s_71_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_loop_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Brd_MAD_R] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_STD_R] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_MAD_I] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_STD_I] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_2] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_114] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Brd_Res_Real] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_Res_Im] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [top_graph_top_rfi_C] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d8156_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d8156_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Append model Brd_Acq_Im
INFO-FLOW: Append model Brd_Acq_Real
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model sortList_Pipeline_1
INFO-FLOW: Append model sortList_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: Append model sortList_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model sortList_Pipeline_VITIS_LOOP_45_3
INFO-FLOW: Append model sortList
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
INFO-FLOW: Append model MADCpt_2048_3_double_s
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_loop_2
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_loop_3
INFO-FLOW: Append model STDCpt_2048_3_double_s
INFO-FLOW: Append model Brd_MAD_R
INFO-FLOW: Append model Brd_STD_R
INFO-FLOW: Append model Brd_MAD_I
INFO-FLOW: Append model Brd_STD_I
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_2
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_1
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_114
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_3
INFO-FLOW: Append model RFIFilter_0_2048_double_s
INFO-FLOW: Append model Brd_Res_Real
INFO-FLOW: Append model Brd_Res_Im
INFO-FLOW: Append model top_graph_top_rfi_C
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1 top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1 top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1 top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1 top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1 top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_mul_54s_6ns_54_5_1 top_graph_top_rfi_C_mul_71ns_4ns_75_5_1 top_graph_top_rfi_C_mul_6ns_73ns_79_5_1 top_graph_top_rfi_C_mul_83ns_6ns_89_5_1 top_graph_top_rfi_C_mul_6ns_92ns_98_5_1 top_graph_top_rfi_C_mul_6ns_87ns_93_5_1 top_graph_top_rfi_C_mul_6ns_82ns_88_5_1 top_graph_top_rfi_C_mul_6ns_77ns_83_5_1 top_graph_top_rfi_C_mul_12s_80ns_90_5_1 top_graph_top_rfi_C_mul_40ns_40ns_80_2_1 top_graph_top_rfi_C_mul_13s_71s_71_5_1 top_graph_top_rfi_C_mul_43ns_36ns_79_3_1 top_graph_top_rfi_C_mul_49ns_44ns_93_5_1 top_graph_top_rfi_C_mul_50ns_50ns_100_5_1 top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1 top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6 top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1 top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1 top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d8156_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d8156_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A Brd_Acq_Im Brd_Acq_Real MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 MADCpt_2048_3_double_s STDCpt_2048_3_double_Pipeline_loop_2 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 pow_generic_double_s STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 STDCpt_2048_3_double_Pipeline_loop_3 STDCpt_2048_3_double_s Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I RFIFilter_0_2048_double_Pipeline_loop_2 RFIFilter_0_2048_double_Pipeline_loop_1 RFIFilter_0_2048_double_Pipeline_loop_114 RFIFilter_0_2048_double_Pipeline_loop_3 RFIFilter_0_2048_double_s Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Generating /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model Brd_Acq_Im
INFO-FLOW: To file: write model Brd_Acq_Real
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model sortList_Pipeline_1
INFO-FLOW: To file: write model sortList_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: To file: write model sortList_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model sortList_Pipeline_VITIS_LOOP_45_3
INFO-FLOW: To file: write model sortList
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
INFO-FLOW: To file: write model MADCpt_2048_3_double_s
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_loop_2
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_loop_3
INFO-FLOW: To file: write model STDCpt_2048_3_double_s
INFO-FLOW: To file: write model Brd_MAD_R
INFO-FLOW: To file: write model Brd_STD_R
INFO-FLOW: To file: write model Brd_MAD_I
INFO-FLOW: To file: write model Brd_STD_I
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_2
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_1
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_114
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_3
INFO-FLOW: To file: write model RFIFilter_0_2048_double_s
INFO-FLOW: To file: write model Brd_Res_Real
INFO-FLOW: To file: write model Brd_Res_Im
INFO-FLOW: To file: write model top_graph_top_rfi_C
INFO-FLOW: Generating /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/vhdl' dstVlogDir='/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/vlog' tclDir='/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db' modelList='top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_mul_54s_6ns_54_5_1
top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
top_graph_top_rfi_C_mul_12s_80ns_90_5_1
top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
top_graph_top_rfi_C_mul_13s_71s_71_5_1
top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
Brd_Acq_Im
Brd_Acq_Real
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
sortList_Pipeline_1
sortList_Pipeline_VITIS_LOOP_23_1
sortList_Pipeline_VITIS_LOOP_38_1
sortList_Pipeline_VITIS_LOOP_45_3
sortList
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
MADCpt_2048_3_double_s
STDCpt_2048_3_double_Pipeline_loop_2
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
pow_generic_double_s
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
STDCpt_2048_3_double_Pipeline_loop_3
STDCpt_2048_3_double_s
Brd_MAD_R
Brd_STD_R
Brd_MAD_I
Brd_STD_I
RFIFilter_0_2048_double_Pipeline_loop_2
RFIFilter_0_2048_double_Pipeline_loop_1
RFIFilter_0_2048_double_Pipeline_loop_114
RFIFilter_0_2048_double_Pipeline_loop_3
RFIFilter_0_2048_double_s
Brd_Res_Real
Brd_Res_Im
top_graph_top_rfi_C
' expOnly='0'
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.4 sec.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w64_d8156_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w64_d8156_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Command       ap_source done; 0.27 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.85 seconds; current allocated memory: 1.298 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Brd_Acq_Im
INFO-FLOW: No bind nodes found for module_name Brd_Acq_Real
INFO-FLOW: No bind nodes found for module_name Brd_MAD_R
INFO-FLOW: No bind nodes found for module_name Brd_STD_R
INFO-FLOW: No bind nodes found for module_name Brd_MAD_I
INFO-FLOW: No bind nodes found for module_name Brd_STD_I
INFO-FLOW: No bind nodes found for module_name Brd_Res_Real
INFO-FLOW: No bind nodes found for module_name Brd_Res_Im
INFO-FLOW: No bind nodes found for module_name top_graph_top_rfi_C
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_mul_54s_6ns_54_5_1
top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
top_graph_top_rfi_C_mul_12s_80ns_90_5_1
top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
top_graph_top_rfi_C_mul_13s_71s_71_5_1
top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
Brd_Acq_Im
Brd_Acq_Real
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
sortList_Pipeline_1
sortList_Pipeline_VITIS_LOOP_23_1
sortList_Pipeline_VITIS_LOOP_38_1
sortList_Pipeline_VITIS_LOOP_45_3
sortList
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
MADCpt_2048_3_double_s
STDCpt_2048_3_double_Pipeline_loop_2
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
pow_generic_double_s
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
STDCpt_2048_3_double_Pipeline_loop_3
STDCpt_2048_3_double_s
Brd_MAD_R
Brd_STD_R
Brd_MAD_I
Brd_STD_I
RFIFilter_0_2048_double_Pipeline_loop_2
RFIFilter_0_2048_double_Pipeline_loop_1
RFIFilter_0_2048_double_Pipeline_loop_114
RFIFilter_0_2048_double_Pipeline_loop_3
RFIFilter_0_2048_double_s
Brd_Res_Real
Brd_Res_Im
top_graph_top_rfi_C
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
Execute       sc_get_clocks top_graph_top_rfi_C 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP top_graph_top_rfi_C DATA {top_graph_top_rfi_C {DEPTH 1 CHILDREN {Brd_Acq_Im Brd_Acq_Real MADCpt_2048_3_double_s STDCpt_2048_3_double_s Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I RFIFilter_0_2048_double_s Brd_Res_Real Brd_Res_Im} AREA {DSP 115 BRAM 2526 URAM 0}} Brd_Acq_Im {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_Acq_Real {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_s {DEPTH 2 CHILDREN {MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 sortList sortList MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_list_R_i_U SOURCE {} VARIABLE sorted_list_R_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_list_I_i_U SOURCE {} VARIABLE sorted_list_I_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RDRi_U SOURCE ../include/madCpt.hpp:81 VARIABLE RDRi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RDIi_U SOURCE ../include/madCpt.hpp:82 VARIABLE RDIi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_R_U SOURCE ../include/madCpt.hpp:96 VARIABLE deviation_list_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_I_U SOURCE ../include/madCpt.hpp:98 VARIABLE deviation_list_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_deviated_list_R_i_U SOURCE {} VARIABLE sorted_deviated_list_R_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_deviated_list_I_i_U SOURCE {} VARIABLE sorted_deviated_list_I_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MRo_U SOURCE ../include/madCpt.hpp:111 VARIABLE MRo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MIo_U SOURCE ../include/madCpt.hpp:112 VARIABLE MIo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U61 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U62 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i9_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i1_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U61 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i2_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:108 VARIABLE median_absolute_deviation_R LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U62 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i3_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:109 VARIABLE median_absolute_deviation_I LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:108 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:109 VARIABLE mul2_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 28 BRAM 2128 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_98_p2 SOURCE ../include/madCpt.hpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList {DEPTH 3 CHILDREN {sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME count_U SOURCE ../include/madCpt.hpp:33 VARIABLE count LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1024 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_198_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513 VARIABLE add_ln513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_212_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_3_fu_280_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_305_p2 SOURCE ../include/madCpt.hpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_319_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 VARIABLE empty_95 LOOP VITIS_LOOP_44_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_342_p2 SOURCE ../include/madCpt.hpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1024 URAM 0}} sortList_Pipeline_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_56_p2 SOURCE {} VARIABLE empty_92 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList_Pipeline_VITIS_LOOP_23_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_106_p2 SOURCE ../include/madCpt.hpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList_Pipeline_VITIS_LOOP_38_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_142_p2 SOURCE ../include/madCpt.hpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_180_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513 VARIABLE add_ln513 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_194_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_273_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_2 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_fu_292_p2 SOURCE ../include/madCpt.hpp:40 VARIABLE sub_ln40 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_326_p2 SOURCE ../include/madCpt.hpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList_Pipeline_VITIS_LOOP_45_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_103_p2 SOURCE {} VARIABLE j_1 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_117_p2 SOURCE ../include/madCpt.hpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_92_p2 SOURCE ../include/madCpt.hpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_92_p2 SOURCE ../include/madCpt.hpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_94_p2 SOURCE ../include/madCpt.hpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_100_p2 SOURCE ../include/madCpt.hpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_s {DEPTH 2 CHILDREN {STDCpt_2048_3_double_Pipeline_loop_2 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 STDCpt_2048_3_double_Pipeline_loop_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U157 SOURCE ../include/stdCpt.hpp:46 VARIABLE RRi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RRo_U SOURCE ../include/stdCpt.hpp:47 VARIABLE RRo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIi_U SOURCE ../include/stdCpt.hpp:48 VARIABLE RIi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIo_U SOURCE ../include/stdCpt.hpp:49 VARIABLE RIo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_R_U SOURCE ../include/stdCpt.hpp:60 VARIABLE deviation_list_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_I_U SOURCE ../include/stdCpt.hpp:62 VARIABLE deviation_list_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:25 VARIABLE average_R LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:25 VARIABLE av_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:36 VARIABLE variance_R LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U153 SOURCE ../include/stdCpt.hpp:36 VARIABLE variance_I LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U154 SOURCE ../include/stdCpt.hpp:73 VARIABLE tmp_7_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:73 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U155 SOURCE ../include/stdCpt.hpp:74 VARIABLE tmp_8_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U153 SOURCE ../include/stdCpt.hpp:74 VARIABLE mul1_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 73 BRAM 78 URAM 0}} STDCpt_2048_3_double_Pipeline_loop_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_98_p2 SOURCE ../include/stdCpt.hpp:50 VARIABLE add_ln50 LOOP loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_85_p2 SOURCE ../include/stdCpt.hpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_85_p2 SOURCE ../include/stdCpt.hpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 {DEPTH 3 CHILDREN pow_generic_double_s BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_150_p2 SOURCE ../include/stdCpt.hpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_594_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_654_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U93 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U85 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:691 VARIABLE mul_ln691 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_839_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U86 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_848_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_922_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_73ns_79_5_1_U87 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_939_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_1003_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U88 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_1020_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_1094_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_92ns_98_5_1_U89 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_1111_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_1181_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_87ns_93_5_1_U90 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_1198_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_1268_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_82ns_88_5_1_U91 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_1285_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_1372_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_77ns_83_5_1_U92 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_1389_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_fu_1489_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_1_fu_1458_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_2_fu_1497_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_3_fu_1503_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_4_fu_1464_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_5_fu_1512_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME log_sum_V_1_fu_1551_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE log_sum_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U94 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1532_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1199_fu_1559_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE add_ln1199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_1575_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U99 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U99 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_1649_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_int_base.h:839 VARIABLE ret_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U95 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1690_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_1765_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U96 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_7_fu_1812_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1821_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U97 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_9_fu_1889_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1898_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_1936_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U98 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_1979_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1199_6_fu_1985_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE add_ln1199_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1199_7_fu_1991_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE add_ln1199_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2005_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_int.h:24 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2137_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_int.h:183 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 45 BRAM 30 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 {DEPTH 3 CHILDREN pow_generic_double_s BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_150_p2 SOURCE ../include/stdCpt.hpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_85_p2 SOURCE ../include/stdCpt.hpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_85_p2 SOURCE ../include/stdCpt.hpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_94_p2 SOURCE ../include/stdCpt.hpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_loop_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_100_p2 SOURCE ../include/stdCpt.hpp:76 VARIABLE add_ln76 LOOP loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Brd_MAD_R {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_STD_R {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_MAD_I {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_STD_I {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_s {DEPTH 2 CHILDREN {RFIFilter_0_2048_double_Pipeline_loop_2 RFIFilter_0_2048_double_Pipeline_loop_1 RFIFilter_0_2048_double_Pipeline_loop_114 RFIFilter_0_2048_double_Pipeline_loop_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RRi_U SOURCE ../include/rfiFilter.hpp:54 VARIABLE RRi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RRo_U SOURCE ../include/rfiFilter.hpp:55 VARIABLE RRo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIi_U SOURCE ../include/rfiFilter.hpp:57 VARIABLE RIi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIo_U SOURCE ../include/rfiFilter.hpp:58 VARIABLE RIo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U210 SOURCE ../include/rfiFilter.hpp:48 VARIABLE add4_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U211 SOURCE ../include/rfiFilter.hpp:48 VARIABLE av_threshold_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 14 BRAM 32 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_98_p2 SOURCE ../include/rfiFilter.hpp:60 VARIABLE add_ln60 LOOP loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_152_p2 SOURCE ../include/rfiFilter.hpp:19 VARIABLE add_ln19 LOOP loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_114 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_152_p2 SOURCE ../include/rfiFilter.hpp:19 VARIABLE add_ln19 LOOP loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_100_p2 SOURCE ../include/rfiFilter.hpp:67 VARIABLE add_ln67 LOOP loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Brd_Res_Real {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_Res_Im {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.305 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_graph_top_rfi_C.
INFO: [VLOG 209-307] Generating Verilog RTL for top_graph_top_rfi_C.
Execute       syn_report -model top_graph_top_rfi_C -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 134.76 MHz
Command     autosyn done; 23.37 sec.
Command   csynth_design done; 57.53 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.62 seconds. CPU system time: 1.74 seconds. Elapsed time: 57.53 seconds; current allocated memory: 284.941 MB.
Command ap_source done; 58.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1 opened at Thu Jul 06 01:39:30 CEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/orenaud/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/orenaud/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.7 sec.
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.88 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.89 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute   source ./top_graph_top_rfi_C/solution1/directives.tcl 
Execute     set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
INFO: [HLS 200-1510] Running: set_directive_top -name top_graph_top_rfi_C top_graph_top_rfi_C 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.68 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.45 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.68 seconds; current allocated memory: -937.109 MB.
Command ap_source done; error code: 1; 4.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1 opened at Thu Jul 06 01:41:03 CEST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/orenaud/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/orenaud/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.7 sec.
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.85 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.86 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'top_graph_top_rfi_C.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_graph_top_rfi_C.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang top_graph_top_rfi_C.cpp -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.cpp.clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.cpp.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top top_graph_top_rfi_C -name=top_graph_top_rfi_C 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.43 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/.systemc_flag -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/all.directive.json -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.67 sec.
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.73 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.bc -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.36 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.18 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.45 seconds; current allocated memory: 117.066 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.g.bc"  
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.g.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.48 sec.
Execute       run_link_or_opt -opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C -reflow-float-conversion -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.05 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.05 sec.
Execute       run_link_or_opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.33 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.33 sec.
Execute       run_link_or_opt -opt -out /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C 
Execute         ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.33 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/orenaud/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_graph_top_rfi_C -mllvm -hls-db-dir -mllvm /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 3.54 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'MIN(double*, int)' into 'sortList(double*, int, double*)' (../include/madCpt.hpp:32:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'sortList(double*, int, double*)' (../include/madCpt.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.113.123.132.143.152.163.172.183.192.203)' into 'fp_struct<double>::to_double() const (.110.120.129.140.149.160.169.180.189.200)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:521:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.110.120.129.140.149.160.169.180.189.200)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:536:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:86:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'deviationList(double*, double, int, double*)' (../include/madCpt.hpp:68:0)
INFO: [HLS 214-178] Inlining function 'computeMedian(double*, int)' into 'void MADCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/madCpt.hpp:77:0)
INFO: [HLS 214-178] Inlining function 'deviationList(double*, double, int, double*)' into 'void MADCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/madCpt.hpp:77:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<double, int, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<double, int>(double, int)' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:439:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<double, int, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type, __gnu_cxx::__promote<int, std::__is_integer<int>::__value>::__type>::__type std::pow<double, int>(double, int)' into 'stdDeviationList(double*, double, int, double*)' (../include/stdCpt.hpp:38:0)
INFO: [HLS 214-178] Inlining function 'computeAverage(double*, int)' into 'void STDCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'stdDeviationList(double*, double, int, double*)' into 'void STDCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'computeVariance(double*, int)' into 'void STDCpt<2048, 3, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/stdCpt.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'madFilter(double*, int, double, double*)' into 'void RFIFilter<0, 2048, double>(hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&, hls::stream<double, 0>&)' (../include/rfiFilter.hpp:44:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.85 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.36 seconds; current allocated memory: 119.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 119.492 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_graph_top_rfi_C -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.0.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.82 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.7 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.85 seconds; current allocated memory: 472.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.1.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command         transform done; 4.96 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.82 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.8 seconds; current allocated memory: 596.094 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.g.1.bc to /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (../include/madCpt.hpp:22) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (../include/madCpt.hpp:43) in function 'sortList' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:17) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../include/stdCpt.hpp:17) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (../include/stdCpt.hpp:39) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:29) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (../include/stdCpt.hpp:29) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (../include/stdCpt.hpp:72) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/stdCpt.hpp:76) in function 'STDCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_2' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:19) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_1' (../include/rfiFilter.hpp:19) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_3' (../include/rfiFilter.hpp:67) in function 'RFIFilter<0, 2048, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:503) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (../include/madCpt.hpp:114) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_119_3' (../include/madCpt.hpp:119) in function 'MADCpt<2048, 3, double>' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'top_graph_top_rfi_C' (top_graph_top_rfi_C.cpp:126), detected/extracted 11 process function(s): 
	 'Brd_Acq_Im'
	 'Brd_Acq_Real'
	 'MADCpt<2048, 3, double>'
	 'STDCpt<2048, 3, double>'
	 'Brd_MAD_R'
	 'Brd_STD_R'
	 'Brd_MAD_I'
	 'Brd_STD_I'
	 'RFIFilter<0, 2048, double>'
	 'Brd_Res_Real'
	 'Brd_Res_Im'.
Command         transform done; 5.44 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:19:20) in function 'RFIFilter<0, 2048, double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../include/rfiFilter.hpp:19:20) in function 'RFIFilter<0, 2048, double>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command         transform done; 1.13 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.29 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.59 seconds; current allocated memory: 847.047 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.2.bc -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_2' (../include/madCpt.hpp:43:9) in function 'sortList' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'count' 
INFO: [HLS 200-472] Inferring partial write operation for 'count' (../include/madCpt.hpp:40:31)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi' (../include/stdCpt.hpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi' (../include/stdCpt.hpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_R' (../include/stdCpt.hpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'RRo' (../include/stdCpt.hpp:73:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo' (../include/stdCpt.hpp:74:12)
INFO: [HLS 200-472] Inferring partial write operation for 'RRi' (../include/rfiFilter.hpp:61:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RIi' (../include/rfiFilter.hpp:62:16)
INFO: [HLS 200-472] Inferring partial write operation for 'RDRi' (../include/madCpt.hpp:85:13)
INFO: [HLS 200-472] Inferring partial write operation for 'RDIi' (../include/madCpt.hpp:86:17)
INFO: [HLS 200-472] Inferring partial write operation for 'deviation_list_R' (../include/madCpt.hpp:70:27)
INFO: [HLS 200-472] Inferring partial write operation for 'MRo' (../include/madCpt.hpp:115:12)
INFO: [HLS 200-472] Inferring partial write operation for 'MIo' (../include/madCpt.hpp:116:12)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_list' (../include/madCpt.hpp:46:34)
INFO: [HLS 200-472] Inferring partial write operation for 'RIo' (../include/rfiFilter.hpp:21:30)
Command         transform done; 2.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.33 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.224 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.66 sec.
Command     elaborate done; 31.48 sec.
Execute     ap_eval exec zip -j /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.33 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_graph_top_rfi_C' ...
Execute       ap_set_top_model top_graph_top_rfi_C 
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3' to 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3'.
WARNING: [SYN 201-103] Legalizing function name 'MADCpt<2048, 3, double>' to 'MADCpt_2048_3_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_loop_2' to 'STDCpt_2048_3_double_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1' to 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>_Pipeline_loop_3' to 'STDCpt_2048_3_double_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'STDCpt<2048, 3, double>' to 'STDCpt_2048_3_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_2' to 'RFIFilter_0_2048_double_Pipeline_loop_2'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_1' to 'RFIFilter_0_2048_double_Pipeline_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_114' to 'RFIFilter_0_2048_double_Pipeline_loop_114'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>_Pipeline_loop_3' to 'RFIFilter_0_2048_double_Pipeline_loop_3'.
WARNING: [SYN 201-103] Legalizing function name 'RFIFilter<0, 2048, double>' to 'RFIFilter_0_2048_double_s'.
Execute       get_model_list top_graph_top_rfi_C -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_graph_top_rfi_C 
Execute       preproc_iomode -model Brd_Res_Im 
Execute       preproc_iomode -model Brd_Res_Real 
Execute       preproc_iomode -model RFIFilter<0, 2048, double> 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       preproc_iomode -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       preproc_iomode -model Brd_STD_I 
Execute       preproc_iomode -model Brd_MAD_I 
Execute       preproc_iomode -model Brd_STD_R 
Execute       preproc_iomode -model Brd_MAD_R 
Execute       preproc_iomode -model STDCpt<2048, 3, double> 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       preproc_iomode -model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       preproc_iomode -model MADCpt<2048, 3, double> 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       preproc_iomode -model sortList 
Execute       preproc_iomode -model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       preproc_iomode -model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       preproc_iomode -model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       preproc_iomode -model sortList_Pipeline_1 
Execute       preproc_iomode -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       preproc_iomode -model Brd_Acq_Real 
Execute       preproc_iomode -model Brd_Acq_Im 
Execute       get_model_list top_graph_top_rfi_C -filter all-wo-channel 
INFO-FLOW: Model list for configure: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Configuring Module : Brd_Acq_Im ...
Execute       set_default_model Brd_Acq_Im 
Execute       apply_spec_resource_limit Brd_Acq_Im 
INFO-FLOW: Configuring Module : Brd_Acq_Real ...
Execute       set_default_model Brd_Acq_Real 
Execute       apply_spec_resource_limit Brd_Acq_Real 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_1 ...
Execute       set_default_model sortList_Pipeline_1 
Execute       apply_spec_resource_limit sortList_Pipeline_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_VITIS_LOOP_23_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       apply_spec_resource_limit sortList_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_VITIS_LOOP_38_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       apply_spec_resource_limit sortList_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Configuring Module : sortList_Pipeline_VITIS_LOOP_45_3 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       apply_spec_resource_limit sortList_Pipeline_VITIS_LOOP_45_3 
INFO-FLOW: Configuring Module : sortList ...
Execute       set_default_model sortList 
Execute       apply_spec_resource_limit sortList 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO-FLOW: Configuring Module : MADCpt<2048, 3, double> ...
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       apply_spec_resource_limit MADCpt<2048, 3, double> 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_loop_2 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double>_Pipeline_loop_3 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO-FLOW: Configuring Module : STDCpt<2048, 3, double> ...
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       apply_spec_resource_limit STDCpt<2048, 3, double> 
INFO-FLOW: Configuring Module : Brd_MAD_R ...
Execute       set_default_model Brd_MAD_R 
Execute       apply_spec_resource_limit Brd_MAD_R 
INFO-FLOW: Configuring Module : Brd_STD_R ...
Execute       set_default_model Brd_STD_R 
Execute       apply_spec_resource_limit Brd_STD_R 
INFO-FLOW: Configuring Module : Brd_MAD_I ...
Execute       set_default_model Brd_MAD_I 
Execute       apply_spec_resource_limit Brd_MAD_I 
INFO-FLOW: Configuring Module : Brd_STD_I ...
Execute       set_default_model Brd_STD_I 
Execute       apply_spec_resource_limit Brd_STD_I 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_2 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_1 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_114 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double>_Pipeline_loop_3 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO-FLOW: Configuring Module : RFIFilter<0, 2048, double> ...
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       apply_spec_resource_limit RFIFilter<0, 2048, double> 
INFO-FLOW: Configuring Module : Brd_Res_Real ...
Execute       set_default_model Brd_Res_Real 
Execute       apply_spec_resource_limit Brd_Res_Real 
INFO-FLOW: Configuring Module : Brd_Res_Im ...
Execute       set_default_model Brd_Res_Im 
Execute       apply_spec_resource_limit Brd_Res_Im 
INFO-FLOW: Configuring Module : top_graph_top_rfi_C ...
Execute       set_default_model top_graph_top_rfi_C 
Execute       apply_spec_resource_limit top_graph_top_rfi_C 
INFO-FLOW: Model list for preprocess: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Preprocessing Module: Brd_Acq_Im ...
Execute       set_default_model Brd_Acq_Im 
Execute       cdfg_preprocess -model Brd_Acq_Im 
Execute       rtl_gen_preprocess Brd_Acq_Im 
INFO-FLOW: Preprocessing Module: Brd_Acq_Real ...
Execute       set_default_model Brd_Acq_Real 
Execute       cdfg_preprocess -model Brd_Acq_Real 
Execute       rtl_gen_preprocess Brd_Acq_Real 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_1 ...
Execute       set_default_model sortList_Pipeline_1 
Execute       cdfg_preprocess -model sortList_Pipeline_1 
Execute       rtl_gen_preprocess sortList_Pipeline_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_VITIS_LOOP_23_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       cdfg_preprocess -model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_23_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_VITIS_LOOP_38_1 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       cdfg_preprocess -model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_38_1 
INFO-FLOW: Preprocessing Module: sortList_Pipeline_VITIS_LOOP_45_3 ...
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       cdfg_preprocess -model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_45_3 
INFO-FLOW: Preprocessing Module: sortList ...
Execute       set_default_model sortList 
Execute       cdfg_preprocess -model sortList 
Execute       rtl_gen_preprocess sortList 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 ...
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO-FLOW: Preprocessing Module: MADCpt<2048, 3, double> ...
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       cdfg_preprocess -model MADCpt<2048, 3, double> 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double> 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_loop_2 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double>_Pipeline_loop_3 ...
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO-FLOW: Preprocessing Module: STDCpt<2048, 3, double> ...
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       cdfg_preprocess -model STDCpt<2048, 3, double> 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double> 
INFO-FLOW: Preprocessing Module: Brd_MAD_R ...
Execute       set_default_model Brd_MAD_R 
Execute       cdfg_preprocess -model Brd_MAD_R 
Execute       rtl_gen_preprocess Brd_MAD_R 
INFO-FLOW: Preprocessing Module: Brd_STD_R ...
Execute       set_default_model Brd_STD_R 
Execute       cdfg_preprocess -model Brd_STD_R 
Execute       rtl_gen_preprocess Brd_STD_R 
INFO-FLOW: Preprocessing Module: Brd_MAD_I ...
Execute       set_default_model Brd_MAD_I 
Execute       cdfg_preprocess -model Brd_MAD_I 
Execute       rtl_gen_preprocess Brd_MAD_I 
INFO-FLOW: Preprocessing Module: Brd_STD_I ...
Execute       set_default_model Brd_STD_I 
Execute       cdfg_preprocess -model Brd_STD_I 
Execute       rtl_gen_preprocess Brd_STD_I 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_2 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_1 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_114 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double>_Pipeline_loop_3 ...
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO-FLOW: Preprocessing Module: RFIFilter<0, 2048, double> ...
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       cdfg_preprocess -model RFIFilter<0, 2048, double> 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double> 
INFO-FLOW: Preprocessing Module: Brd_Res_Real ...
Execute       set_default_model Brd_Res_Real 
Execute       cdfg_preprocess -model Brd_Res_Real 
Execute       rtl_gen_preprocess Brd_Res_Real 
INFO-FLOW: Preprocessing Module: Brd_Res_Im ...
Execute       set_default_model Brd_Res_Im 
Execute       cdfg_preprocess -model Brd_Res_Im 
Execute       rtl_gen_preprocess Brd_Res_Im 
INFO-FLOW: Preprocessing Module: top_graph_top_rfi_C ...
Execute       set_default_model top_graph_top_rfi_C 
Execute       cdfg_preprocess -model top_graph_top_rfi_C 
Execute       rtl_gen_preprocess top_graph_top_rfi_C 
INFO-FLOW: Model list for synthesis: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Acq_Im 
Execute       schedule -model Brd_Acq_Im 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.225 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Acq_Im.
Execute       set_default_model Brd_Acq_Im 
Execute       bind -model Brd_Acq_Im 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.225 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.bind.adb -f 
INFO-FLOW: Finish binding Brd_Acq_Im.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Acq_Real 
Execute       schedule -model Brd_Acq_Real 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Acq_Real.
Execute       set_default_model Brd_Acq_Real 
Execute       bind -model Brd_Acq_Real 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.bind.adb -f 
INFO-FLOW: Finish binding Brd_Acq_Real.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_1 
Execute       schedule -model sortList_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_1.
Execute       set_default_model sortList_Pipeline_1 
Execute       bind -model sortList_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       schedule -model sortList_Pipeline_VITIS_LOOP_23_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_23_1' (loop 'VITIS_LOOP_23_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_1_write_ln24', ../include/madCpt.hpp:24) of variable 'num', ../include/madCpt.hpp:24 on local variable 'num' and 'load' operation ('num_1_load_1', ../include/madCpt.hpp:24) on local variable 'num'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_VITIS_LOOP_23_1.
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_23_1 
Execute       bind -model sortList_Pipeline_VITIS_LOOP_23_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_VITIS_LOOP_23_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       schedule -model sortList_Pipeline_VITIS_LOOP_38_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-880] The II Violation in module 'sortList_Pipeline_VITIS_LOOP_38_1' (loop 'VITIS_LOOP_38_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('count_addr_write_ln40', ../include/madCpt.hpp:40) of variable 'add_ln40', ../include/madCpt.hpp:40 on array 'count' and 'load' operation ('count_load', ../include/madCpt.hpp:40) on array 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_VITIS_LOOP_38_1.
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_38_1 
Execute       bind -model sortList_Pipeline_VITIS_LOOP_38_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_VITIS_LOOP_38_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       schedule -model sortList_Pipeline_VITIS_LOOP_45_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.sched.adb -f 
INFO-FLOW: Finish scheduling sortList_Pipeline_VITIS_LOOP_45_3.
Execute       set_default_model sortList_Pipeline_VITIS_LOOP_45_3 
Execute       bind -model sortList_Pipeline_VITIS_LOOP_45_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.bind.adb -f 
INFO-FLOW: Finish binding sortList_Pipeline_VITIS_LOOP_45_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sortList 
Execute       schedule -model sortList 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.sched.adb -f 
INFO-FLOW: Finish scheduling sortList.
Execute       set_default_model sortList 
Execute       bind -model sortList 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.bind.adb -f 
INFO-FLOW: Finish binding sortList.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       schedule -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_119_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3.
Execute       set_default_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       bind -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MADCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       schedule -model MADCpt<2048, 3, double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling MADCpt<2048, 3, double>.
Execute       set_default_model MADCpt<2048, 3, double> 
Execute       bind -model MADCpt<2048, 3, double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.bind.adb -f 
INFO-FLOW: Finish binding MADCpt<2048, 3, double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_loop_2.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.230 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' (loop 'VITIS_LOOP_21_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln22', ../include/stdCpt.hpp:22) of variable 'sum', ../include/stdCpt.hpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', ../include/stdCpt.hpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.231 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.231 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 81, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [172]  (0 ns)
	'sub' operation ('ret.V') [179]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.233 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.233 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 148, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.234 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.234 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 148, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.235 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.235 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_2', ../include/stdCpt.hpp:33) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' (loop 'VITIS_LOOP_32_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('sum_write_ln33', ../include/stdCpt.hpp:33) of variable 'sum', ../include/stdCpt.hpp:33 on local variable 'sum' and 'load' operation ('sum_load_1', ../include/stdCpt.hpp:33) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 10, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       schedule -model STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>_Pipeline_loop_3.
Execute       set_default_model STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       bind -model STDCpt<2048, 3, double>_Pipeline_loop_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>_Pipeline_loop_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STDCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       schedule -model STDCpt<2048, 3, double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling STDCpt<2048, 3, double>.
Execute       set_default_model STDCpt<2048, 3, double> 
Execute       bind -model STDCpt<2048, 3, double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.78 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.bind.adb -f 
INFO-FLOW: Finish binding STDCpt<2048, 3, double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_MAD_R 
Execute       schedule -model Brd_MAD_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_MAD_R.
Execute       set_default_model Brd_MAD_R 
Execute       bind -model Brd_MAD_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.bind.adb -f 
INFO-FLOW: Finish binding Brd_MAD_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_STD_R 
Execute       schedule -model Brd_STD_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_STD_R.
Execute       set_default_model Brd_STD_R 
Execute       bind -model Brd_STD_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.bind.adb -f 
INFO-FLOW: Finish binding Brd_STD_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_MAD_I 
Execute       schedule -model Brd_MAD_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_MAD_I.
Execute       set_default_model Brd_MAD_I 
Execute       bind -model Brd_MAD_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.bind.adb -f 
INFO-FLOW: Finish binding Brd_MAD_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_STD_I 
Execute       schedule -model Brd_STD_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_STD_I.
Execute       set_default_model Brd_STD_I 
Execute       bind -model Brd_STD_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.bind.adb -f 
INFO-FLOW: Finish binding Brd_STD_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_2.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_1.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_114.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       schedule -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>_Pipeline_loop_3.
Execute       set_default_model RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       bind -model RFIFilter<0, 2048, double>_Pipeline_loop_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>_Pipeline_loop_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RFIFilter_0_2048_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       schedule -model RFIFilter<0, 2048, double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling RFIFilter<0, 2048, double>.
Execute       set_default_model RFIFilter<0, 2048, double> 
Execute       bind -model RFIFilter<0, 2048, double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.bind.adb -f 
INFO-FLOW: Finish binding RFIFilter<0, 2048, double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Res_Real 
Execute       schedule -model Brd_Res_Real 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Res_Real.
Execute       set_default_model Brd_Res_Real 
Execute       bind -model Brd_Res_Real 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.bind.adb -f 
INFO-FLOW: Finish binding Brd_Res_Real.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Brd_Res_Im 
Execute       schedule -model Brd_Res_Im 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.sched.adb -f 
INFO-FLOW: Finish scheduling Brd_Res_Im.
Execute       set_default_model Brd_Res_Im 
Execute       bind -model Brd_Res_Im 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.bind.adb -f 
INFO-FLOW: Finish binding Brd_Res_Im.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_graph_top_rfi_C 
Execute       schedule -model top_graph_top_rfi_C 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.sched.adb -f 
INFO-FLOW: Finish scheduling top_graph_top_rfi_C.
Execute       set_default_model top_graph_top_rfi_C 
Execute       bind -model top_graph_top_rfi_C 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.88 sec.
Execute       db_write -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.bind.adb -f 
INFO-FLOW: Finish binding top_graph_top_rfi_C.
Execute       get_model_list top_graph_top_rfi_C -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Brd_Acq_Im 
Execute       rtl_gen_preprocess Brd_Acq_Real 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess sortList_Pipeline_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_23_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_38_1 
Execute       rtl_gen_preprocess sortList_Pipeline_VITIS_LOOP_45_3 
Execute       rtl_gen_preprocess sortList 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 
Execute       rtl_gen_preprocess MADCpt<2048, 3, double> 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess STDCpt<2048, 3, double> 
Execute       rtl_gen_preprocess Brd_MAD_R 
Execute       rtl_gen_preprocess Brd_STD_R 
Execute       rtl_gen_preprocess Brd_MAD_I 
Execute       rtl_gen_preprocess Brd_STD_I 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_2 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_1 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_114 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double>_Pipeline_loop_3 
Execute       rtl_gen_preprocess RFIFilter<0, 2048, double> 
Execute       rtl_gen_preprocess Brd_Res_Real 
Execute       rtl_gen_preprocess Brd_Res_Im 
Execute       rtl_gen_preprocess top_graph_top_rfi_C 
INFO-FLOW: Model list for RTL generation: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Acq_Im -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.241 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Acq_Im -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Acq_Im 
Execute       gen_rtl Brd_Acq_Im -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Acq_Im 
Execute       syn_report -csynth -model Brd_Acq_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Im_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Acq_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Im_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Acq_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Acq_Im -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.adb 
Execute       db_write -model Brd_Acq_Im -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Acq_Im -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Acq_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Acq_Real -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Acq_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.242 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Acq_Real -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Acq_Real 
Execute       gen_rtl Brd_Acq_Real -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Acq_Real 
Execute       syn_report -csynth -model Brd_Acq_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Real_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Acq_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Acq_Real_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Acq_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Acq_Real -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.adb 
Execute       db_write -model Brd_Acq_Real -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Acq_Real -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.242 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.243 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_1 
Execute       gen_rtl sortList_Pipeline_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_1 
Execute       syn_report -csynth -model sortList_Pipeline_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.adb 
Execute       db_write -model sortList_Pipeline_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_VITIS_LOOP_23_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.244 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_23_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_23_1 
Execute       syn_report -csynth -model sortList_Pipeline_VITIS_LOOP_23_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_23_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_VITIS_LOOP_23_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_23_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_VITIS_LOOP_23_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_23_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.adb 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_23_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_VITIS_LOOP_23_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_VITIS_LOOP_38_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.245 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_38_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_38_1 
Execute       syn_report -csynth -model sortList_Pipeline_VITIS_LOOP_38_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_38_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_VITIS_LOOP_38_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_38_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_VITIS_LOOP_38_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_38_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.adb 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_38_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_VITIS_LOOP_38_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList_Pipeline_VITIS_LOOP_45_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sortList_Pipeline_VITIS_LOOP_45_3' pipeline 'VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList_Pipeline_VITIS_LOOP_45_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.246 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_45_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3 
Execute       gen_rtl sortList_Pipeline_VITIS_LOOP_45_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_45_3 
Execute       syn_report -csynth -model sortList_Pipeline_VITIS_LOOP_45_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_45_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList_Pipeline_VITIS_LOOP_45_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_Pipeline_VITIS_LOOP_45_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList_Pipeline_VITIS_LOOP_45_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_45_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.adb 
Execute       db_write -model sortList_Pipeline_VITIS_LOOP_45_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList_Pipeline_VITIS_LOOP_45_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sortList' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sortList -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sortList'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl sortList -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_sortList 
Execute       gen_rtl sortList -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_sortList 
Execute       syn_report -csynth -model sortList -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sortList -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/sortList_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sortList -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model sortList -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.adb 
Execute       db_write -model sortList -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sortList -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.249 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.250 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.251 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3' pipeline 'VITIS_LOOP_119_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.251 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 
Execute       gen_rtl MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 
Execute       syn_report -csynth -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.adb 
Execute       db_write -model MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MADCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MADCpt<2048, 3, double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MADCpt_2048_3_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl MADCpt<2048, 3, double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_MADCpt_2048_3_double_s 
Execute       gen_rtl MADCpt<2048, 3, double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_MADCpt_2048_3_double_s 
Execute       syn_report -csynth -model MADCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MADCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/MADCpt_2048_3_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MADCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       db_write -model MADCpt<2048, 3, double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.adb 
Execute       db_write -model MADCpt<2048, 3, double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MADCpt<2048, 3, double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_loop_2 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.255 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_2 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_2 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_2 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_2 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_loop_2 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.256 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.257 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pow_generic<double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_73ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_77ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_82ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_87ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_92ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.263 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model pow_generic<double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model pow_generic<double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.46 sec.
Execute       db_write -model pow_generic<double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model pow_generic<double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1' is 9616 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.271 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112' is 9616 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.276 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.278 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113' pipeline 'VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.279 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.280 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double>_Pipeline_loop_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'STDCpt_2048_3_double_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.280 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3 
Execute       gen_rtl STDCpt<2048, 3, double>_Pipeline_loop_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3 
Execute       syn_report -csynth -model STDCpt<2048, 3, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_Pipeline_loop_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.adb 
Execute       db_write -model STDCpt<2048, 3, double>_Pipeline_loop_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double>_Pipeline_loop_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STDCpt_2048_3_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model STDCpt<2048, 3, double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'STDCpt_2048_3_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.283 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl STDCpt<2048, 3, double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_STDCpt_2048_3_double_s 
Execute       gen_rtl STDCpt<2048, 3, double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_STDCpt_2048_3_double_s 
Execute       syn_report -csynth -model STDCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model STDCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/STDCpt_2048_3_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model STDCpt<2048, 3, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.93 sec.
Execute       db_write -model STDCpt<2048, 3, double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.adb 
Execute       db_write -model STDCpt<2048, 3, double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info STDCpt<2048, 3, double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_MAD_R -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.285 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_MAD_R -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_MAD_R 
Execute       gen_rtl Brd_MAD_R -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_MAD_R 
Execute       syn_report -csynth -model Brd_MAD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_MAD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_MAD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_MAD_R -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.adb 
Execute       db_write -model Brd_MAD_R -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_MAD_R -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_STD_R -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.285 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_STD_R -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_STD_R 
Execute       gen_rtl Brd_STD_R -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_STD_R 
Execute       syn_report -csynth -model Brd_STD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_STD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_STD_R -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_STD_R -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.adb 
Execute       db_write -model Brd_STD_R -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_STD_R -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_MAD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_MAD_I -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_MAD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.285 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_MAD_I -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_MAD_I 
Execute       gen_rtl Brd_MAD_I -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_MAD_I 
Execute       syn_report -csynth -model Brd_MAD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_I_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_MAD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_MAD_I_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_MAD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_MAD_I -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.adb 
Execute       db_write -model Brd_MAD_I -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_MAD_I -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_STD_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_STD_I -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_STD_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.286 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_STD_I -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_STD_I 
Execute       gen_rtl Brd_STD_I -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_STD_I 
Execute       syn_report -csynth -model Brd_STD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_I_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_STD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_STD_I_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_STD_I -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_STD_I -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.adb 
Execute       db_write -model Brd_STD_I -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_STD_I -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_2 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_2' pipeline 'loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.286 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_2 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_2 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_2 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_2 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_2 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_1 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_1' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.287 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_1 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_1 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_1 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_1 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_1 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_114 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_114' pipeline 'loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.289 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_114 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_114 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_114 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_114 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_Pipeline_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double>_Pipeline_loop_3 -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RFIFilter_0_2048_double_Pipeline_loop_3' pipeline 'loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_Pipeline_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.290 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_3 -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3 
Execute       gen_rtl RFIFilter<0, 2048, double>_Pipeline_loop_3 -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_3 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_Pipeline_loop_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.adb 
Execute       db_write -model RFIFilter<0, 2048, double>_Pipeline_loop_3 -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double>_Pipeline_loop_3 -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RFIFilter_0_2048_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model RFIFilter<0, 2048, double> -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RFIFilter_0_2048_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.291 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl RFIFilter<0, 2048, double> -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_RFIFilter_0_2048_double_s 
Execute       gen_rtl RFIFilter<0, 2048, double> -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_RFIFilter_0_2048_double_s 
Execute       syn_report -csynth -model RFIFilter<0, 2048, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model RFIFilter<0, 2048, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/RFIFilter_0_2048_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model RFIFilter<0, 2048, double> -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model RFIFilter<0, 2048, double> -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.adb 
Execute       db_write -model RFIFilter<0, 2048, double> -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info RFIFilter<0, 2048, double> -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Res_Real -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Real'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.292 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Res_Real -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Res_Real 
Execute       gen_rtl Brd_Res_Real -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Res_Real 
Execute       syn_report -csynth -model Brd_Res_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Real_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Res_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Real_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Res_Real -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Res_Real -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.adb 
Execute       db_write -model Brd_Res_Real -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Res_Real -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Brd_Res_Im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Brd_Res_Im -top_prefix top_graph_top_rfi_C_ -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Brd_Res_Im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.293 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl Brd_Res_Im -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C_Brd_Res_Im 
Execute       gen_rtl Brd_Res_Im -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C_Brd_Res_Im 
Execute       syn_report -csynth -model Brd_Res_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Im_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Brd_Res_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/Brd_Res_Im_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Brd_Res_Im -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Brd_Res_Im -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.adb 
Execute       db_write -model Brd_Res_Im -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Brd_Res_Im -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_graph_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top_graph_top_rfi_C -top_prefix  -sub_prefix top_graph_top_rfi_C_ -mg_file /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_R_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/raw_data_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/mad_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/std_I_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_0_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_im_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top_graph_top_rfi_C/filtered_real_1_o_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'top_graph_top_rfi_C' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for top_graph_top_rfi_C
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_graph_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.294 GB.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_graph_top_rfi_C -istop -style xilinx -f -lang vhdl -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/vhdl/top_graph_top_rfi_C 
Execute       gen_rtl top_graph_top_rfi_C -istop -style xilinx -f -lang vlog -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/verilog/top_graph_top_rfi_C 
Execute       syn_report -csynth -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/top_graph_top_rfi_C_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/top_graph_top_rfi_C_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.1 sec.
Execute       db_write -model top_graph_top_rfi_C -f -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.adb 
Execute       db_write -model top_graph_top_rfi_C -bindview -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_graph_top_rfi_C -p /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C 
Execute       export_constraint_db -f -tool general -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
Execute       syn_report -designview -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.design.xml 
Command       syn_report done; 0.66 sec.
Execute       syn_report -csynthDesign -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top_graph_top_rfi_C -o /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top_graph_top_rfi_C 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain top_graph_top_rfi_C 
INFO-FLOW: Model list for RTL component generation: Brd_Acq_Im Brd_Acq_Real {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1} sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_1} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_69_115} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_114_2} {MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_119_3} {MADCpt<2048, 3, double>} {STDCpt<2048, 3, double>_Pipeline_loop_2} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_111} pow_generic<double> {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_39_112} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_1} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_32_113} {STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_72_1} {STDCpt<2048, 3, double>_Pipeline_loop_3} {STDCpt<2048, 3, double>} Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I {RFIFilter<0, 2048, double>_Pipeline_loop_2} {RFIFilter<0, 2048, double>_Pipeline_loop_1} {RFIFilter<0, 2048, double>_Pipeline_loop_114} {RFIFilter<0, 2048, double>_Pipeline_loop_3} {RFIFilter<0, 2048, double>} Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Handling components in module [Brd_Acq_Im] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_Acq_Real] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_VITIS_LOOP_23_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_VITIS_LOOP_38_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList_Pipeline_VITIS_LOOP_45_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sortList] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MADCpt_2048_3_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
INFO-FLOW: Found component top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_loop_2] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_54s_6ns_54_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_12s_80ns_90_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_13s_71s_71_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_13s_71s_71_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO-FLOW: Found component top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.
INFO-FLOW: Append model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_Pipeline_loop_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [STDCpt_2048_3_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Brd_MAD_R] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_STD_R] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_MAD_I] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_STD_I] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_2] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_1] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_114] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_Pipeline_loop_3] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [RFIFilter_0_2048_double_s] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Brd_Res_Real] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [Brd_Res_Im] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Found component top_graph_top_rfi_C_regslice_both.
INFO-FLOW: Append model top_graph_top_rfi_C_regslice_both
INFO-FLOW: Handling components in module [top_graph_top_rfi_C] ... 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.tcl 
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d8156_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d8156_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Found component top_graph_top_rfi_C_fifo_w64_d4078_A.
INFO-FLOW: Append model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: Append model Brd_Acq_Im
INFO-FLOW: Append model Brd_Acq_Real
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model sortList_Pipeline_1
INFO-FLOW: Append model sortList_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: Append model sortList_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: Append model sortList_Pipeline_VITIS_LOOP_45_3
INFO-FLOW: Append model sortList
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: Append model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
INFO-FLOW: Append model MADCpt_2048_3_double_s
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_loop_2
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
INFO-FLOW: Append model STDCpt_2048_3_double_Pipeline_loop_3
INFO-FLOW: Append model STDCpt_2048_3_double_s
INFO-FLOW: Append model Brd_MAD_R
INFO-FLOW: Append model Brd_STD_R
INFO-FLOW: Append model Brd_MAD_I
INFO-FLOW: Append model Brd_STD_I
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_2
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_1
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_114
INFO-FLOW: Append model RFIFilter_0_2048_double_Pipeline_loop_3
INFO-FLOW: Append model RFIFilter_0_2048_double_s
INFO-FLOW: Append model Brd_Res_Real
INFO-FLOW: Append model Brd_Res_Im
INFO-FLOW: Append model top_graph_top_rfi_C
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1 top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1 top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1 top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1 top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1 top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1 top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_mul_54s_6ns_54_5_1 top_graph_top_rfi_C_mul_71ns_4ns_75_5_1 top_graph_top_rfi_C_mul_6ns_73ns_79_5_1 top_graph_top_rfi_C_mul_83ns_6ns_89_5_1 top_graph_top_rfi_C_mul_6ns_92ns_98_5_1 top_graph_top_rfi_C_mul_6ns_87ns_93_5_1 top_graph_top_rfi_C_mul_6ns_82ns_88_5_1 top_graph_top_rfi_C_mul_6ns_77ns_83_5_1 top_graph_top_rfi_C_mul_12s_80ns_90_5_1 top_graph_top_rfi_C_mul_40ns_40ns_80_2_1 top_graph_top_rfi_C_mul_13s_71s_71_5_1 top_graph_top_rfi_C_mul_43ns_36ns_79_3_1 top_graph_top_rfi_C_mul_49ns_44ns_93_5_1 top_graph_top_rfi_C_mul_50ns_50ns_100_5_1 top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1 top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6 top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1 top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1 top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_regslice_both top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d8156_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d8156_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A top_graph_top_rfi_C_fifo_w64_d4078_A Brd_Acq_Im Brd_Acq_Real MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3 sortList MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 MADCpt_2048_3_double_s STDCpt_2048_3_double_Pipeline_loop_2 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 pow_generic_double_s STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 STDCpt_2048_3_double_Pipeline_loop_3 STDCpt_2048_3_double_s Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I RFIFilter_0_2048_double_Pipeline_loop_2 RFIFilter_0_2048_double_Pipeline_loop_1 RFIFilter_0_2048_double_Pipeline_loop_114 RFIFilter_0_2048_double_Pipeline_loop_3 RFIFilter_0_2048_double_s Brd_Res_Real Brd_Res_Im top_graph_top_rfi_C
INFO-FLOW: Generating /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO-FLOW: To file: write model top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_regslice_both
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d8156_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model top_graph_top_rfi_C_fifo_w64_d4078_A
INFO-FLOW: To file: write model Brd_Acq_Im
INFO-FLOW: To file: write model Brd_Acq_Real
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model sortList_Pipeline_1
INFO-FLOW: To file: write model sortList_Pipeline_VITIS_LOOP_23_1
INFO-FLOW: To file: write model sortList_Pipeline_VITIS_LOOP_38_1
INFO-FLOW: To file: write model sortList_Pipeline_VITIS_LOOP_45_3
INFO-FLOW: To file: write model sortList
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
INFO-FLOW: To file: write model MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
INFO-FLOW: To file: write model MADCpt_2048_3_double_s
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_loop_2
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
INFO-FLOW: To file: write model STDCpt_2048_3_double_Pipeline_loop_3
INFO-FLOW: To file: write model STDCpt_2048_3_double_s
INFO-FLOW: To file: write model Brd_MAD_R
INFO-FLOW: To file: write model Brd_STD_R
INFO-FLOW: To file: write model Brd_MAD_I
INFO-FLOW: To file: write model Brd_STD_I
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_2
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_1
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_114
INFO-FLOW: To file: write model RFIFilter_0_2048_double_Pipeline_loop_3
INFO-FLOW: To file: write model RFIFilter_0_2048_double_s
INFO-FLOW: To file: write model Brd_Res_Real
INFO-FLOW: To file: write model Brd_Res_Im
INFO-FLOW: To file: write model top_graph_top_rfi_C
INFO-FLOW: Generating /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/vhdl' dstVlogDir='/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/vlog' tclDir='/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db' modelList='top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_mul_54s_6ns_54_5_1
top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
top_graph_top_rfi_C_mul_12s_80ns_90_5_1
top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
top_graph_top_rfi_C_mul_13s_71s_71_5_1
top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
Brd_Acq_Im
Brd_Acq_Real
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
sortList_Pipeline_1
sortList_Pipeline_VITIS_LOOP_23_1
sortList_Pipeline_VITIS_LOOP_38_1
sortList_Pipeline_VITIS_LOOP_45_3
sortList
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
MADCpt_2048_3_double_s
STDCpt_2048_3_double_Pipeline_loop_2
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
pow_generic_double_s
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
STDCpt_2048_3_double_Pipeline_loop_3
STDCpt_2048_3_double_s
Brd_MAD_R
Brd_STD_R
Brd_MAD_I
Brd_STD_I
RFIFilter_0_2048_double_Pipeline_loop_2
RFIFilter_0_2048_double_Pipeline_loop_1
RFIFilter_0_2048_double_Pipeline_loop_114
RFIFilter_0_2048_double_Pipeline_loop_3
RFIFilter_0_2048_double_s
Brd_Res_Real
Brd_Res_Im
top_graph_top_rfi_C
' expOnly='0'
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.36 sec.
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.compgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_U(top_graph_top_rfi_C_fifo_w64_d8156_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_U(top_graph_top_rfi_C_fifo_w64_d8156_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_R_o_Brd_STD_R_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_STD_Computation_std_I_o_Brd_STD_I_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_U(top_graph_top_rfi_C_fifo_w64_d4078_A)' using Vivado Default RAMs.
Command       ap_source done; 0.24 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.64 seconds; current allocated memory: 1.298 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name Brd_Acq_Im
INFO-FLOW: No bind nodes found for module_name Brd_Acq_Real
INFO-FLOW: No bind nodes found for module_name Brd_MAD_R
INFO-FLOW: No bind nodes found for module_name Brd_STD_R
INFO-FLOW: No bind nodes found for module_name Brd_MAD_I
INFO-FLOW: No bind nodes found for module_name Brd_STD_I
INFO-FLOW: No bind nodes found for module_name Brd_Res_Real
INFO-FLOW: No bind nodes found for module_name Brd_Res_Im
INFO-FLOW: No bind nodes found for module_name top_graph_top_rfi_C
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_mul_54s_6ns_54_5_1
top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
top_graph_top_rfi_C_mul_12s_80ns_90_5_1
top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
top_graph_top_rfi_C_mul_13s_71s_71_5_1
top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
Brd_Acq_Im
Brd_Acq_Real
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
sortList_Pipeline_1
sortList_Pipeline_VITIS_LOOP_23_1
sortList_Pipeline_VITIS_LOOP_38_1
sortList_Pipeline_VITIS_LOOP_45_3
sortList
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
MADCpt_2048_3_double_s
STDCpt_2048_3_double_Pipeline_loop_2
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
pow_generic_double_s
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
STDCpt_2048_3_double_Pipeline_loop_3
STDCpt_2048_3_double_s
Brd_MAD_R
Brd_STD_R
Brd_MAD_I
Brd_STD_I
RFIFilter_0_2048_double_Pipeline_loop_2
RFIFilter_0_2048_double_Pipeline_loop_1
RFIFilter_0_2048_double_Pipeline_loop_114
RFIFilter_0_2048_double_Pipeline_loop_3
RFIFilter_0_2048_double_s
Brd_Res_Real
Brd_Res_Im
top_graph_top_rfi_C
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
Execute       sc_get_clocks top_graph_top_rfi_C 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP top_graph_top_rfi_C DATA {top_graph_top_rfi_C {DEPTH 1 CHILDREN {Brd_Acq_Im Brd_Acq_Real MADCpt_2048_3_double_s STDCpt_2048_3_double_s Brd_MAD_R Brd_STD_R Brd_MAD_I Brd_STD_I RFIFilter_0_2048_double_s Brd_Res_Real Brd_Res_Im} AREA {DSP 115 BRAM 2526 URAM 0}} Brd_Acq_Im {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_Acq_Real {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_s {DEPTH 2 CHILDREN {MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 sortList sortList MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_list_R_i_U SOURCE {} VARIABLE sorted_list_R_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_list_I_i_U SOURCE {} VARIABLE sorted_list_I_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RDRi_U SOURCE ../include/madCpt.hpp:81 VARIABLE RDRi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RDIi_U SOURCE ../include/madCpt.hpp:82 VARIABLE RDIi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_R_U SOURCE ../include/madCpt.hpp:96 VARIABLE deviation_list_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_I_U SOURCE ../include/madCpt.hpp:98 VARIABLE deviation_list_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_deviated_list_R_i_U SOURCE {} VARIABLE sorted_deviated_list_R_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sorted_deviated_list_I_i_U SOURCE {} VARIABLE sorted_deviated_list_I_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MRo_U SOURCE ../include/madCpt.hpp:111 VARIABLE MRo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MIo_U SOURCE ../include/madCpt.hpp:112 VARIABLE MIo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U61 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U62 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i9_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i1_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U61 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i1_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i2_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:108 VARIABLE median_absolute_deviation_R LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U62 SOURCE ../include/madCpt.hpp:57 VARIABLE add_i2_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:57 VARIABLE div4_i3_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:109 VARIABLE median_absolute_deviation_I LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U63 SOURCE ../include/madCpt.hpp:108 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U64 SOURCE ../include/madCpt.hpp:109 VARIABLE mul2_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 28 BRAM 2128 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_98_p2 SOURCE ../include/madCpt.hpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList {DEPTH 3 CHILDREN {sortList_Pipeline_1 sortList_Pipeline_VITIS_LOOP_23_1 sortList_Pipeline_VITIS_LOOP_38_1 sortList_Pipeline_VITIS_LOOP_45_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME count_U SOURCE ../include/madCpt.hpp:33 VARIABLE count LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1024 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_198_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513 VARIABLE add_ln513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_212_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_3_fu_280_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_305_p2 SOURCE ../include/madCpt.hpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_319_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 VARIABLE empty_95 LOOP VITIS_LOOP_44_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_342_p2 SOURCE ../include/madCpt.hpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1024 URAM 0}} sortList_Pipeline_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_56_p2 SOURCE {} VARIABLE empty_92 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList_Pipeline_VITIS_LOOP_23_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_106_p2 SOURCE ../include/madCpt.hpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_23_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList_Pipeline_VITIS_LOOP_38_1 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_142_p2 SOURCE ../include/madCpt.hpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_180_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513 VARIABLE add_ln513 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_194_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364 VARIABLE sub_ln1364 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_273_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE result_V_2 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln40_fu_292_p2 SOURCE ../include/madCpt.hpp:40 VARIABLE sub_ln40 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_326_p2 SOURCE ../include/madCpt.hpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sortList_Pipeline_VITIS_LOOP_45_3 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_103_p2 SOURCE {} VARIABLE j_1 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_117_p2 SOURCE ../include/madCpt.hpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_45_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_92_p2 SOURCE ../include/madCpt.hpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_92_p2 SOURCE ../include/madCpt.hpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_94_p2 SOURCE ../include/madCpt.hpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_100_p2 SOURCE ../include/madCpt.hpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_s {DEPTH 2 CHILDREN {STDCpt_2048_3_double_Pipeline_loop_2 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 STDCpt_2048_3_double_Pipeline_loop_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_7_full_dsp_1_U157 SOURCE ../include/stdCpt.hpp:46 VARIABLE RRi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RRo_U SOURCE ../include/stdCpt.hpp:47 VARIABLE RRo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIi_U SOURCE ../include/stdCpt.hpp:48 VARIABLE RIi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIo_U SOURCE ../include/stdCpt.hpp:49 VARIABLE RIo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_R_U SOURCE ../include/stdCpt.hpp:60 VARIABLE deviation_list_R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME deviation_list_I_U SOURCE ../include/stdCpt.hpp:62 VARIABLE deviation_list_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:25 VARIABLE average_R LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:25 VARIABLE av_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:36 VARIABLE variance_R LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U153 SOURCE ../include/stdCpt.hpp:36 VARIABLE variance_I LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U154 SOURCE ../include/stdCpt.hpp:73 VARIABLE tmp_7_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U152 SOURCE ../include/stdCpt.hpp:73 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U155 SOURCE ../include/stdCpt.hpp:74 VARIABLE tmp_8_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U153 SOURCE ../include/stdCpt.hpp:74 VARIABLE mul1_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 73 BRAM 78 URAM 0}} STDCpt_2048_3_double_Pipeline_loop_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_98_p2 SOURCE ../include/stdCpt.hpp:50 VARIABLE add_ln50 LOOP loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_85_p2 SOURCE ../include/stdCpt.hpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_85_p2 SOURCE ../include/stdCpt.hpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 {DEPTH 3 CHILDREN pow_generic_double_s BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_150_p2 SOURCE ../include/stdCpt.hpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_594_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_654_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U93 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U85 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:691 VARIABLE mul_ln691 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_839_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U86 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_848_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_922_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_73ns_79_5_1_U87 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_939_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_1003_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U88 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_1020_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_1094_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_92ns_98_5_1_U89 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_1111_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_1181_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_87ns_93_5_1_U90 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_1198_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_1268_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_82ns_88_5_1_U91 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_1285_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_1372_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_77ns_83_5_1_U92 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_1389_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_fu_1489_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_1_fu_1458_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_2_fu_1497_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_3_fu_1503_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_4_fu_1464_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_5_fu_1512_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME log_sum_V_1_fu_1551_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE log_sum_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U94 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1532_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1200 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1199_fu_1559_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE add_ln1199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_1575_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U99 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U99 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_1649_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_int_base.h:839 VARIABLE ret_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U95 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1690_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_1765_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U96 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_7_fu_1812_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1821_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U97 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_9_fu_1889_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE add_ln666_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1898_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_1936_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U98 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1125 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_1979_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE ret_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1199_6_fu_1985_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE add_ln1199_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1199_7_fu_1991_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1199 VARIABLE add_ln1199_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2005_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_int.h:24 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2137_p2 SOURCE /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_int.h:183 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 45 BRAM 30 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 {DEPTH 3 CHILDREN pow_generic_double_s BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_150_p2 SOURCE ../include/stdCpt.hpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_85_p2 SOURCE ../include/stdCpt.hpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_85_p2 SOURCE ../include/stdCpt.hpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_94_p2 SOURCE ../include/stdCpt.hpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_72_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} STDCpt_2048_3_double_Pipeline_loop_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_100_p2 SOURCE ../include/stdCpt.hpp:76 VARIABLE add_ln76 LOOP loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Brd_MAD_R {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_STD_R {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_MAD_I {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_STD_I {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_s {DEPTH 2 CHILDREN {RFIFilter_0_2048_double_Pipeline_loop_2 RFIFilter_0_2048_double_Pipeline_loop_1 RFIFilter_0_2048_double_Pipeline_loop_114 RFIFilter_0_2048_double_Pipeline_loop_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RRi_U SOURCE ../include/rfiFilter.hpp:54 VARIABLE RRi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RRo_U SOURCE ../include/rfiFilter.hpp:55 VARIABLE RRo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIi_U SOURCE ../include/rfiFilter.hpp:57 VARIABLE RIi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME RIo_U SOURCE ../include/rfiFilter.hpp:58 VARIABLE RIo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U210 SOURCE ../include/rfiFilter.hpp:48 VARIABLE add4_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U211 SOURCE ../include/rfiFilter.hpp:48 VARIABLE av_threshold_i LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}}} AREA {DSP 14 BRAM 32 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_98_p2 SOURCE ../include/rfiFilter.hpp:60 VARIABLE add_ln60 LOOP loop_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_152_p2 SOURCE ../include/rfiFilter.hpp:19 VARIABLE add_ln19 LOOP loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_114 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_152_p2 SOURCE ../include/rfiFilter.hpp:19 VARIABLE add_ln19 LOOP loop_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} RFIFilter_0_2048_double_Pipeline_loop_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_100_p2 SOURCE ../include/rfiFilter.hpp:67 VARIABLE add_ln67 LOOP loop_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Brd_Res_Real {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} Brd_Res_Im {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.305 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_graph_top_rfi_C.
INFO: [VLOG 209-307] Generating Verilog RTL for top_graph_top_rfi_C.
Execute       syn_report -model top_graph_top_rfi_C -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 134.76 MHz
Command     autosyn done; 23.25 sec.
Command   csynth_design done; 55.06 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52.51 seconds. CPU system time: 1.96 seconds. Elapsed time: 55.06 seconds; current allocated memory: 285.004 MB.
Execute   export_design -rtl verilog -format ip_catalog -output top_graph_top_rfi_C.zip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output top_graph_top_rfi_C.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=top_graph_top_rfi_C.zip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_graph_top_rfi_C xml_exists=0
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_graph_top_rfi_C
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=128 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1
top_graph_top_rfi_C_sortList_count_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1
top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1
top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
top_graph_top_rfi_C_MADCpt_2048_3_double_s_sorted_list_R_i_RAM_AUTO_1R1W
top_graph_top_rfi_C_MADCpt_2048_3_double_s_RDRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_mul_54s_6ns_54_5_1
top_graph_top_rfi_C_mul_71ns_4ns_75_5_1
top_graph_top_rfi_C_mul_6ns_73ns_79_5_1
top_graph_top_rfi_C_mul_83ns_6ns_89_5_1
top_graph_top_rfi_C_mul_6ns_92ns_98_5_1
top_graph_top_rfi_C_mul_6ns_87ns_93_5_1
top_graph_top_rfi_C_mul_6ns_82ns_88_5_1
top_graph_top_rfi_C_mul_6ns_77ns_83_5_1
top_graph_top_rfi_C_mul_12s_80ns_90_5_1
top_graph_top_rfi_C_mul_40ns_40ns_80_2_1
top_graph_top_rfi_C_mul_13s_71s_71_5_1
top_graph_top_rfi_C_mul_43ns_36ns_79_3_1
top_graph_top_rfi_C_mul_49ns_44ns_93_5_1
top_graph_top_rfi_C_mul_50ns_50ns_100_5_1
top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1
top_graph_top_rfi_C_RFIFilter_0_2048_double_s_RRi_RAM_AUTO_1R1W
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_regslice_both
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d8156_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
top_graph_top_rfi_C_fifo_w64_d4078_A
Brd_Acq_Im
Brd_Acq_Real
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1
sortList_Pipeline_1
sortList_Pipeline_VITIS_LOOP_23_1
sortList_Pipeline_VITIS_LOOP_38_1
sortList_Pipeline_VITIS_LOOP_45_3
sortList
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2
MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3
MADCpt_2048_3_double_s
STDCpt_2048_3_double_Pipeline_loop_2
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
pow_generic_double_s
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
STDCpt_2048_3_double_Pipeline_loop_3
STDCpt_2048_3_double_s
Brd_MAD_R
Brd_STD_R
Brd_MAD_I
Brd_STD_I
RFIFilter_0_2048_double_Pipeline_loop_2
RFIFilter_0_2048_double_Pipeline_loop_1
RFIFilter_0_2048_double_Pipeline_loop_114
RFIFilter_0_2048_double_Pipeline_loop_3
RFIFilter_0_2048_double_s
Brd_Res_Real
Brd_Res_Im
top_graph_top_rfi_C
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Im.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Acq_Real.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_23_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_38_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList_Pipeline_VITIS_LOOP_45_3.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/sortList.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_69_115.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_114_2.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_Pipeline_VITIS_LOOP_119_3.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/MADCpt_2048_3_double_s.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_2.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_Pipeline_loop_3.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/STDCpt_2048_3_double_s.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_R.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_R.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_MAD_I.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_STD_I.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_2.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_1.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_114.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_Pipeline_loop_3.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/RFIFilter_0_2048_double_s.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Real.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/Brd_Res_Im.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
Execute     sc_get_clocks top_graph_top_rfi_C 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/misc/top_graph_top_rfi_C_sitodp_32ns_64_6_no_dsp_1_ip.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_graph_top_rfi_C
Execute     get_config_export -deadlock_detection 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=top_graph_top_rfi_C
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.rtl_wrap.cfg.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.constraint.tcl 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/top_graph_top_rfi_C.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/orenaud/preesm2/RFI/CodeFPGA/generated/top_graph_top_rfi_C/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s top_graph_top_rfi_C.zip 
INFO: [HLS 200-802] Generated output file top_graph_top_rfi_C.zip
Command   export_design done; 52.51 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 38.74 seconds. CPU system time: 1.52 seconds. Elapsed time: 52.51 seconds; current allocated memory: 7.793 MB.
Execute   cleanup_all 
