Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 15 16:54:13 2023
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sevensegment_timing_summary_routed.rpt -pb sevensegment_timing_summary_routed.pb -rpx sevensegment_timing_summary_routed.rpx -warn_on_violation
| Design       : sevensegment
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  109          inf        0.000                      0                  109           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u5/oS_ENS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 2.582ns (30.079%)  route 6.001ns (69.921%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    Y5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  I3_IBUF_inst/O
                         net (fo=12, routed)          2.619     4.141    u5/I3_IBUF
    SLICE_X79Y97         LUT5 (Prop_lut5_I0_O)        0.119     4.260 r  u5/oS_ENS[6]_i_18/O
                         net (fo=3, routed)           0.825     5.086    u5/p_0_in__1[2]
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.332     5.418 r  u5/oS_ENS[6]_i_13/O
                         net (fo=7, routed)           0.998     6.416    u5/ones1
    SLICE_X79Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.540 r  u5/oS_ENS[0]_i_2/O
                         net (fo=2, routed)           0.829     7.369    u5/G1
    SLICE_X79Y98         LUT5 (Prop_lut5_I4_O)        0.152     7.521 r  u5/oS_ENS[0]_i_3/O
                         net (fo=1, routed)           0.730     8.251    u5/oS_ENS[0]_i_3_n_0
    SLICE_X80Y100        LUT6 (Prop_lut6_I1_O)        0.332     8.583 r  u5/oS_ENS[0]_i_1/O
                         net (fo=1, routed)           0.000     8.583    u5/oS_ENS[0]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  u5/oS_ENS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u5/oS_ENS_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 2.255ns (27.971%)  route 5.806ns (72.029%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    Y5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  I3_IBUF_inst/O
                         net (fo=12, routed)          3.025     4.547    u5/I3_IBUF
    SLICE_X79Y97         LUT5 (Prop_lut5_I0_O)        0.124     4.671 r  u5/oS_ENS[6]_i_19/O
                         net (fo=3, routed)           0.650     5.321    u5/oS_ENS[6]_i_19_n_0
    SLICE_X78Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.445 r  u5/oS_ENS[6]_i_9/O
                         net (fo=7, routed)           1.318     6.763    u5/ones[3]
    SLICE_X80Y99         LUT5 (Prop_lut5_I2_O)        0.153     6.916 r  u5/oS_ENS[6]_i_2/O
                         net (fo=1, routed)           0.813     7.730    u5/oS_ENS[6]_i_2_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I0_O)        0.331     8.061 r  u5/oS_ENS[6]_i_1/O
                         net (fo=1, routed)           0.000     8.061    u5/oS_ENS[6]_i_1_n_0
    SLICE_X80Y99         FDRE                                         r  u5/oS_ENS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u5/oS_ENS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 2.019ns (25.849%)  route 5.791ns (74.151%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    Y5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  I3_IBUF_inst/O
                         net (fo=12, routed)          3.025     4.547    u5/I3_IBUF
    SLICE_X79Y97         LUT5 (Prop_lut5_I0_O)        0.124     4.671 r  u5/oS_ENS[6]_i_19/O
                         net (fo=3, routed)           0.650     5.321    u5/oS_ENS[6]_i_19_n_0
    SLICE_X78Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.445 r  u5/oS_ENS[6]_i_9/O
                         net (fo=7, routed)           1.318     6.763    u5/ones[3]
    SLICE_X80Y99         LUT5 (Prop_lut5_I1_O)        0.124     6.887 r  u5/oS_ENS[5]_i_2/O
                         net (fo=1, routed)           0.798     7.685    u5/oS_ENS[5]_i_2_n_0
    SLICE_X79Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.809 r  u5/oS_ENS[5]_i_1/O
                         net (fo=1, routed)           0.000     7.809    u5/oS_ENS[5]_i_1_n_0
    SLICE_X79Y99         FDRE                                         r  u5/oS_ENS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/oS_ENS_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 2.177ns (28.622%)  route 5.429ns (71.378%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[1]/C
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.673     1.129    u5/CNT_SCAN_reg[1]
    SLICE_X82Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.253 r  u5/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.615     1.868    u5/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.448 r  u5/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.448    u5/CNT_SCAN1_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.562 r  u5/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    u5/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.676 r  u5/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.676    u5/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.904 f  u5/CNT_SCAN1_carry__2/CO[2]
                         net (fo=67, routed)          1.761     4.665    u5/CNT_SCAN1
    SLICE_X84Y97         LUT5 (Prop_lut5_I3_O)        0.313     4.978 r  u5/oS_COM[7]_i_5/O
                         net (fo=12, routed)          1.752     6.730    u5/oS_COM[7]_i_5_n_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  u5/oS_ENS[6]_i_6/O
                         net (fo=4, routed)           0.628     7.482    u5/oS_ENS[6]_i_6_n_0
    SLICE_X80Y100        LUT6 (Prop_lut6_I4_O)        0.124     7.606 r  u5/oS_ENS[3]_i_1/O
                         net (fo=1, routed)           0.000     7.606    u5/oS_ENS[3]_i_1_n_0
    SLICE_X80Y100        FDRE                                         r  u5/oS_ENS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/oS_COM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_COM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 4.069ns (54.125%)  route 3.449ns (45.875%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE                         0.000     0.000 r  u5/oS_COM_reg[1]/C
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u5/oS_COM_reg[1]/Q
                         net (fo=1, routed)           3.449     3.967    SEG_COM_OBUF[1]
    T1                   OBUF (Prop_obuf_I_O)         3.551     7.517 r  SEG_COM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.517    SEG_COM[1]
    T1                                                                r  SEG_COM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/oS_ENS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 2.177ns (29.042%)  route 5.319ns (70.958%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[1]/C
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.673     1.129    u5/CNT_SCAN_reg[1]
    SLICE_X82Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.253 r  u5/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.615     1.868    u5/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.448 r  u5/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.448    u5/CNT_SCAN1_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.562 r  u5/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    u5/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.676 r  u5/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.676    u5/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.904 f  u5/CNT_SCAN1_carry__2/CO[2]
                         net (fo=67, routed)          1.761     4.665    u5/CNT_SCAN1
    SLICE_X84Y97         LUT5 (Prop_lut5_I3_O)        0.313     4.978 r  u5/oS_COM[7]_i_5/O
                         net (fo=12, routed)          1.752     6.730    u5/oS_COM[7]_i_5_n_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.854 r  u5/oS_ENS[6]_i_6/O
                         net (fo=4, routed)           0.518     7.372    u5/oS_ENS[6]_i_6_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.496 r  u5/oS_ENS[4]_i_1/O
                         net (fo=1, routed)           0.000     7.496    u5/oS_ENS[4]_i_1_n_0
    SLICE_X80Y99         FDRE                                         r  u5/oS_ENS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u5/oS_ENS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.452ns  (logic 2.222ns (29.812%)  route 5.231ns (70.188%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    Y5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  I3_IBUF_inst/O
                         net (fo=12, routed)          2.619     4.141    u5/I3_IBUF
    SLICE_X79Y97         LUT5 (Prop_lut5_I0_O)        0.119     4.260 r  u5/oS_ENS[6]_i_18/O
                         net (fo=3, routed)           0.828     5.088    u5/p_0_in__1[2]
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.332     5.420 r  u5/oS_ENS[6]_i_14/O
                         net (fo=7, routed)           1.106     6.526    u5/ones[2]
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124     6.650 r  u5/oS_ENS[1]_i_2/O
                         net (fo=2, routed)           0.678     7.328    u5/F1
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.124     7.452 r  u5/oS_ENS[1]_i_1/O
                         net (fo=1, routed)           0.000     7.452    u5/oS_ENS[1]_i_1_n_0
    SLICE_X78Y98         FDRE                                         r  u5/oS_ENS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u5/oS_ENS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 2.222ns (29.840%)  route 5.224ns (70.160%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    Y5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  I3_IBUF_inst/O
                         net (fo=12, routed)          2.619     4.141    u5/I3_IBUF
    SLICE_X79Y97         LUT5 (Prop_lut5_I0_O)        0.119     4.260 r  u5/oS_ENS[6]_i_18/O
                         net (fo=3, routed)           0.825     5.086    u5/p_0_in__1[2]
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.332     5.418 r  u5/oS_ENS[6]_i_13/O
                         net (fo=7, routed)           0.956     6.373    u5/ones1
    SLICE_X80Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.497 r  u5/oS_ENS[2]_i_2/O
                         net (fo=2, routed)           0.824     7.321    u5/E1
    SLICE_X80Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  u5/oS_ENS[2]_i_1/O
                         net (fo=1, routed)           0.000     7.445    u5/oS_ENS[2]_i_1_n_0
    SLICE_X80Y97         FDRE                                         r  u5/oS_ENS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/oS_COM_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 2.177ns (30.565%)  route 4.946ns (69.435%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[1]/C
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.673     1.129    u5/CNT_SCAN_reg[1]
    SLICE_X82Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.253 r  u5/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.615     1.868    u5/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.448 r  u5/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.448    u5/CNT_SCAN1_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.562 r  u5/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    u5/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.676 r  u5/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.676    u5/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.904 f  u5/CNT_SCAN1_carry__2/CO[2]
                         net (fo=67, routed)          1.389     4.294    u5/CNT_SCAN1
    SLICE_X82Y96         LUT6 (Prop_lut6_I4_O)        0.313     4.607 r  u5/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.444     5.051    u5/oS_COM[7]_i_6_n_0
    SLICE_X82Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.175 r  u5/oS_COM[7]_i_3/O
                         net (fo=15, routed)          1.824     6.999    u5/oS_COM[7]_i_3_n_0
    SLICE_X79Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.123 r  u5/oS_COM[5]_i_1/O
                         net (fo=1, routed)           0.000     7.123    u5/oS_COM[5]_i_1_n_0
    SLICE_X79Y98         FDRE                                         r  u5/oS_COM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/oS_COM_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 2.053ns (29.257%)  route 4.964ns (70.743%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[1]/C
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u5/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.673     1.129    u5/CNT_SCAN_reg[1]
    SLICE_X82Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.253 r  u5/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.615     1.868    u5/CNT_SCAN1_carry_i_1_n_0
    SLICE_X82Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.448 r  u5/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.448    u5/CNT_SCAN1_carry_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.562 r  u5/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.562    u5/CNT_SCAN1_carry__0_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.676 r  u5/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     2.676    u5/CNT_SCAN1_carry__1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.904 f  u5/CNT_SCAN1_carry__2/CO[2]
                         net (fo=67, routed)          1.761     4.665    u5/CNT_SCAN1
    SLICE_X84Y97         LUT5 (Prop_lut5_I3_O)        0.313     4.978 r  u5/oS_COM[7]_i_5/O
                         net (fo=12, routed)          1.915     6.893    u5/oS_COM[7]_i_5_n_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  u5/oS_COM[3]_i_1/O
                         net (fo=1, routed)           0.000     7.017    u5/oS_COM[3]_i_1_n_0
    SLICE_X80Y101        FDRE                                         r  u5/oS_COM_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[15]/C
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[15]/Q
                         net (fo=4, routed)           0.170     0.311    u5/CNT_SCAN_reg[15]
    SLICE_X81Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u5/CNT_SCAN[12]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u5/CNT_SCAN[12]_i_2_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u5/CNT_SCAN_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u5/CNT_SCAN_reg[12]_i_1_n_4
    SLICE_X81Y98         FDRE                                         r  u5/CNT_SCAN_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[19]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[19]/Q
                         net (fo=4, routed)           0.170     0.311    u5/CNT_SCAN_reg[19]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u5/CNT_SCAN[16]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u5/CNT_SCAN[16]_i_2_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u5/CNT_SCAN_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u5/CNT_SCAN_reg[16]_i_1_n_4
    SLICE_X81Y99         FDRE                                         r  u5/CNT_SCAN_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[27]/C
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[27]/Q
                         net (fo=4, routed)           0.170     0.311    u5/CNT_SCAN_reg[27]
    SLICE_X81Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u5/CNT_SCAN[24]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u5/CNT_SCAN[24]_i_2_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u5/CNT_SCAN_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u5/CNT_SCAN_reg[24]_i_1_n_4
    SLICE_X81Y101        FDRE                                         r  u5/CNT_SCAN_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[31]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[31]/Q
                         net (fo=4, routed)           0.170     0.311    u5/CNT_SCAN_reg[31]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u5/CNT_SCAN[28]_i_2/O
                         net (fo=1, routed)           0.000     0.356    u5/CNT_SCAN[28]_i_2_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u5/CNT_SCAN_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u5/CNT_SCAN_reg[28]_i_1_n_4
    SLICE_X81Y102        FDRE                                         r  u5/CNT_SCAN_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[3]/C
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[3]/Q
                         net (fo=4, routed)           0.170     0.311    u5/CNT_SCAN_reg[3]
    SLICE_X81Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  u5/CNT_SCAN[0]_i_3/O
                         net (fo=1, routed)           0.000     0.356    u5/CNT_SCAN[0]_i_3_n_0
    SLICE_X81Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  u5/CNT_SCAN_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    u5/CNT_SCAN_reg[0]_i_1_n_4
    SLICE_X81Y95         FDRE                                         r  u5/CNT_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[12]/C
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[12]/Q
                         net (fo=4, routed)           0.168     0.309    u5/CNT_SCAN_reg[12]
    SLICE_X81Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u5/CNT_SCAN[12]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u5/CNT_SCAN[12]_i_5_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u5/CNT_SCAN_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u5/CNT_SCAN_reg[12]_i_1_n_7
    SLICE_X81Y98         FDRE                                         r  u5/CNT_SCAN_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[16]/C
    SLICE_X81Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[16]/Q
                         net (fo=4, routed)           0.168     0.309    u5/CNT_SCAN_reg[16]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u5/CNT_SCAN[16]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u5/CNT_SCAN[16]_i_5_n_0
    SLICE_X81Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u5/CNT_SCAN_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u5/CNT_SCAN_reg[16]_i_1_n_7
    SLICE_X81Y99         FDRE                                         r  u5/CNT_SCAN_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[20]/C
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[20]/Q
                         net (fo=4, routed)           0.168     0.309    u5/CNT_SCAN_reg[20]
    SLICE_X81Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u5/CNT_SCAN[20]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u5/CNT_SCAN[20]_i_5_n_0
    SLICE_X81Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u5/CNT_SCAN_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u5/CNT_SCAN_reg[20]_i_1_n_7
    SLICE_X81Y100        FDRE                                         r  u5/CNT_SCAN_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[24]/C
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[24]/Q
                         net (fo=4, routed)           0.168     0.309    u5/CNT_SCAN_reg[24]
    SLICE_X81Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u5/CNT_SCAN[24]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u5/CNT_SCAN[24]_i_5_n_0
    SLICE_X81Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u5/CNT_SCAN_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u5/CNT_SCAN_reg[24]_i_1_n_7
    SLICE_X81Y101        FDRE                                         r  u5/CNT_SCAN_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/CNT_SCAN_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/CNT_SCAN_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y102        FDRE                         0.000     0.000 r  u5/CNT_SCAN_reg[28]/C
    SLICE_X81Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/CNT_SCAN_reg[28]/Q
                         net (fo=4, routed)           0.168     0.309    u5/CNT_SCAN_reg[28]
    SLICE_X81Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  u5/CNT_SCAN[28]_i_5/O
                         net (fo=1, routed)           0.000     0.354    u5/CNT_SCAN[28]_i_5_n_0
    SLICE_X81Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  u5/CNT_SCAN_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    u5/CNT_SCAN_reg[28]_i_1_n_7
    SLICE_X81Y102        FDRE                                         r  u5/CNT_SCAN_reg[28]/D
  -------------------------------------------------------------------    -------------------





