Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 20 03:13:32 2025
| Host         : AarushiLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_f_timing_summary_routed.rpt -pb lab_f_timing_summary_routed.pb -rpx lab_f_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_f
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.179        0.000                      0                 5300        0.145        0.000                      0                 5300       16.670        0.000                       0                  5066  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            21.179        0.000                      0                 5300        0.145        0.000                      0                 5300       19.360        0.000                       0                  5063  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       21.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.179ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[5,4][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        18.203ns  (logic 1.557ns (8.554%)  route 16.646ns (91.446%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 45.721 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          4.081    24.237    pong_bg[7,76][1]_i_3_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I2_O)        0.332    24.569 r  pong_bg[5,4][1]_i_1/O
                         net (fo=1, routed)           0.000    24.569    pong_bg[5,4][1]_i_1_n_0
    SLICE_X7Y131         FDRE                                         r  pong_bg_reg[5,4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.672    45.721    clkfx_BUFG
    SLICE_X7Y131         FDRE                                         r  pong_bg_reg[5,4][1]/C
                         clock pessimism              0.318    46.039    
                         clock uncertainty           -0.323    45.716    
    SLICE_X7Y131         FDRE (Setup_fdre_C_D)        0.032    45.748    pong_bg_reg[5,4][1]
  -------------------------------------------------------------------
                         required time                         45.748    
                         arrival time                         -24.569    
  -------------------------------------------------------------------
                         slack                                 21.179    

Slack (MET) :             21.354ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[41,70][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        18.027ns  (logic 1.557ns (8.637%)  route 16.470ns (91.363%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.001ns = ( 45.721 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          3.906    24.061    pong_bg[7,76][1]_i_3_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.332    24.393 r  pong_bg[41,70][1]_i_1/O
                         net (fo=1, routed)           0.000    24.393    pong_bg[41,70][1]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  pong_bg_reg[41,70][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.672    45.721    clkfx_BUFG
    SLICE_X3Y120         FDRE                                         r  pong_bg_reg[41,70][1]/C
                         clock pessimism              0.318    46.039    
                         clock uncertainty           -0.323    45.716    
    SLICE_X3Y120         FDRE (Setup_fdre_C_D)        0.031    45.747    pong_bg_reg[41,70][1]
  -------------------------------------------------------------------
                         required time                         45.747    
                         arrival time                         -24.393    
  -------------------------------------------------------------------
                         slack                                 21.354    

Slack (MET) :             21.742ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[34,47][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.615ns  (logic 1.557ns (8.839%)  route 16.058ns (91.161%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.927ns = ( 45.647 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          3.493    23.649    pong_bg[7,76][1]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I1_O)        0.332    23.981 r  pong_bg[34,47][1]_i_1/O
                         net (fo=1, routed)           0.000    23.981    pong_bg[34,47][1]_i_1_n_0
    SLICE_X8Y125         FDRE                                         r  pong_bg_reg[34,47][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.598    45.647    clkfx_BUFG
    SLICE_X8Y125         FDRE                                         r  pong_bg_reg[34,47][1]/C
                         clock pessimism              0.318    45.965    
                         clock uncertainty           -0.323    45.642    
    SLICE_X8Y125         FDRE (Setup_fdre_C_D)        0.081    45.723    pong_bg_reg[34,47][1]
  -------------------------------------------------------------------
                         required time                         45.723    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                 21.742    

Slack (MET) :             22.274ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[41,51][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.116ns  (logic 1.557ns (9.097%)  route 15.559ns (90.903%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 45.732 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          2.994    23.150    pong_bg[7,76][1]_i_3_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I2_O)        0.332    23.482 r  pong_bg[41,51][1]_i_1/O
                         net (fo=1, routed)           0.000    23.482    pong_bg[41,51][1]_i_1_n_0
    SLICE_X5Y147         FDRE                                         r  pong_bg_reg[41,51][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.683    45.732    clkfx_BUFG
    SLICE_X5Y147         FDRE                                         r  pong_bg_reg[41,51][1]/C
                         clock pessimism              0.318    46.050    
                         clock uncertainty           -0.323    45.727    
    SLICE_X5Y147         FDRE (Setup_fdre_C_D)        0.029    45.756    pong_bg_reg[41,51][1]
  -------------------------------------------------------------------
                         required time                         45.756    
                         arrival time                         -23.482    
  -------------------------------------------------------------------
                         slack                                 22.274    

Slack (MET) :             22.318ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[58,4][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.050ns  (logic 1.324ns (7.766%)  route 15.726ns (92.234%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 45.657 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          1.125    15.268    pong_bg[24,54][1]_i_3_n_0
    SLICE_X1Y116         LUT6 (Prop_lut6_I0_O)        0.124    15.392 f  pong_bg[52,77][1]_i_2/O
                         net (fo=118, routed)         6.197    21.589    pong_bg[52,77][1]_i_2_n_0
    SLICE_X30Y147        LUT5 (Prop_lut5_I0_O)        0.124    21.713 r  pong_bg[42,76][1]_i_2/O
                         net (fo=5, routed)           1.578    23.292    pong_bg[42,76][1]_i_2_n_0
    SLICE_X14Y133        LUT6 (Prop_lut6_I1_O)        0.124    23.416 r  pong_bg[58,4][1]_i_1/O
                         net (fo=1, routed)           0.000    23.416    pong_bg[58,4][1]_i_1_n_0
    SLICE_X14Y133        FDRE                                         r  pong_bg_reg[58,4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.608    45.657    clkfx_BUFG
    SLICE_X14Y133        FDRE                                         r  pong_bg_reg[58,4][1]/C
                         clock pessimism              0.318    45.975    
                         clock uncertainty           -0.323    45.652    
    SLICE_X14Y133        FDRE (Setup_fdre_C_D)        0.081    45.733    pong_bg_reg[58,4][1]
  -------------------------------------------------------------------
                         required time                         45.733    
                         arrival time                         -23.416    
  -------------------------------------------------------------------
                         slack                                 22.318    

Slack (MET) :             22.399ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[56,16][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.992ns  (logic 1.557ns (9.163%)  route 15.435ns (90.837%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 45.733 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          2.871    23.026    pong_bg[7,76][1]_i_3_n_0
    SLICE_X1Y147         LUT6 (Prop_lut6_I1_O)        0.332    23.358 r  pong_bg[56,16][1]_i_1/O
                         net (fo=1, routed)           0.000    23.358    pong_bg[56,16][1]_i_1_n_0
    SLICE_X1Y147         FDRE                                         r  pong_bg_reg[56,16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.684    45.733    clkfx_BUFG
    SLICE_X1Y147         FDRE                                         r  pong_bg_reg[56,16][1]/C
                         clock pessimism              0.318    46.051    
                         clock uncertainty           -0.323    45.728    
    SLICE_X1Y147         FDRE (Setup_fdre_C_D)        0.029    45.757    pong_bg_reg[56,16][1]
  -------------------------------------------------------------------
                         required time                         45.757    
                         arrival time                         -23.358    
  -------------------------------------------------------------------
                         slack                                 22.399    

Slack (MET) :             22.500ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[47,17][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.868ns  (logic 1.324ns (7.849%)  route 15.544ns (92.151%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 45.662 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.829    14.973    pong_bg[24,54][1]_i_3_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I0_O)        0.124    15.097 f  pong_bg[31,77][1]_i_2/O
                         net (fo=118, routed)         5.070    20.167    pong_bg[31,77][1]_i_2_n_0
    SLICE_X32Y142        LUT6 (Prop_lut6_I0_O)        0.124    20.291 r  pong_bg[47,74][1]_i_2/O
                         net (fo=12, routed)          2.819    23.110    pong_bg[47,74][1]_i_2_n_0
    SLICE_X8Y110         LUT5 (Prop_lut5_I1_O)        0.124    23.234 r  pong_bg[47,17][1]_i_1/O
                         net (fo=1, routed)           0.000    23.234    pong_bg[47,17][1]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  pong_bg_reg[47,17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.613    45.662    clkfx_BUFG
    SLICE_X8Y110         FDRE                                         r  pong_bg_reg[47,17][1]/C
                         clock pessimism              0.318    45.980    
                         clock uncertainty           -0.323    45.657    
    SLICE_X8Y110         FDRE (Setup_fdre_C_D)        0.077    45.734    pong_bg_reg[47,17][1]
  -------------------------------------------------------------------
                         required time                         45.734    
                         arrival time                         -23.234    
  -------------------------------------------------------------------
                         slack                                 22.500    

Slack (MET) :             22.638ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[13,47][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.676ns  (logic 1.557ns (9.337%)  route 15.119ns (90.663%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 45.652 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          2.554    22.710    pong_bg[7,76][1]_i_3_n_0
    SLICE_X18Y120        LUT6 (Prop_lut6_I2_O)        0.332    23.042 r  pong_bg[13,47][1]_i_1/O
                         net (fo=1, routed)           0.000    23.042    pong_bg[13,47][1]_i_1_n_0
    SLICE_X18Y120        FDRE                                         r  pong_bg_reg[13,47][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.603    45.652    clkfx_BUFG
    SLICE_X18Y120        FDRE                                         r  pong_bg_reg[13,47][1]/C
                         clock pessimism              0.318    45.970    
                         clock uncertainty           -0.323    45.647    
    SLICE_X18Y120        FDRE (Setup_fdre_C_D)        0.032    45.679    pong_bg_reg[13,47][1]
  -------------------------------------------------------------------
                         required time                         45.679    
                         arrival time                         -23.042    
  -------------------------------------------------------------------
                         slack                                 22.638    

Slack (MET) :             22.674ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[0,32][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.570ns  (logic 1.557ns (9.397%)  route 15.013ns (90.603%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 45.657 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 r  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 r  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 r  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 f  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 r  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 f  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.965    20.007    pong_bg[16,57][1]_i_2_n_0
    SLICE_X40Y145        LUT2 (Prop_lut2_I1_O)        0.149    20.156 r  pong_bg[7,76][1]_i_3/O
                         net (fo=39, routed)          2.448    22.604    pong_bg[7,76][1]_i_3_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.332    22.936 r  pong_bg[0,32][1]_i_1/O
                         net (fo=1, routed)           0.000    22.936    pong_bg[0,32][1]_i_1_n_0
    SLICE_X41Y108        FDRE                                         r  pong_bg_reg[0,32][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.608    45.657    clkfx_BUFG
    SLICE_X41Y108        FDRE                                         r  pong_bg_reg[0,32][1]/C
                         clock pessimism              0.247    45.904    
                         clock uncertainty           -0.323    45.581    
    SLICE_X41Y108        FDRE (Setup_fdre_C_D)        0.029    45.610    pong_bg_reg[0,32][1]
  -------------------------------------------------------------------
                         required time                         45.610    
                         arrival time                         -22.936    
  -------------------------------------------------------------------
                         slack                                 22.674    

Slack (MET) :             22.849ns  (required time - arrival time)
  Source:                 colcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[7,23][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.179ns  (logic 1.581ns (9.772%)  route 14.598ns (90.228%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 45.649 - 39.720 ) 
    Source Clock Delay      (SCD):    6.366ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.806     6.366    clkfx_BUFG
    SLICE_X5Y110         FDCE                                         r  colcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDCE (Prop_fdce_C_Q)         0.456     6.822 f  colcnt_reg[4]/Q
                         net (fo=91, routed)          3.867    10.689    colcnt_reg_n_0_[4]
    SLICE_X19Y125        LUT2 (Prop_lut2_I1_O)        0.124    10.813 f  pong_bg[0,4][1]_i_7/O
                         net (fo=12, routed)          1.167    11.980    pong_bg[0,4][1]_i_7_n_0
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.104 f  pong_bg[59,40][1]_i_4/O
                         net (fo=85, routed)          1.301    13.404    pong_bg[59,40][1]_i_4_n_0
    SLICE_X9Y122         LUT3 (Prop_lut3_I1_O)        0.124    13.528 r  pong_bg[24,54][1]_i_4/O
                         net (fo=3, routed)           0.492    14.020    pong_bg[24,54][1]_i_4_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I5_O)        0.124    14.144 f  pong_bg[24,54][1]_i_3/O
                         net (fo=20, routed)          0.774    14.918    pong_bg[24,54][1]_i_3_n_0
    SLICE_X3Y121         LUT6 (Prop_lut6_I0_O)        0.124    15.042 r  pong_bg[16,57][1]_i_2/O
                         net (fo=118, routed)         4.237    19.279    pong_bg[16,57][1]_i_2_n_0
    SLICE_X38Y144        LUT3 (Prop_lut3_I0_O)        0.148    19.427 r  pong_bg[57,23][1]_i_2/O
                         net (fo=24, routed)          2.196    21.623    pong_bg[57,23][1]_i_2_n_0
    SLICE_X15Y123        LUT4 (Prop_lut4_I2_O)        0.357    21.980 r  pong_bg[7,23][1]_i_1/O
                         net (fo=1, routed)           0.565    22.545    pong_bg[7,23][1]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  pong_bg_reg[7,23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.600    45.649    clkfx_BUFG
    SLICE_X15Y123        FDRE                                         r  pong_bg_reg[7,23][1]/C
                         clock pessimism              0.318    45.967    
                         clock uncertainty           -0.323    45.644    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)       -0.250    45.394    pong_bg_reg[7,23][1]
  -------------------------------------------------------------------
                         required time                         45.394    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                 22.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 up1debounce/btnState_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad1_top_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.495%)  route 0.405ns (68.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.591     1.840    up1debounce/clkfx_BUFG
    SLICE_X4Y95          FDRE                                         r  up1debounce/btnState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  up1debounce/btnState_reg/Q
                         net (fo=14, routed)          0.405     2.385    up1debounce/up_1
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.045     2.430 r  up1debounce/pad1_top[1]_i_1/O
                         net (fo=1, routed)           0.000     2.430    up1debounce_n_4
    SLICE_X0Y103         FDPE                                         r  pad1_top_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.950     2.478    clkfx_BUFG
    SLICE_X0Y103         FDPE                                         r  pad1_top_reg[1]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.091     2.285    pad1_top_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 up2debounce/btnState_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad2_top_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.544%)  route 0.444ns (70.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.593     1.842    up2debounce/clkfx_BUFG
    SLICE_X0Y96          FDRE                                         r  up2debounce/btnState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  up2debounce/btnState_reg/Q
                         net (fo=13, routed)          0.444     2.426    up2debounce/up_2
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.045     2.471 r  up2debounce/pad2_top[4]_i_1/O
                         net (fo=1, routed)           0.000     2.471    up2debounce_n_1
    SLICE_X5Y102         FDPE                                         r  pad2_top_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.949     2.477    clkfx_BUFG
    SLICE_X5Y102         FDPE                                         r  pad2_top_reg[4]/C
                         clock pessimism             -0.283     2.193    
    SLICE_X5Y102         FDPE (Hold_fdpe_C_D)         0.092     2.285    pad2_top_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 up1debounce/btnState_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad1_bot_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.184ns (28.316%)  route 0.466ns (71.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.591     1.840    up1debounce/clkfx_BUFG
    SLICE_X4Y95          FDRE                                         r  up1debounce/btnState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  up1debounce/btnState_reg/Q
                         net (fo=14, routed)          0.466     2.447    up1debounce/up_1
    SLICE_X1Y103         LUT4 (Prop_lut4_I1_O)        0.043     2.490 r  up1debounce/pad1_bot[2]_i_1/O
                         net (fo=1, routed)           0.000     2.490    up1debounce_n_9
    SLICE_X1Y103         FDCE                                         r  pad1_bot_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.950     2.478    clkfx_BUFG
    SLICE_X1Y103         FDCE                                         r  pad1_bot_reg[2]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.107     2.301    pad1_bot_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rowcnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            rowcnt_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.951%)  route 0.086ns (29.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.671     1.920    clkfx_BUFG
    SLICE_X2Y113         FDCE                                         r  rowcnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.164     2.084 r  rowcnt_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.086     2.170    rowcnt_reg[2]_rep__0_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.045     2.215 r  rowcnt[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.215    rowcnt[4]_rep_i_1_n_0
    SLICE_X3Y113         FDCE                                         r  rowcnt_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.945     2.473    clkfx_BUFG
    SLICE_X3Y113         FDCE                                         r  rowcnt_reg[4]_rep/C
                         clock pessimism             -0.539     1.933    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.092     2.025    rowcnt_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 up1debounce/btnState_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad1_top_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.069%)  route 0.454ns (70.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.591     1.840    up1debounce/clkfx_BUFG
    SLICE_X4Y95          FDRE                                         r  up1debounce/btnState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  up1debounce/btnState_reg/Q
                         net (fo=14, routed)          0.454     2.435    up1debounce/up_1
    SLICE_X0Y101         LUT5 (Prop_lut5_I1_O)        0.045     2.480 r  up1debounce/pad1_top[3]_i_1/O
                         net (fo=1, routed)           0.000     2.480    up1debounce_n_2
    SLICE_X0Y101         FDCE                                         r  pad1_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.951     2.479    clkfx_BUFG
    SLICE_X0Y101         FDCE                                         r  pad1_top_reg[3]/C
                         clock pessimism             -0.283     2.195    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.092     2.287    pad1_top_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.674     1.923    clkfx_BUFG
    SLICE_X0Y109         FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     2.064 r  hcount_reg[0]/Q
                         net (fo=8, routed)           0.130     2.194    hcount_reg__0[0]
    SLICE_X1Y109         LUT3 (Prop_lut3_I2_O)        0.048     2.242 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.242    plusOp__0[2]
    SLICE_X1Y109         FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.949     2.477    clkfx_BUFG
    SLICE_X1Y109         FDRE                                         r  hcount_reg[2]/C
                         clock pessimism             -0.540     1.936    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.107     2.043    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 up1debounce/btnState_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad1_top_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.612%)  route 0.464ns (71.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.591     1.840    up1debounce/clkfx_BUFG
    SLICE_X4Y95          FDRE                                         r  up1debounce/btnState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  up1debounce/btnState_reg/Q
                         net (fo=14, routed)          0.464     2.445    up1debounce/up_1
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.045     2.490 r  up1debounce/pad1_top[2]_i_1/O
                         net (fo=1, routed)           0.000     2.490    up1debounce_n_3
    SLICE_X0Y101         FDPE                                         r  pad1_top_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.951     2.479    clkfx_BUFG
    SLICE_X0Y101         FDPE                                         r  pad1_top_reg[2]/C
                         clock pessimism             -0.283     2.195    
    SLICE_X0Y101         FDPE (Hold_fdpe_C_D)         0.091     2.286    pad1_top_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 up1debounce/btnState_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad1_bot_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.536%)  route 0.466ns (71.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.591     1.840    up1debounce/clkfx_BUFG
    SLICE_X4Y95          FDRE                                         r  up1debounce/btnState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  up1debounce/btnState_reg/Q
                         net (fo=14, routed)          0.466     2.447    up1debounce/up_1
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.045     2.492 r  up1debounce/pad1_bot[1]_i_1/O
                         net (fo=1, routed)           0.000     2.492    up1debounce_n_10
    SLICE_X1Y103         FDPE                                         r  pad1_bot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.950     2.478    clkfx_BUFG
    SLICE_X1Y103         FDPE                                         r  pad1_bot_reg[1]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X1Y103         FDPE (Hold_fdpe_C_D)         0.092     2.286    pad1_bot_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pong_bg_reg[57,36][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[57,36][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.647     1.896    clkfx_BUFG
    SLICE_X12Y149        FDRE                                         r  pong_bg_reg[57,36][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     2.060 r  pong_bg_reg[57,36][1]/Q
                         net (fo=2, routed)           0.119     2.179    pong_bg_reg[57,36][1]
    SLICE_X12Y149        LUT4 (Prop_lut4_I3_O)        0.045     2.224 r  pong_bg[57,36][1]_i_1/O
                         net (fo=1, routed)           0.000     2.224    pong_bg[57,36][1]_i_1_n_0
    SLICE_X12Y149        FDRE                                         r  pong_bg_reg[57,36][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.921     2.449    clkfx_BUFG
    SLICE_X12Y149        FDRE                                         r  pong_bg_reg[57,36][1]/C
                         clock pessimism             -0.552     1.896    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.121     2.017    pong_bg_reg[57,36][1]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pong_bg_reg[27,42][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[27,42][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X15Y134        FDRE                                         r  pong_bg_reg[27,42][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y134        FDRE (Prop_fdre_C_Q)         0.141     2.032 r  pong_bg_reg[27,42][1]/Q
                         net (fo=2, routed)           0.114     2.146    pong_bg_reg[27,42][1]
    SLICE_X15Y134        LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  pong_bg[27,42][1]_i_1/O
                         net (fo=1, routed)           0.000     2.191    pong_bg[27,42][1]_i_1_n_0
    SLICE_X15Y134        FDRE                                         r  pong_bg_reg[27,42][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.914     2.442    clkfx_BUFG
    SLICE_X15Y134        FDRE                                         r  pong_bg_reg[27,42][1]/C
                         clock pessimism             -0.550     1.891    
    SLICE_X15Y134        FDRE (Hold_fdre_C_D)         0.091     1.982    pong_bg_reg[27,42][1]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X11Y105    FSM_sequential_game_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X11Y105    FSM_sequential_game_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X8Y102     FSM_sequential_game_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X8Y104     ball_col_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X9Y103     ball_col_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X9Y104     ball_col_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.720      38.720     SLICE_X9Y105     ball_col_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X9Y105     ball_col_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y102     FSM_sequential_game_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y102     FSM_sequential_game_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y104     ball_col_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y104     ball_col_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X9Y103     ball_col_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X9Y103     ball_col_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X11Y105    FSM_sequential_game_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y102     FSM_sequential_game_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y102     FSM_sequential_game_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y104     ball_col_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X8Y104     ball_col_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X9Y103     ball_col_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X9Y103     ball_col_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.129ns  (logic 5.469ns (15.569%)  route 29.660ns (84.431%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.807     6.367    clkfx_BUFG
    SLICE_X5Y107         FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  vcount_reg[4]/Q
                         net (fo=1209, routed)       18.573    25.396    vcount_reg[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  red_OBUF[1]_inst_i_1597/O
                         net (fo=1, routed)           0.000    25.520    red_OBUF[1]_inst_i_1597_n_0
    SLICE_X54Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    25.734 r  red_OBUF[1]_inst_i_912/O
                         net (fo=1, routed)           1.127    26.861    red_OBUF[1]_inst_i_912_n_0
    SLICE_X51Y121        LUT6 (Prop_lut6_I0_O)        0.297    27.158 f  red_OBUF[1]_inst_i_351/O
                         net (fo=1, routed)           0.000    27.158    red_OBUF[1]_inst_i_351_n_0
    SLICE_X51Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    27.370 f  red_OBUF[1]_inst_i_104/O
                         net (fo=1, routed)           2.043    29.412    red_OBUF[1]_inst_i_104_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I2_O)        0.299    29.711 r  red_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.433    30.145    red_OBUF[1]_inst_i_32_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I5_O)        0.124    30.269 r  red_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.794    31.063    red_OBUF[1]_inst_i_9_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.187 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.441    32.628    red_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.124    32.752 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           5.248    38.001    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    41.496 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.496    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.814ns  (logic 5.498ns (15.792%)  route 29.316ns (84.208%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.807     6.367    clkfx_BUFG
    SLICE_X5Y107         FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  vcount_reg[4]/Q
                         net (fo=1209, routed)       18.573    25.396    vcount_reg[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  red_OBUF[1]_inst_i_1597/O
                         net (fo=1, routed)           0.000    25.520    red_OBUF[1]_inst_i_1597_n_0
    SLICE_X54Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    25.734 r  red_OBUF[1]_inst_i_912/O
                         net (fo=1, routed)           1.127    26.861    red_OBUF[1]_inst_i_912_n_0
    SLICE_X51Y121        LUT6 (Prop_lut6_I0_O)        0.297    27.158 f  red_OBUF[1]_inst_i_351/O
                         net (fo=1, routed)           0.000    27.158    red_OBUF[1]_inst_i_351_n_0
    SLICE_X51Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    27.370 f  red_OBUF[1]_inst_i_104/O
                         net (fo=1, routed)           2.043    29.412    red_OBUF[1]_inst_i_104_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I2_O)        0.299    29.711 r  red_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.433    30.145    red_OBUF[1]_inst_i_32_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I5_O)        0.124    30.269 r  red_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.794    31.063    red_OBUF[1]_inst_i_9_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.187 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.441    32.628    red_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.124    32.752 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.905    37.657    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    41.181 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.181    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.664ns  (logic 5.503ns (15.875%)  route 29.161ns (84.125%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.807     6.367    clkfx_BUFG
    SLICE_X5Y107         FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  vcount_reg[4]/Q
                         net (fo=1209, routed)       18.573    25.396    vcount_reg[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  red_OBUF[1]_inst_i_1597/O
                         net (fo=1, routed)           0.000    25.520    red_OBUF[1]_inst_i_1597_n_0
    SLICE_X54Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    25.734 r  red_OBUF[1]_inst_i_912/O
                         net (fo=1, routed)           1.127    26.861    red_OBUF[1]_inst_i_912_n_0
    SLICE_X51Y121        LUT6 (Prop_lut6_I0_O)        0.297    27.158 f  red_OBUF[1]_inst_i_351/O
                         net (fo=1, routed)           0.000    27.158    red_OBUF[1]_inst_i_351_n_0
    SLICE_X51Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    27.370 f  red_OBUF[1]_inst_i_104/O
                         net (fo=1, routed)           2.043    29.412    red_OBUF[1]_inst_i_104_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I2_O)        0.299    29.711 r  red_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.433    30.145    red_OBUF[1]_inst_i_32_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I5_O)        0.124    30.269 r  red_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.794    31.063    red_OBUF[1]_inst_i_9_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.187 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.441    32.628    red_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.124    32.752 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.750    37.502    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    41.031 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.031    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.491ns  (logic 5.479ns (15.887%)  route 29.011ns (84.113%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.807     6.367    clkfx_BUFG
    SLICE_X5Y107         FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  vcount_reg[4]/Q
                         net (fo=1209, routed)       18.573    25.396    vcount_reg[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  red_OBUF[1]_inst_i_1597/O
                         net (fo=1, routed)           0.000    25.520    red_OBUF[1]_inst_i_1597_n_0
    SLICE_X54Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    25.734 r  red_OBUF[1]_inst_i_912/O
                         net (fo=1, routed)           1.127    26.861    red_OBUF[1]_inst_i_912_n_0
    SLICE_X51Y121        LUT6 (Prop_lut6_I0_O)        0.297    27.158 f  red_OBUF[1]_inst_i_351/O
                         net (fo=1, routed)           0.000    27.158    red_OBUF[1]_inst_i_351_n_0
    SLICE_X51Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    27.370 f  red_OBUF[1]_inst_i_104/O
                         net (fo=1, routed)           2.043    29.412    red_OBUF[1]_inst_i_104_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I2_O)        0.299    29.711 r  red_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.433    30.145    red_OBUF[1]_inst_i_32_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I5_O)        0.124    30.269 r  red_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.794    31.063    red_OBUF[1]_inst_i_9_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.187 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.441    32.628    red_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.124    32.752 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.600    37.352    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    40.858 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.858    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.359ns  (logic 5.498ns (16.001%)  route 28.861ns (83.999%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.807     6.367    clkfx_BUFG
    SLICE_X5Y107         FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  vcount_reg[4]/Q
                         net (fo=1209, routed)       18.573    25.396    vcount_reg[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  red_OBUF[1]_inst_i_1597/O
                         net (fo=1, routed)           0.000    25.520    red_OBUF[1]_inst_i_1597_n_0
    SLICE_X54Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    25.734 r  red_OBUF[1]_inst_i_912/O
                         net (fo=1, routed)           1.127    26.861    red_OBUF[1]_inst_i_912_n_0
    SLICE_X51Y121        LUT6 (Prop_lut6_I0_O)        0.297    27.158 f  red_OBUF[1]_inst_i_351/O
                         net (fo=1, routed)           0.000    27.158    red_OBUF[1]_inst_i_351_n_0
    SLICE_X51Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    27.370 f  red_OBUF[1]_inst_i_104/O
                         net (fo=1, routed)           2.043    29.412    red_OBUF[1]_inst_i_104_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I2_O)        0.299    29.711 r  red_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.433    30.145    red_OBUF[1]_inst_i_32_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I5_O)        0.124    30.269 r  red_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.794    31.063    red_OBUF[1]_inst_i_9_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.187 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.441    32.628    red_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.124    32.752 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.450    37.202    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    40.726 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.726    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.197ns  (logic 5.493ns (16.064%)  route 28.704ns (83.936%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.807     6.367    clkfx_BUFG
    SLICE_X5Y107         FDRE                                         r  vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  vcount_reg[4]/Q
                         net (fo=1209, routed)       18.573    25.396    vcount_reg[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I2_O)        0.124    25.520 r  red_OBUF[1]_inst_i_1597/O
                         net (fo=1, routed)           0.000    25.520    red_OBUF[1]_inst_i_1597_n_0
    SLICE_X54Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    25.734 r  red_OBUF[1]_inst_i_912/O
                         net (fo=1, routed)           1.127    26.861    red_OBUF[1]_inst_i_912_n_0
    SLICE_X51Y121        LUT6 (Prop_lut6_I0_O)        0.297    27.158 f  red_OBUF[1]_inst_i_351/O
                         net (fo=1, routed)           0.000    27.158    red_OBUF[1]_inst_i_351_n_0
    SLICE_X51Y121        MUXF7 (Prop_muxf7_I0_O)      0.212    27.370 f  red_OBUF[1]_inst_i_104/O
                         net (fo=1, routed)           2.043    29.412    red_OBUF[1]_inst_i_104_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I2_O)        0.299    29.711 r  red_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.433    30.145    red_OBUF[1]_inst_i_32_n_0
    SLICE_X23Y125        LUT6 (Prop_lut6_I5_O)        0.124    30.269 r  red_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.794    31.063    red_OBUF[1]_inst_i_9_n_0
    SLICE_X19Y126        LUT6 (Prop_lut6_I3_O)        0.124    31.187 r  red_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.441    32.628    red_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y114         LUT5 (Prop_lut5_I2_O)        0.124    32.752 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.292    37.045    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    40.564 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.564    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 4.037ns (53.510%)  route 3.507ns (46.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.805     6.365    clkfx_BUFG
    SLICE_X2Y112         FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.518     6.883 r  hsync_reg/Q
                         net (fo=1, routed)           3.507    10.390    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.909 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.909    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 4.021ns (54.366%)  route 3.375ns (45.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.809     6.369    clkfx_BUFG
    SLICE_X2Y106         FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.518     6.887 r  vsync_reg/Q
                         net (fo=1, routed)           3.375    10.262    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.766 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.766    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.369ns (58.235%)  route 0.981ns (41.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.675     1.924    clkfx_BUFG
    SLICE_X2Y106         FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.164     2.088 r  vsync_reg/Q
                         net (fo=1, routed)           0.981     3.070    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.274 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.274    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.384ns (57.347%)  route 1.029ns (42.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.672     1.921    clkfx_BUFG
    SLICE_X2Y112         FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     2.085 r  hsync_reg/Q
                         net (fo=1, routed)           1.029     3.114    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.334 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.334    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.429ns (44.891%)  route 1.755ns (55.109%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X8Y114         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     2.055 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.232     2.287    p_0_in[6]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.522     3.855    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.075 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.075    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.434ns (44.157%)  route 1.813ns (55.843%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X8Y114         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     2.055 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.232     2.287    p_0_in[6]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.581     3.913    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.138 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.138    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.292ns  (logic 1.416ns (43.006%)  route 1.876ns (56.994%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X8Y114         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     2.055 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.232     2.287    p_0_in[6]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.644     3.976    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.183 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.183    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.378ns  (logic 1.439ns (42.600%)  route 1.939ns (57.400%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X8Y114         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     2.055 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.232     2.287    p_0_in[6]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.707     4.039    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.269 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.269    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 1.434ns (41.634%)  route 2.010ns (58.366%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X8Y114         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     2.055 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.232     2.287    p_0_in[6]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.778     4.110    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.335 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.335    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 1.406ns (39.546%)  route 2.149ns (60.454%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X8Y114         FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164     2.055 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.232     2.287    p_0_in[6]
    SLICE_X8Y114         LUT5 (Prop_lut5_I3_O)        0.045     2.332 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.916     4.249    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.445 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.445    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay          4923 Endpoints
Min Delay          4923 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[15,29][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.304ns  (logic 2.067ns (5.541%)  route 35.237ns (94.459%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2286, routed)       27.785    29.247    reset_IBUF
    SLICE_X37Y115        LUT4 (Prop_lut4_I1_O)        0.153    29.400 r  pong_bg[6,49][1]_i_3/O
                         net (fo=146, routed)         4.981    34.381    pong_bg[6,49][1]_i_3_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.327    34.708 r  pong_bg[15,29][1]_i_2/O
                         net (fo=4, routed)           2.472    37.180    pong_bg[15,29][1]_i_2_n_0
    SLICE_X51Y142        LUT4 (Prop_lut4_I2_O)        0.124    37.304 r  pong_bg[15,29][1]_i_1/O
                         net (fo=1, routed)           0.000    37.304    pong_bg[15,29][1]_i_1_n_0
    SLICE_X51Y142        FDRE                                         r  pong_bg_reg[15,29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.611     5.940    clkfx_BUFG
    SLICE_X51Y142        FDRE                                         r  pong_bg_reg[15,29][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[15,78][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.273ns  (logic 2.067ns (5.545%)  route 35.206ns (94.455%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2286, routed)       27.785    29.247    reset_IBUF
    SLICE_X37Y115        LUT4 (Prop_lut4_I1_O)        0.153    29.400 r  pong_bg[6,49][1]_i_3/O
                         net (fo=146, routed)         4.981    34.381    pong_bg[6,49][1]_i_3_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.327    34.708 r  pong_bg[15,29][1]_i_2/O
                         net (fo=4, routed)           2.441    37.149    pong_bg[15,29][1]_i_2_n_0
    SLICE_X52Y132        LUT4 (Prop_lut4_I2_O)        0.124    37.273 r  pong_bg[15,78][1]_i_1/O
                         net (fo=1, routed)           0.000    37.273    pong_bg[15,78][1]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  pong_bg_reg[15,78][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.604     5.933    clkfx_BUFG
    SLICE_X52Y132        FDRE                                         r  pong_bg_reg[15,78][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[5,51][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.815ns  (logic 2.095ns (5.691%)  route 34.720ns (94.309%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       28.159    29.622    reset_IBUF
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.153    29.775 f  pong_bg[58,24][1]_i_3/O
                         net (fo=133, routed)         5.755    35.530    pong_bg[58,24][1]_i_3_n_0
    SLICE_X11Y134        LUT6 (Prop_lut6_I2_O)        0.327    35.857 r  pong_bg[5,51][1]_i_2/O
                         net (fo=1, routed)           0.806    36.663    pong_bg_reg[5,51]0
    SLICE_X11Y135        LUT3 (Prop_lut3_I1_O)        0.152    36.815 r  pong_bg[5,51][1]_i_1/O
                         net (fo=1, routed)           0.000    36.815    pong_bg[5,51][1]_i_1_n_0
    SLICE_X11Y135        FDRE                                         r  pong_bg_reg[5,51][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X11Y135        FDRE                                         r  pong_bg_reg[5,51][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[14,51][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.813ns  (logic 2.067ns (5.615%)  route 34.746ns (94.385%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       28.159    29.622    reset_IBUF
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.153    29.775 f  pong_bg[58,24][1]_i_3/O
                         net (fo=133, routed)         6.118    35.893    pong_bg[58,24][1]_i_3_n_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.327    36.220 r  pong_bg[14,51][1]_i_2/O
                         net (fo=1, routed)           0.469    36.689    pong_bg_reg[14,51]0
    SLICE_X11Y135        LUT3 (Prop_lut3_I1_O)        0.124    36.813 r  pong_bg[14,51][1]_i_1/O
                         net (fo=1, routed)           0.000    36.813    pong_bg[14,51][1]_i_1_n_0
    SLICE_X11Y135        FDRE                                         r  pong_bg_reg[14,51][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X11Y135        FDRE                                         r  pong_bg_reg[14,51][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[15,58][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.690ns  (logic 2.067ns (5.634%)  route 34.623ns (94.366%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=2286, routed)       27.785    29.247    reset_IBUF
    SLICE_X37Y115        LUT4 (Prop_lut4_I1_O)        0.153    29.400 r  pong_bg[6,49][1]_i_3/O
                         net (fo=146, routed)         4.981    34.381    pong_bg[6,49][1]_i_3_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.327    34.708 r  pong_bg[15,29][1]_i_2/O
                         net (fo=4, routed)           1.858    36.566    pong_bg[15,29][1]_i_2_n_0
    SLICE_X51Y134        LUT4 (Prop_lut4_I2_O)        0.124    36.690 r  pong_bg[15,58][1]_i_1/O
                         net (fo=1, routed)           0.000    36.690    pong_bg[15,58][1]_i_1_n_0
    SLICE_X51Y134        FDRE                                         r  pong_bg_reg[15,58][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.606     5.935    clkfx_BUFG
    SLICE_X51Y134        FDRE                                         r  pong_bg_reg[15,58][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[1,51][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.688ns  (logic 2.067ns (5.634%)  route 34.621ns (94.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       28.159    29.622    reset_IBUF
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.153    29.775 f  pong_bg[58,24][1]_i_3/O
                         net (fo=133, routed)         6.298    36.072    pong_bg[58,24][1]_i_3_n_0
    SLICE_X8Y136         LUT6 (Prop_lut6_I2_O)        0.327    36.399 r  pong_bg[1,51][1]_i_2/O
                         net (fo=1, routed)           0.165    36.564    pong_bg_reg[1,51]0
    SLICE_X8Y136         LUT3 (Prop_lut3_I1_O)        0.124    36.688 r  pong_bg[1,51][1]_i_1/O
                         net (fo=1, routed)           0.000    36.688    pong_bg[1,51][1]_i_1_n_0
    SLICE_X8Y136         FDRE                                         r  pong_bg_reg[1,51][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X8Y136         FDRE                                         r  pong_bg_reg[1,51][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[28,66][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.587ns  (logic 1.861ns (5.086%)  route 34.726ns (94.914%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       28.325    29.788    reset_IBUF
    SLICE_X36Y107        LUT4 (Prop_lut4_I1_O)        0.124    29.912 f  pong_bg[21,2][1]_i_2/O
                         net (fo=147, routed)         5.721    35.633    pong_bg[21,2][1]_i_2_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I0_O)        0.124    35.757 r  pong_bg[28,66][1]_i_2/O
                         net (fo=1, routed)           0.680    36.437    pong_bg_reg[28,66]0
    SLICE_X50Y110        LUT3 (Prop_lut3_I1_O)        0.150    36.587 r  pong_bg[28,66][1]_i_1/O
                         net (fo=1, routed)           0.000    36.587    pong_bg[28,66][1]_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  pong_bg_reg[28,66][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X50Y110        FDRE                                         r  pong_bg_reg[28,66][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[51,62][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.525ns  (logic 1.863ns (5.100%)  route 34.662ns (94.900%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       27.785    29.247    reset_IBUF
    SLICE_X37Y115        LUT4 (Prop_lut4_I1_O)        0.124    29.371 f  pong_bg[53,15][1]_i_3/O
                         net (fo=135, routed)         5.561    34.933    pong_bg[53,15][1]_i_3_n_0
    SLICE_X19Y132        LUT6 (Prop_lut6_I0_O)        0.124    35.057 r  pong_bg[51,62][1]_i_2/O
                         net (fo=1, routed)           1.317    36.373    pong_bg_reg[51,62]0
    SLICE_X19Y137        LUT3 (Prop_lut3_I1_O)        0.152    36.525 r  pong_bg[51,62][1]_i_1/O
                         net (fo=1, routed)           0.000    36.525    pong_bg[51,62][1]_i_1_n_0
    SLICE_X19Y137        FDRE                                         r  pong_bg_reg[51,62][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X19Y137        FDRE                                         r  pong_bg_reg[51,62][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[43,56][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.418ns  (logic 2.099ns (5.764%)  route 34.319ns (94.236%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       28.326    29.789    reset_IBUF
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.152    29.941 f  pong_bg[49,13][1]_i_3/O
                         net (fo=129, routed)         4.732    34.673    pong_bg[49,13][1]_i_3_n_0
    SLICE_X32Y127        LUT6 (Prop_lut6_I2_O)        0.332    35.005 r  pong_bg[43,56][1]_i_2/O
                         net (fo=1, routed)           1.261    36.266    pong_bg_reg[43,56]0
    SLICE_X32Y127        LUT3 (Prop_lut3_I1_O)        0.152    36.418 r  pong_bg[43,56][1]_i_1/O
                         net (fo=1, routed)           0.000    36.418    pong_bg[43,56][1]_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  pong_bg_reg[43,56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.595     5.924    clkfx_BUFG
    SLICE_X32Y127        FDRE                                         r  pong_bg_reg[43,56][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[26,66][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.338ns  (logic 1.835ns (5.050%)  route 34.503ns (94.950%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=2286, routed)       28.325    29.788    reset_IBUF
    SLICE_X36Y107        LUT4 (Prop_lut4_I1_O)        0.124    29.912 f  pong_bg[21,2][1]_i_2/O
                         net (fo=147, routed)         5.695    35.607    pong_bg[21,2][1]_i_2_n_0
    SLICE_X52Y109        LUT6 (Prop_lut6_I0_O)        0.124    35.731 r  pong_bg[26,66][1]_i_2/O
                         net (fo=1, routed)           0.483    36.214    pong_bg_reg[26,66]0
    SLICE_X52Y109        LUT3 (Prop_lut3_I1_O)        0.124    36.338 r  pong_bg[26,66][1]_i_1/O
                         net (fo=1, routed)           0.000    36.338    pong_bg[26,66][1]_i_1_n_0
    SLICE_X52Y109        FDRE                                         r  pong_bg_reg[26,66][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        1.610     5.939    clkfx_BUFG
    SLICE_X52Y109        FDRE                                         r  pong_bg_reg[26,66][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[5]/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.304%)  route 0.388ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.388     0.619    reset_IBUF
    SLICE_X1Y111         FDCE                                         f  rowcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X1Y111         FDCE                                         r  rowcnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[5]_rep__0/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.304%)  route 0.388ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.388     0.619    reset_IBUF
    SLICE_X1Y111         FDCE                                         f  rowcnt_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X1Y111         FDCE                                         r  rowcnt_reg[5]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[5]_rep__1/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.304%)  route 0.388ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.388     0.619    reset_IBUF
    SLICE_X1Y111         FDCE                                         f  rowcnt_reg[5]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X1Y111         FDCE                                         r  rowcnt_reg[5]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[5]_rep__2/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.304%)  route 0.388ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.388     0.619    reset_IBUF
    SLICE_X1Y111         FDCE                                         f  rowcnt_reg[5]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X1Y111         FDCE                                         r  rowcnt_reg[5]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            colcnt_reg[0]/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.471%)  route 0.503ns (68.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.503     0.734    reset_IBUF
    SLICE_X3Y111         FDCE                                         f  colcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X3Y111         FDCE                                         r  colcnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[3]_rep__1/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.471%)  route 0.503ns (68.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.503     0.734    reset_IBUF
    SLICE_X2Y111         FDCE                                         f  rowcnt_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X2Y111         FDCE                                         r  rowcnt_reg[3]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[3]_rep__2/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.471%)  route 0.503ns (68.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.503     0.734    reset_IBUF
    SLICE_X2Y111         FDCE                                         f  rowcnt_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X2Y111         FDCE                                         r  rowcnt_reg[3]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.471%)  route 0.503ns (68.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.503     0.734    reset_IBUF
    SLICE_X2Y111         FDCE                                         f  rowcnt_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X2Y111         FDCE                                         r  rowcnt_reg[3]_rep__3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[4]_rep__0/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.471%)  route 0.503ns (68.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.503     0.734    reset_IBUF
    SLICE_X2Y111         FDCE                                         f  rowcnt_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X2Y111         FDCE                                         r  rowcnt_reg[4]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rowcnt_reg[4]_rep__2/CLR
                            (removal check against rising-edge clock clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.471%)  route 0.503ns (68.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=2286, routed)        0.503     0.734    reset_IBUF
    SLICE_X2Y111         FDCE                                         f  rowcnt_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=5061, routed)        0.948     2.476    clkfx_BUFG
    SLICE_X2Y111         FDCE                                         r  rowcnt_reg[4]_rep__2/C





