module neg_edge_det ( input signal,
                      input clk,
                      output edge_n);
 
reg signal_delay;                          
always @ (posedge clk) begin
 signal_dly <= signal;
end

assign edge_n = signal & ~signal_dly;
           
endmodule