{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593390604518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593390604519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 29 09:30:04 2020 " "Processing started: Mon Jun 29 09:30:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593390604519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1593390604519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L11_Timer -c TopModule --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off L11_Timer -c TopModule --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1593390604519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1593390604747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1593390604747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 1 1 " "Found 1 design units, including 1 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L11_Timer/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593390611325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593390611325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timer.v 3 3 " "Found 3 design units, including 3 entities, in source file Timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_prescale50000 " "Found entity 1: m_prescale50000" {  } { { "Timer.v" "" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593390611328 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_prescale100 " "Found entity 2: m_prescale100" {  } { { "Timer.v" "" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593390611328 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_timer " "Found entity 3: m_timer" {  } { { "Timer.v" "" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593390611328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1593390611328 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TopModule.v(22) " "Verilog HDL Instantiation warning at TopModule.v(22): instance has no name" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/L11_Timer/TopModule.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1593390611328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1593390611370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_timer m_timer:comb_3 " "Elaborating entity \"m_timer\" for hierarchy \"m_timer:comb_3\"" {  } { { "TopModule.v" "comb_3" { Text "/home/vagrant/shared/L11_Timer/TopModule.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593390611374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Timer.v(53) " "Verilog HDL assignment warning at Timer.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Timer.v" "" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593390611374 "|TopModule|m_timer:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_prescale50000 m_timer:comb_3\|m_prescale50000:u0 " "Elaborating entity \"m_prescale50000\" for hierarchy \"m_timer:comb_3\|m_prescale50000:u0\"" {  } { { "Timer.v" "u0" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593390611383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Timer.v(14) " "Verilog HDL assignment warning at Timer.v(14): truncated value with size 32 to match size of target (16)" {  } { { "Timer.v" "" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593390611383 "|TopModule|m_timer:comb_3|m_prescale50000:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_prescale100 m_timer:comb_3\|m_prescale100:u1 " "Elaborating entity \"m_prescale100\" for hierarchy \"m_timer:comb_3\|m_prescale100:u1\"" {  } { { "Timer.v" "u1" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1593390611388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Timer.v(31) " "Verilog HDL assignment warning at Timer.v(31): truncated value with size 32 to match size of target (7)" {  } { { "Timer.v" "" { Text "/home/vagrant/shared/L11_Timer/Timer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1593390611389 "|TopModule|m_timer:comb_3|m_prescale100:u1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593390611483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 29 09:30:11 2020 " "Processing ended: Mon Jun 29 09:30:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593390611483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593390611483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593390611483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1593390611483 ""}
