/nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/ram_true_dp_dc_16384x8/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_16384x8_post_synth.eblif --output ram_true_dp_dc_16384x8_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map ram_true_dp_dc_16384x8.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/09_16_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack ram_true_dp_dc_16384x8_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Memory_Designs/ram_true_dp_dc_16384x8/EDA-3230/ram_true_dp_dc_16384x8/run_1/synth_1_1/synthesis/config.json
