# SVA2SMT
A sample demo that translates SystemVerilog assertions into Smt-lib2 format constraints, modeled with instantiation_variable_timestate_spacestate named.
