#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue May 29 22:27:51 2018
# Process ID: 20832
# Log file: D:/Vivado_Project/CPU_Basys/vivado.log
# Journal file: D:/Vivado_Project/CPU_Basys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\Vivado_Project\CPU_Basys\CPU_Basys.xpr}
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
ERROR: [VRFC 10-91] num is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:29]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:30]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:31]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:32]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:33]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:34]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:35]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:36]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:37]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:38]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:39]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:40]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:41]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:42]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:43]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:44]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:45]
ERROR: [VRFC 10-91] dispcode is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:46]
ERROR: [VRFC 10-1040] module SegLED ignored due to previous errors [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:23]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
ERROR: [VRFC 10-91] num is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register dispcode is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:38]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
ERROR: [VRFC 10-91] num is not declared [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:29]
ERROR: [VRFC 10-1040] module SegLED ignored due to previous errors [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:23]
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:140]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:140]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:141]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:144]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:144]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:145]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:145]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:148]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:148]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:149]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:149]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:152]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:152]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:153]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:153]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:160]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:160]
ERROR: [VRFC 10-1280] procedural assignment to a non-register display_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:161]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net op1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
ERROR: [VRFC 10-529] concurrent assignment to a non-net op2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
ERROR: [VRFC 10-529] concurrent assignment to a non-net curop1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
ERROR: [VRFC 10-529] concurrent assignment to a non-net curop2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rs1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rs2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rsNum1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rsNum2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rt1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rt2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rtNum1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rtNum2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
ERROR: [VRFC 10-529] concurrent assignment to a non-net alu1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
ERROR: [VRFC 10-529] concurrent assignment to a non-net alu2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
ERROR: [VRFC 10-529] concurrent assignment to a non-net db1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
ERROR: [VRFC 10-529] concurrent assignment to a non-net db2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net op1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
ERROR: [VRFC 10-529] concurrent assignment to a non-net op2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
ERROR: [VRFC 10-529] concurrent assignment to a non-net curop1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
ERROR: [VRFC 10-529] concurrent assignment to a non-net curop2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rs1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rs2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rsNum1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rsNum2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rt1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rt2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rtNum1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
ERROR: [VRFC 10-529] concurrent assignment to a non-net rtNum2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
ERROR: [VRFC 10-529] concurrent assignment to a non-net alu1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
ERROR: [VRFC 10-529] concurrent assignment to a non-net alu2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
ERROR: [VRFC 10-529] concurrent assignment to a non-net db1_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
ERROR: [VRFC 10-529] concurrent assignment to a non-net db2_d is not permitted [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SegLED
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPU_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "SingleCPU_behav -key {Behavioral:sim_1:Functional:SingleCPU} -tclbatch {SingleCPU.tcl} -log {SingleCPU_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
 no match
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'SingleCPU_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 862.871 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 22:54:50 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 22:56:12 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 22:57:37 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SegLED
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPU_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "SingleCPU_behav -key {Behavioral:sim_1:Functional:SingleCPU} -tclbatch {SingleCPU.tcl} -log {SingleCPU_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
 no match
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'SingleCPU_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 862.871 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 22:59:35 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 23:00:02 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc
close [ open D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc w ]
add_files -fileset constrs_1 D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc
reset_run synth_1
launch_runs impl_1
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 23:06:52 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
[Tue May 29 23:06:52 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 23:10:36 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
[Tue May 29 23:10:36 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 23:16:12 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
[Tue May 29 23:16:12 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May 29 23:18:02 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.621 ; gain = 0.000
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 2192102 bytes from file D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 2192102 bytes from file D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue May 29 23:23:18 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from I:/vivado_setup/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from I:/vivado_setup/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from I:/vivado_setup/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [D:/Vivado_Project/CPU_Basys/.Xil/Vivado-20832-LAPTOP-7QN97TGU/dcp/SingleCPU.xdc]
Finished Parsing XDC File [D:/Vivado_Project/CPU_Basys/.Xil/Vivado-20832-LAPTOP-7QN97TGU/dcp/SingleCPU.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1192.109 ; gain = 0.000
Restoring placement.
Restored 435 out of 435 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.000 ; gain = 256.508
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILE_1 {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bin} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-2154] Reading 379098 bytes from file I:/vivado_setup/Vivado/2014.2/data/xicom/cfgmem/bitfile/spi_xc7a35t_pullnone.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15
Performing Erase Operation...
Erase Operation successful.
Performing Program Operation...
Program Operation successful.
Performing Verify Operation...
Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SegLED
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPU_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "SingleCPU_behav -key {Behavioral:sim_1:Functional:SingleCPU} -tclbatch {SingleCPU.tcl} -log {SingleCPU_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
 no match
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1816.371 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'SingleCPU_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1816.371 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Tue May 29 23:49:59 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
launch_runs impl_1
[Tue May 29 23:52:37 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May 29 23:56:11 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 2192102 bytes from file D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue May 29 23:59:49 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed May 30 00:00:45 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILE_1 {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bin} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-2154] Reading 379098 bytes from file I:/vivado_setup/Vivado/2014.2/data/xicom/cfgmem/bitfile/spi_xc7a35t_pullnone.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15
Performing Erase Operation...
Erase Operation successful.
Performing Program Operation...
Program Operation successful.
Performing Verify Operation...
Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SegLED
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPU_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "SingleCPU_behav -key {Behavioral:sim_1:Functional:SingleCPU} -tclbatch {SingleCPU.tcl} -log {SingleCPU_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
 no match
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1825.281 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'SingleCPU_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1825.281 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Wed May 30 00:15:55 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc]
Finished Parsing XDC File [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/constrs_1/new/SingleCPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1847.586 ; gain = 0.000
[Wed May 30 00:16:58 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 30 00:17:57 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 2192102 bytes from file D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 2192102 bytes from file D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/vivado_setup/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the catalog back to its previous state.
INFO: [IP_Flow 19-2340] The IP catalog has been returned to its previous state.
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj   xil_defaultlib.SingleCPU   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: I:/vivado_setup/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCPU_behav --prj D:/Vivado_Project/CPU_Basys/CPU_Basys.sim/sim_1/behav/SingleCPU.prj xil_defaultlib.SingleCPU xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCi
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer5
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer32
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-165] Analyzing Verilog file "I:/vivado_setup/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:120]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:121]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:122]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:123]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:124]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:125]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:126]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:127]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:129]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:130]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:131]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:132]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:133]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:134]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port dispcode [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.PCi
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.SegLED
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SingleCPU_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "SingleCPU_behav -key {Behavioral:sim_1:Functional:SingleCPU} -tclbatch {SingleCPU.tcl} -log {SingleCPU_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
 no match
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'SingleCPU_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1943.207 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v" into library work [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SignZeroExtend.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SegLED.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Reg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCj.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PCi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer5.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/Multiplexer32.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/InstructionMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/DataMemory.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ControlUnit.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/ALU.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Vivado_Project/CPU_Basys/CPU_Basys.srcs/sources_1/imports/new/SingleCPU.v]
[Wed May 30 00:25:17 2018] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
[Wed May 30 00:26:12 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 30 00:27:12 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
disconnect_hw_server localhost
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183794997A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 2192102 bytes from file D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed May 30 00:30:27 2018] Launched impl_1...
Run output will be captured here: D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/runme.log
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILE_1 {D:/Vivado_Project/CPU_Basys/CPU_Basys.runs/impl_1/SingleCPU.bin} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-2154] Reading 379098 bytes from file I:/vivado_setup/Vivado/2014.2/data/xicom/cfgmem/bitfile/spi_xc7a35t_pullnone.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15
Performing Erase Operation...
Erase Operation successful.
Performing Program Operation...
Program Operation successful.
Performing Verify Operation...
Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 30 00:35:08 2018...
