[
  {
    "author": [
      {
        "family": "Black",
        "given": "D.L."
      },
      {
        "family": "Rashid",
        "given": "R.F."
      },
      {
        "family": "Golub",
        "given": "D.B."
      },
      {
        "family": "Hill",
        "given": "C.R."
      },
      {
        "family": "Baron",
        "given": "R.V."
      }
    ],
    "container-title": [
      "Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, IEEE Cat"
    ],
    "date": [
      "1989-04"
    ],
    "issue": [
      "89CH271O-2"
    ],
    "pages": [
      "113–122,"
    ],
    "title": [
      "Translation lookaside buffer consistency: a software approach"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Censier",
        "given": "L.M."
      },
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1978-12"
    ],
    "pages": [
      "1112–1118,"
    ],
    "title": [
      "A new solution to coherency problems in multicache systems"
    ],
    "type": "article-journal",
    "volume": [
      "C-25, 12"
    ]
  },
  {
    "author": [
      {
        "family": "Kruskal",
        "given": "C.P."
      },
      {
        "family": "SOO",
        "given": "M."
      },
      {
        "family": "Weiss",
        "given": "A."
      }
    ],
    "container-title": [
      "and Proceedings of the 1986 International Conference on Parallel Processing, IEEE Catalog",
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1988-11",
      "1986-08"
    ],
    "issue": [
      "86CH2355-6"
    ],
    "pages": [
      "1337–1352,",
      "12–19,"
    ],
    "title": [
      "The distribution of waiting times in clocked multistage interconnection networks"
    ],
    "type": "article-journal",
    "volume": [
      "37, 11"
    ]
  },
  {
    "author": [
      {
        "family": "Ritchie",
        "given": "S.A."
      }
    ],
    "date": [
      "1985-05"
    ],
    "genre": [
      "Technical Report No. UCB/CSD 85/233,"
    ],
    "publisher": [
      "U. C. Berkeley, Computer Science Division"
    ],
    "title": [
      "TLB for free: in-cache address translation for a multiprocessor workstation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "C.K."
      }
    ],
    "container-title": [
      "Proceedings of NCC"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "749–753,"
    ],
    "title": [
      "Cache system design in the tightly coupled multiprocessor system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Teller",
        "given": "P.J."
      },
      {
        "family": "Kenner",
        "given": "R."
      },
      {
        "family": "SOO",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of the 21st Hawaii International Conference on System Sciences, IEEE Catalog"
    ],
    "date": [
      "1988-01"
    ],
    "issue": [
      "85TH0209-7"
    ],
    "pages": [
      "184–193,"
    ],
    "title": [
      "TLB consistency on highlyparallel shared-memory multiprocessors"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Wood",
        "given": "D.A."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of the 13th Annual International Symposium on Computer Architecture, IEEE Catalog"
    ],
    "date": [
      "1986-06"
    ],
    "issue": [
      "86CH2291-3"
    ],
    "pages": [
      "358–365,"
    ],
    "title": [
      "An in-cache address Translation mechanism"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Bach",
        "given": "Maurice J."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1986"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "The design of the UNIX operating system"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Ray"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proc. 1987 summer usenix conference"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "217–224,"
    ],
    "title": [
      "Virtual address cache in UNIX"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cekleov",
        "given": "Michel"
      },
      {
        "family": "Dubois",
        "given": "Michel"
      },
      {
        "family": "Wang",
        "given": "Jin-Chin"
      },
      {
        "family": "Briggs",
        "given": "Faye' A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "genre": [
      "Technical Report No. CENG 89-701."
    ],
    "title": [
      "Virtual-Address Caches, U.S.C"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Frink",
        "given": "Craig R."
      },
      {
        "family": "Roy",
        "given": "Paul J."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. 1988 Compcon, IEEE"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "300–302,"
    ],
    "title": [
      "The cache architecture of the Apollo DN4000"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Furht",
        "given": "Borivoje"
      },
      {
        "family": "Milutinovic",
        "given": "Veljko"
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1987-03"
    ],
    "pages": [
      "48–67,"
    ],
    "title": [
      "A survey of microprocessor architectures for memory management"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "James R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. 2nd International Conference on Architecture Support"
    ],
    "title": [
      "Coherency for multiprocessor virtual address caches"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "1987"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "For Programming Languages and Operating Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "David A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1985-01"
    ],
    "pages": [
      "8–21,"
    ],
    "title": [
      "Reduced instruction set computer"
    ],
    "type": "article-journal",
    "volume": [
      "28, 1"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "Alan J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1982-09"
    ],
    "pages": [
      "473–530,"
    ],
    "title": [
      "Cache memories"
    ],
    "type": "article-journal",
    "volume": [
      "14, 3"
    ]
  },
  {
    "author": [
      {
        "family": "Sweazey",
        "given": "Paul"
      },
      {
        "family": "Smith",
        "given": "Alan J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Pmc. of the 13th Annual International Synmposium on Computer Architecture"
    ],
    "date": [
      "1986-06"
    ],
    "pages": [
      "414–423,"
    ],
    "title": [
      "A class of compatible cache consistency protocols and their support by the IEEE Futurebus"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Archibald",
        "given": "J."
      },
      {
        "family": "Baer",
        "given": "J.-L."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ACM Trans. on Computer Systems"
    ],
    "date": [
      "1986",
      "1986-11"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "An evaluation of cache coherence solutions in shared-bus multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Bitar",
        "given": "P."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "13th ISCA"
    ],
    "date": [
      "1986",
      "1986"
    ],
    "title": [
      "Multiprocessor cache synchronization: issues, innovations, evolution"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Briggs",
        "given": "F.A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1982",
      "1982-11"
    ],
    "pages": [
      "1083–1099"
    ],
    "title": [
      "Effects of cache coherency in multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "C-31(11"
    ]
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "J.-C."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "14th ICPP"
    ],
    "date": [
      "1988",
      "1988-08"
    ],
    "pages": [
      "146–155"
    ],
    "title": [
      "Shared data contention in a cache coherence protocol"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1989",
      "1989-03"
    ],
    "genre": [
      "Ph.D. dissertation, Tech. Report UCB/CSD 89/501,"
    ],
    "location": [
      "Berkeley, CA 94720"
    ],
    "publisher": [
      "Computer Science Division, U. of Calif"
    ],
    "title": [
      "Simulation analysis of data sharing in shared memory multiprocessors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "15th ISCA"
    ],
    "date": [
      "1988",
      "1988"
    ],
    "title": [
      "A characterization of sharing in parallel programs and its application to coherency protocol evaluation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "3rd ASPLOS"
    ],
    "date": [
      "1989",
      "1989"
    ],
    "pages": [
      "257–270"
    ],
    "title": [
      "The effect of sharing on the cache and bus performance of parallel programs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "Sl"
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "16th ISCA"
    ],
    "date": [
      "1989",
      "1989"
    ],
    "title": [
      "Evaluating the performance of four snooping cache coherency protocols"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Oct"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Efficient analysis of caching systems"
    ],
    "type": "article-journal"
  },
  {
    "date": [
      "1987"
    ],
    "genre": [
      "Ph.D. dissertation, Tech. Report UCB/CSD 87/374,"
    ],
    "location": [
      "Berkeley, CA 94720"
    ],
    "publisher": [
      "Computer Science Division, U. of Calif"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "J.G."
      },
      {
        "family": "Smith",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "ACM Trans. on Computer Systems"
    ],
    "date": [
      "1989",
      "1989-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "78–117"
    ],
    "title": [
      "Efficient (stack) algorithms for analysis of write-back and sector memories"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ACM SIGMETRICS, 1986. Performance of Symmetry Multiprocessor System"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Vernon, M.K., Holliday, M.A"
    ],
    "title": [
      "Performance analysis of multiprocessor cache consistency protocols using generalized timed petri nets"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lovett",
        "given": "T."
      },
      {
        "family": "Thakkar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "LOVTHAK88"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "Proceeding of ICPP"
    ],
    "title": [
      "The Symmetry Multiprocessor System\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "T."
      }
    ],
    "citation-number": [
      "ANDERSON89"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "Department of Computer Science, University of Washington"
    ],
    "title": [
      "The Performance Implications of Spin-Waiting Alternatives for Shared-Memory Multiprocessors\""
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Graunke",
        "given": "G."
      },
      {
        "family": "Thakkar",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "GRATHA89"
    ],
    "note": [
      "Sequent Computer Systems, Submitted For Publications."
    ],
    "title": [
      "An Analysis of Synchronization Algorithms for Shared-Memory Multiprocessors\""
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "S.•",
        "given": "Thakkar S."
      }
    ],
    "citation-number": [
      "THAK87"
    ],
    "container-title": [
      "Proceedings of ICCD"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Performance of Shared Memory Multiprocessor System\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "S.•",
        "given": "Eggers"
      },
      {
        "family": "R",
        "given": "Katz"
      }
    ],
    "citation-number": [
      "EGGERS89"
    ],
    "container-title": [
      "Proceedings of ASPLOS n"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "The Effect of Sharing on the Cache and Bus Performance of Parallel Programs\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "W.•",
        "given": "Weber"
      },
      {
        "family": "A.•",
        "given": "Gupta"
      }
    ],
    "citation-number": [
      "WEBGUP89"
    ],
    "container-title": [
      "Proceedings of ASPLOS II"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "The Effects of Sharing on the Cache and Bus Performance of Parallel Programs\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Brooks III. E. D.• Axelrod. T. S. and Darmohray. G. A."
      }
    ],
    "citation-number": [
      "BROOKS89"
    ],
    "container-title": [
      "Parallel Processing for Scientific Computing. pp384-390. SIAM"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "Rodrigue",
        "given": "G."
      }
    ],
    "title": [
      "The Cerabus Multiprocessor Simulator\""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "J.•",
        "given": "Dongara J."
      }
    ],
    "citation-number": [
      "DONG88"
    ],
    "container-title": [
      "Technical Report. Argonne National Laboratory"
    ],
    "date": [
      "1988-09"
    ],
    "title": [
      "Performance of Various Computers Using Standard Linear Equations Software in a Fortran Environment"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "Anant"
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ACM SIGMETRlCS"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Memory Reference Characteristics of Multiprocessor Applications under MACH"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "Anant"
      },
      {
        "family": "Simoni",
        "given": "Richard"
      },
      {
        "family": "Hennessy",
        "given": "John"
      },
      {
        "family": "Horowitz",
        "given": "Mark"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "15th International Symposium on Computer Architecture"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "An Evaluation of Directory Schemes for Cache Coherence"
    ],
    "type": "paper-conference",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Carrasco",
        "given": "Francisco Javier"
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1988-03"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "A Parallel Maxflow Implementation. CS411 - Final Project Repon"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Censier",
        "given": "M."
      },
      {
        "family": "Feautier",
        "given": "P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1978-12"
    ],
    "title": [
      "A New Solution to Coherence Problems in Multicache Systems"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(12):1112-1118"
    ]
  },
  {
    "author": [
      {
        "family": "Chandy",
        "given": "K.M."
      },
      {
        "family": "Misra",
        "given": "J."
      },
      {
        "family": "Cheriton",
        "given": "David"
      }
    ],
    "citation-number": [
      "5",
      "6"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1981-04",
      "1986"
    ],
    "publisher": [
      "StanfoId University, Computer Science Technical Repon"
    ],
    "title": [
      "Asynchronous Distributed Simulation via a Sequence of Parallel Computations",
      "Workform Processing: A Model and Language for Parallel Computation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Encore"
      }
    ],
    "citation-number": [
      "7"
    ],
    "title": [
      "Multimax Technical Summary"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Goldschmidt",
        "given": "Stephen R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1987-12"
    ],
    "genre": [
      "EE390 Report,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Simulating Multiprocessor Memory Traces"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "particle": "l.R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proc. Tenth International Symposium on Computer Architecture"
    ],
    "date": [
      "1983-06"
    ],
    "pages": [
      "124–131,"
    ],
    "title": [
      "Using Cache Memory to Reduce Processor-Memory Traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "Anoop"
      },
      {
        "family": "Tambe",
        "given": "Milind"
      },
      {
        "family": "Kalp",
        "given": "Dirk"
      },
      {
        "family": "Forgy",
        "given": "Charles"
      },
      {
        "family": "Newell",
        "given": "Allen"
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "10 International Journal of Parallel Programming"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "A Parallel Implementation of OPS5 on the Encore Multiprocessor: Results and Analysis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Kirkpatrick",
        "given": "S."
      },
      {
        "family": "Gelatt",
        "given": "C.D."
      },
      {
        "family": "P",
        "given": "M."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1983-05"
    ],
    "issue": [
      "4580"
    ],
    "pages": [
      "671–680"
    ],
    "title": [
      "Vecchio Optimization by Simulated Annealing"
    ],
    "type": "article-journal",
    "volume": [
      "220"
    ]
  },
  {
    "author": [
      {
        "family": "Lovett",
        "given": "Tom"
      },
      {
        "family": "Thakkar",
        "given": "Shreekant"
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of the 1988 International Conference on Parallel Processing"
    ],
    "date": [
      "1988-08"
    ],
    "pages": [
      "303–310,"
    ],
    "title": [
      "The Symmetry Multiprocessor System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lusk",
        "given": "Overbeek"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1987"
    ],
    "publisher": [
      "Holt, Rinehan, and Wmston Inc"
    ],
    "title": [
      "Ponable Programs for Parallel Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lusk",
        "given": "Stevens"
      },
      {
        "given": "Overbeek"
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Argonne, Illinois 60439"
    ],
    "publisher": [
      "Argonne National Laboratory"
    ],
    "title": [
      "A Tutorial on the Use ofMonitors in C: Writing Ponable Code for Multiprocessors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Martonosi",
        "given": "Margaret"
      },
      {
        "family": "vs",
        "given": "Anoop Gupta Shared Memory"
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1989"
    ],
    "genre": [
      "Technical Report,"
    ],
    "location": [
      "Stanford University"
    ],
    "publisher": [
      "Computer Systems Lab"
    ],
    "title": [
      "Message Passing Architectures: An Application Based Study"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Shared Memory Multiprocessor",
        "given": "Jeffrey D.McDonald A.Direct Particle Simulation Method",
        "particle": "for Hypersonic Rarified Flow on a"
      },
      {
        "family": "McDonald",
        "given": "Jeffrey D."
      },
      {
        "family": "Baganoff",
        "given": "Donald"
      }
    ],
    "citation-number": [
      "16",
      "17"
    ],
    "container-title": [
      "AIAA Thermodynamics, Plasmadynamics and Lasers Conference",
      "The Architecture of the Dragon. In Proc. Thirtieth IEEE Inr. Conference"
    ],
    "date": [
      "1988-03",
      "1988-06",
      "1985-02"
    ],
    "genre": [
      "Final Project Report,"
    ],
    "pages": [
      "118–121"
    ],
    "publisher": [
      "Stanford University",
      "IEEE"
    ],
    "title": [
      "CS411",
      "Vectorization of a Particle Simulation Method for Hypersonic Rarified Flow",
      "18) Louis Monier and Pradeep Sindhu"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "R."
      },
      {
        "family": "Eggers",
        "given": "S."
      },
      {
        "family": "Wood",
        "given": "D."
      },
      {
        "family": "Perkins",
        "given": "C."
      },
      {
        "family": "Sheldon",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "12th International Symposium on Computer Architecture"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "Implementing a Cache Consistency Protocol"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "Jonathan"
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "189–195,"
    ],
    "title": [
      "LocusRoute: A Parallel Global Router for Standard Cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RudOlph",
        "given": "Larry"
      },
      {
        "family": "Segall",
        "given": "Z8ry"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proc. 12th Inr. Symp. on Computer Architecture",
      "also SIGARCH Newsletter"
    ],
    "date": [
      "1985-06",
      "1985"
    ],
    "issue": [
      "ue 3"
    ],
    "pages": [
      "355–362"
    ],
    "publisher": [
      "ACM SIGARCH"
    ],
    "title": [
      "Dynamic Decentralized Cache Consistency Schemes for MIMD Parallel Processors"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Sites",
        "given": "Richard L."
      },
      {
        "family": "Agarwal",
        "given": "Anant"
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proc. 15th Annuallnrernational Symposium on Computer Architecture"
    ],
    "date": [
      "1988-05"
    ],
    "note": [
      "23) Michael Smith and Wolf-Dietrich Weber. Parallel Simulated Annealing. CS411"
    ],
    "title": [
      "Multiprocessor Cache Analysis using ATUM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "-"
      }
    ],
    "date": [
      "1988-03"
    ],
    "genre": [
      "Final Project Report,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Soule",
        "given": "Larry"
      },
      {
        "family": "Blank",
        "given": "Tom"
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "166–171,"
    ],
    "title": [
      "Parallel Logic Simulation on General Pwpose Machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thacker",
        "given": "C."
      },
      {
        "family": "Stewart",
        "given": "L."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "2nd Int. Conference on Architectural Suppon for Programming Languages and Operating Systems"
    ],
    "date": [
      "1987-10"
    ],
    "pages": [
      "164–172"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Firefly: A Multiprocessor WoIkstation"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "26"
    ],
    "container-title": [
      "ASPWS lll"
    ],
    "date": [
      "1989-04"
    ],
    "publisher": [
      "Jin-Chin Wang and Michel Dubois Department of Electrical Engineering-Systems University of Southern California"
    ],
    "title": [
      "Wolf-Dietrich Weber and Anoop Gupta Analysis of Cache Invalidation Patterns in Multiprocessors",
      "Write-Invalidate Cache Coherence Protocols t 1"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "I.J.A."
      },
      {
        "family": "Simoni",
        "given": "R."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of 15th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "280–289,"
    ],
    "title": [
      "An evaluation of directory schemes for cache coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Archibald",
        "given": "J."
      },
      {
        "family": "Baer",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "2J"
    ],
    "container-title": [
      "A CM Transactions on Computer Systems"
    ],
    "date": [
      "1986-11"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "273–298"
    ],
    "title": [
      "Cache-coherence protocols: Evaluation using a multiprocessor simulation model"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Bertsekas",
        "given": "D.P."
      },
      {
        "family": "Tsitsiklis",
        "given": "J.N."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Parallel and Distributed Computation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "particle": "mM"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IBM Journal of RES. and Devel"
    ],
    "date": [
      "1982-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–19"
    ],
    "title": [
      "Special issue on mM 3081"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the 1987 International Conference on Parallel Processing"
    ],
    "date": [
      "1987-08"
    ],
    "pages": [
      "255–257,"
    ],
    "title": [
      "Effect of invalidations on the hit ratio of cache-based multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Briggs",
        "given": "F.A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1982-11"
    ],
    "title": [
      "Effects of cache coherency in multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "C-31(11):1083-1099"
    ]
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of the 1988 International Conference on Parallel Processing"
    ],
    "date": [
      "1988-08"
    ],
    "pages": [
      "146–155,"
    ],
    "title": [
      "Shared data contention in a cache coherence protocol"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1989-08"
    ],
    "genre": [
      "Technical Report CENG 89-18,"
    ],
    "publisher": [
      "Computer Engineering Division, Electrical Engineering - Systems Department, University of Southern California"
    ],
    "title": [
      "Analytical modeling of data sharing in cache based multiprocessors"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of 15th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "373–382,"
    ],
    "title": [
      "A characterization of sharing in parallel programs and its application to coherency protocol evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1984-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "164–169"
    ],
    "title": [
      "Tightly coupled multiprocessor system speeds memoryaccess times"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of 10th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1983-06"
    ],
    "pages": [
      "124–131,"
    ],
    "title": [
      "Using cache memory to reduce processor-memory traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "R.H."
      },
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Wood.",
        "given": "D.A."
      },
      {
        "family": "Perkins",
        "given": "C.L."
      },
      {
        "family": "Sheldon",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proceedings of 12th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1985-06"
    ],
    "pages": [
      "276–283,"
    ],
    "title": [
      "Implementing a cache consistency protocol"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCreight",
        "given": "E."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "NATO Advanced Study Institute on Microarchitecture of VLSI Computers"
    ],
    "date": [
      "1984-07"
    ],
    "title": [
      "The dragon computer system: An early overview"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Papamarcos",
        "given": "M.S."
      },
      {
        "family": "Patel",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "14J"
    ],
    "container-title": [
      "Proceedings of 11th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1984-06"
    ],
    "pages": [
      "348–354,"
    ],
    "title": [
      "A low-overhead coherence solution for multiprocessors with private cache memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thacker",
        "given": "C.P."
      },
      {
        "family": "Stewart",
        "given": "L.C."
      },
      {
        "family": "Satterthwaite",
        "given": "E.R.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "15J"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1988-08"
    ],
    "title": [
      "Firefly: A multiprocessor workstation"
    ],
    "type": "article-journal",
    "volume": [
      "C-37(8):909-920"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J.C."
      },
      {
        "family": "Dubois",
        "given": "M."
      }
    ],
    "citation-number": [
      "16J"
    ],
    "container-title": [
      "to appear in the Journal of the Computer Systems Science and Engineering"
    ],
    "title": [
      "A performance comparison of cache coherence protocols based on the access burst model"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "J.C."
      },
      {
        "family": "Dubois",
        "given": "M."
      }
    ],
    "citation-number": [
      "17J"
    ],
    "container-title": [
      "Proceedings of the Second Annual Parallel Processing Symposium"
    ],
    "date": [
      "1988-04"
    ],
    "pages": [
      "73–87,"
    ],
    "title": [
      "A performance comparison of cache coherence protocols based on the access burst model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "A.W.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "18J"
    ],
    "container-title": [
      "Proceedings of 14th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "244–252,"
    ],
    "title": [
      "Hierarchical cache/bus architecture for shared memory multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Q."
      },
      {
        "family": "Bhuyan",
        "given": "L.N."
      },
      {
        "family": "Liu",
        "given": "B.C."
      }
    ],
    "citation-number": [
      "19J"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1989-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1143–1153"
    ],
    "title": [
      "Analysis and comparison of cache coherence protocols for a packet-switched multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "N",
        "given": "Russell M.Clapp Trevor"
      }
    ],
    "location": [
      "Michigan"
    ],
    "pages": [
      "48109–2122"
    ],
    "publisher": [
      "Science The University ofMichigan Ann Arbor"
    ],
    "title": [
      "Mudge Advanced Computer Architecture Laboratory Department of Electrical Engineering and Computer"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Archibald",
        "given": "I.] J."
      },
      {
        "family": "Baer",
        "given": "J.L."
      }
    ],
    "container-title": [
      "ACM Trans. Computer Systems"
    ],
    "date": [
      "1986-11"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "273–298,"
    ],
    "title": [
      "Cache coherence protocols: Evaluation using a multiprocessor simulation model"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proc. 3rd Int. Coni Architectural Support for Programming Languages and Operating Systems (ASPLOS III"
    ],
    "date": [
      "1989-04"
    ],
    "pages": [
      "257–270,"
    ],
    "title": [
      "''The effect of sharing on the cache and bus performance of paraIlel programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc. 16th Int. Symp. Computer Architecture"
    ],
    "date": [
      "1989-06"
    ],
    "pages": [
      "2–15,"
    ],
    "title": [
      "Evaluating the performance of four snooping cache coherency protocols"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Simoni",
        "given": "R."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. 15th Int. Symp. Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "280–289,"
    ],
    "title": [
      "An evaluation of directory schemes for cache coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Owicki",
        "given": "S."
      },
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. 3rd Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS ll/"
    ],
    "date": [
      "1989-04"
    ],
    "pages": [
      "230–242,"
    ],
    "title": [
      "Evaluating the perfonnance of software cache coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuck",
        "given": "D."
      },
      {
        "family": "Muraoka",
        "given": "Y."
      },
      {
        "family": "Chen",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1972-12"
    ],
    "issue": [
      "12, "
    ],
    "title": [
      "On the number of operations simultaneously executable in FORTRAN-like programs and their resulting speedup"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "R."
      },
      {
        "family": "Kennedy",
        "given": "K."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1982-03"
    ],
    "genre": [
      "Tech. Rep. MASC-TR 82-6,"
    ],
    "publisher": [
      "Dept. of Mathematical Sciences, Rice University"
    ],
    "title": [
      "PFC: A program to convert FORTRAN to parallel fonn:'"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Guzzi",
        "given": "M.D."
      },
      {
        "family": "Padua",
        "given": "D.A."
      },
      {
        "family": "Hoeflinger",
        "given": "J.P."
      },
      {
        "family": "Lawrie",
        "given": "D.H."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. Supercomputing'88"
    ],
    "date": [
      "1988-11"
    ],
    "pages": [
      "114–121,"
    ],
    "title": [
      "Cedar FORTRAN and other vector and parallel FO RTRAN dialects"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "aI",
        "given": "B.Leasure",
        "particle": "et"
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1988-08"
    ],
    "genre": [
      "Tech. Rep. Version I,"
    ],
    "publisher": [
      "The Parallel Computing Forum"
    ],
    "title": [
      "PCF FORTRAN: Language definition"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Musciano",
        "given": "A.J."
      },
      {
        "family": "Sterling",
        "given": "T.L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proc. 1988 Int. Con[. Parallel Processing"
    ],
    "date": [
      "1988-08"
    ],
    "pages": [
      "166–175,"
    ],
    "title": [
      "Efficient dynamic scheduling of mediumgrained tasks for general purpose parallel processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Norton",
        "given": "A."
      },
      {
        "family": "Chang",
        "given": "W.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "1987-02"
    ],
    "genre": [
      "Technical Report RC 12572 (#56256),"
    ],
    "location": [
      "Yorktown Heights, NY"
    ],
    "publisher": [
      "IBM T. J. Watson Research Center"
    ],
    "title": [
      "Self-scheduling in the runtime environment"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Software"
    ],
    "date": [
      "1988-01"
    ],
    "pages": [
      "34–42,"
    ],
    "title": [
      "Multiprocessor synchronization for concurrent loops:'"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Polychronopoulos",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Parallel Programming and Compilers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Real Time Processing lV, Proc. of SPIE"
    ],
    "date": [
      "1981"
    ],
    "pages": [
      "241–248,"
    ],
    "title": [
      "Architecture and applications of the HEP multiprocessor computer system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Polychronopoulos",
        "given": "C.D."
      },
      {
        "family": "Kuck",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1987-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1425–1439,"
    ],
    "title": [
      "Guided self-scheduling: A practical scheduling scheme for parallel supercomputers:'"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Cheong",
        "given": "H."
      },
      {
        "family": "Veidenbaum",
        "given": "A.V."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proc. 15th Int. Symp. Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "299–307,"
    ],
    "title": [
      "A cache coherence scheme with fast selective invalidation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ton",
        "given": "R.Cry"
      },
      {
        "family": "Karlovsky",
        "given": "S."
      },
      {
        "family": "McAuliffe",
        "given": "K.P."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proc. 1986 Int. ConI. Parallel Processing"
    ],
    "date": [
      "1986-08"
    ],
    "pages": [
      "229–238,"
    ],
    "title": [
      "Automatic management of programmable caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beltrarneti",
        "given": "M."
      },
      {
        "family": "Bobey",
        "given": "K."
      },
      {
        "family": "Zorbas",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "ACM Computer Architecture News"
    ],
    "date": [
      "1988-08"
    ],
    "title": [
      "The control mechanism for the myrias parallel computer system"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Censier",
        "given": "L.M."
      },
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1978-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1112–1118,"
    ],
    "title": [
      "A new solution to coherence"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "K."
      },
      {
        "family": "Briggs",
        "given": "F.A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "New York, New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Computer Architecture and Parallel Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "aI",
        "given": "A.Gottlieb",
        "particle": "et"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1983-02"
    ],
    "pages": [
      "175–189,"
    ],
    "title": [
      "The NYU Ultracomputer-Designing a MIMD, shared memory parallel machine"
    ],
    "type": "article-journal",
    "volume": [
      "C-32"
    ]
  },
  {
    "author": [
      {
        "family": "Dubois",
        "given": "M."
      },
      {
        "family": "Scheurich",
        "given": "C."
      },
      {
        "family": "Briggs",
        "given": "F.A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1988-02"
    ],
    "pages": [
      "9–21,"
    ],
    "title": [
      "Synchronization, coherence, and event ordering in multiprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Cray Research"
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "Minneapolis"
    ],
    "title": [
      "Cray X-MP Mainframe Reference Manual"
    ],
    "type": null
  },
  {
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Astronautics Corporation of America, ZS Central Processor - Architecture Reference Manual"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Madison, WI"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Beck",
        "given": "B."
      },
      {
        "family": "Kasten",
        "given": "B."
      },
      {
        "family": "Thakkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proc. 2nd Int. Conf Architectural Support for Programming Languages and Operating Systems (ASPLOS ll"
    ],
    "date": [
      "1987-10"
    ],
    "pages": [
      "10–20,"
    ],
    "title": [
      "VLSI assist for a multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1989-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "21–35,"
    ],
    "title": [
      "Dynamic instruction scheduling and the Astronautics ZS-I"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "ACM Trans. Computer Systems"
    ],
    "date": [
      "1984-11"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "289–308,"
    ],
    "title": [
      "Decoupled access/execute computer architectures"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "R.L."
      },
      {
        "family": "Yew",
        "given": "P.-C."
      },
      {
        "family": "Lawrie",
        "given": "D.H."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. 1987 Int. Con! Parallel Processing"
    ],
    "date": [
      "1987-08"
    ],
    "pages": [
      "28–31,"
    ],
    "title": [
      "Data prefetehing in shared memory multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thng",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "AFIPS Proc. National Computer Con!"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "749–753,"
    ],
    "title": [
      "Cache system design in the tightly coupled multiprocessor system"
    ],
    "type": "paper-conference",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "McMahon",
        "given": "F.H."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1986-12"
    ],
    "genre": [
      "Tech. Rep. UCRL·53745,"
    ],
    "location": [
      "Livermore, Calif"
    ],
    "publisher": [
      "Lawrence Livermore National Laboratory"
    ],
    "title": [
      "The livermore FORTRAN kernels: A computer test of the numerical performance range"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc. SIGMETRICS"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Memory reference characteristics of multiprocessor applications under MACH"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Alliant"
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1985-06"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Alliant Computer Systems Corporation"
    ],
    "title": [
      "FX/Series product summary"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Cheriton",
        "given": "H.A.Goosen",
        "particle": "n.R."
      },
      {
        "family": "Boyle",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc. 16th Int. Symp. on Computer Architecture"
    ],
    "date": [
      "1989-05"
    ],
    "pages": [
      "16–24,"
    ],
    "title": [
      "Multi-level shared caching techniques for scalability in VMP-MC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheriton",
        "given": "D.R."
      },
      {
        "family": "Slavenburg",
        "given": "G."
      },
      {
        "family": "Boyle",
        "given": "P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. 13th Int. Conf. on Computer Architecture"
    ],
    "date": [
      "1986-06"
    ],
    "pages": [
      "366–374,"
    ],
    "title": [
      "Software-controlled caches in the VMP multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. 15th Int. Symp. of Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "373–382,"
    ],
    "title": [
      "Sharing in parallel programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "S.J."
      },
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. ASPLOS-III"
    ],
    "date": [
      "1989-04"
    ],
    "pages": [
      "2–15,"
    ],
    "title": [
      "The effect of sharing on the cache and bus performance of parallel programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hattori",
        "given": "A."
      },
      {
        "family": "Koshino",
        "given": "A."
      },
      {
        "family": "Kamimoto",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "AFIP"
    ],
    "date": [
      "1982-06"
    ],
    "pages": [
      "253–262"
    ],
    "publisher": [
      "AFIP"
    ],
    "title": [
      "Three-level hierarchical storage system for FACOM M-380/382"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Przybylski",
        "given": "S."
      },
      {
        "family": "Horowitz",
        "given": "M."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. 15th Int. Symp. on Computer Architecture"
    ],
    "date": [
      "1988-05"
    ],
    "pages": [
      "290–298,"
    ],
    "title": [
      "Performance tradeoffs in cache design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proc. 12th Int. Symp. on Computer Architecture"
    ],
    "date": [
      "1985-06"
    ],
    "pages": [
      "64–73,"
    ],
    "title": [
      "Cache Evaluation and the Impact of Workload Choice"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Swan",
        "given": "R.J."
      },
      {
        "family": "Fuller",
        "given": "S.H."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "10J"
    ],
    "container-title": [
      "AFIPS Conf. Proc"
    ],
    "date": [
      "1977"
    ],
    "publisher": [
      "National Compo Conf"
    ],
    "title": [
      "Cm*: a modular multimicroprocessor"
    ],
    "type": "chapter",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Weber",
        "given": "W.D."
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc. ASPLOS-III"
    ],
    "date": [
      "1989-04"
    ],
    "pages": [
      "243–256,"
    ],
    "title": [
      "Analysis of cache invalidation patterns in multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weber",
        "given": "W.D."
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proc. 1Qth Int. Symp. on Computer Architecture"
    ],
    "date": [
      "1989-05"
    ],
    "pages": [
      "273–280,"
    ],
    "title": [
      "Exploring the benefits of multiple hardware contexts in a multiprocessor architeture: Preliminary results"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "Andrew W.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proc. 14th Int. Conf. on Computer Architecture"
    ],
    "date": [
      "1987-06"
    ],
    "pages": [
      "244–253,"
    ],
    "title": [
      "Hierarchical cache/bus architecture for shared memory multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "P.C.C."
      }
    ],
    "citation-number": [
      "14J"
    ],
    "date": [
      "1982"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "note": [
      "Coordinated Science Lab., Rep. R-904."
    ],
    "publisher": [
      "Univ. lliinois"
    ],
    "title": [
      "Shared cache organization for multiple-stream computer systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "P.C.C."
      },
      {
        "family": "Patel",
        "given": "J.H."
      },
      {
        "family": "Davidson",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE TC"
    ],
    "date": [
      "1983-01"
    ],
    "note": [
      "of Computer Science Box 1263 University of Bristol S-164 28 Kista, Sweden Bristol BS 8 1 TR, U.K. hag@sics.se, seif@sics.se warren@compsci.bristol.ac.uk"
    ],
    "publisher": [
      "Warren Swedish Institute of Computer Science Dep"
    ],
    "title": [
      "Shared cache for multiple-stream computer systems",
      "THE CACHE COHERENCE PROTOCOL OF THE DATA DIFFUSION MACHINE Erik Hagersten and Seif Haridi David H.D"
    ],
    "type": "article-journal",
    "volume": [
      "C-32(1):38-47"
    ]
  },
  {
    "author": [
      {
        "family": "Matsumoto",
        "given": "Masatoshi Sato Akira"
      },
      {
        "family": "Nakagawa",
        "given": "Takayuki"
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "TR 327,"
    ],
    "publisher": [
      "ICOT"
    ],
    "title": [
      "Locally parallel cache design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Arvind",
        "given": "Robert A.Iannucci"
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1983"
    ],
    "genre": [
      "MIT/LCS/TM 241,"
    ],
    "publisher": [
      "MIT"
    ],
    "title": [
      "Two fundamental issues In multiprocessing: the dataflow solution"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J.R."
      },
      {
        "family": "Woest",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the 15th Annual International Symposium on Computer A rchitecture"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Honolulu, Hawaii"
    ],
    "pages": [
      "442–431"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "The Wisconsin Multicube: a new largescale cache-coherent multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Haridi",
        "given": "Seif"
      },
      {
        "family": "Brand",
        "given": "Per"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "International Conference on Fifth Generation Computer Systems 1988"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "ICOT"
    ],
    "title": [
      "Andorra Prolog-an integration of Prolog and committed choice languages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hermenegildo",
        "given": "M."
      },
      {
        "family": "McGehearty",
        "given": "P."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "PP-SRS-Technical Memo"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Address escaping and reference classification in the design of a cached, multiple cluster, shared-memory architecture"
    ],
    "type": "article-journal",
    "volume": [
      "12, MCC"
    ]
  },
  {
    "author": [
      {
        "family": "Lusk",
        "given": "Ewing"
      },
      {
        "family": "Warren",
        "given": "David H.D."
      },
      {
        "family": "Haridi",
        "given": "Seif"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "International Conference on Fifth Generation Computer Systems 1988"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "ICOT"
    ],
    "title": [
      "The Aurora or-parallel Prolog system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Venon",
        "given": "Gurindar S.Sohi Mary K."
      },
      {
        "family": "Jog",
        "given": "Rajeev"
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Conference Proceedings of International Seminar on Performance of Distributed and Parallel Systems"
    ],
    "date": [
      "1988"
    ],
    "pages": [
      "111 – 126,"
    ],
    "title": [
      "Performance analysis of hierarchical cache-consistent multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pfister",
        "given": "G.F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the 1985 International Conference on Parallel Processing, Chigago"
    ],
    "date": [
      "1985"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "The IBM Research Parallel Processor Prototype (RP3"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Warren",
        "given": "David H.D."
      },
      {
        "family": "Haridi",
        "given": "Seif"
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "International Conference on Fifth Generation Computer Systems 1988"
    ],
    "date": [
      "1988"
    ],
    "publisher": [
      "ICOT"
    ],
    "title": [
      "Data Diffusion Machine-a scalable shared virtual memory multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "A."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1986"
    ],
    "genre": [
      "Technical report ETR 86-006,"
    ],
    "publisher": [
      "Encore Computer Corporation"
    ],
    "title": [
      "Hierarchical cache/bus architecture for shared memory multiprocessor"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "Andrew W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "1985"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "CMU"
    ],
    "title": [
      "Organization and Statistical Simulation of Hierarchical Multiprocessors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Rong"
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1988-08"
    ],
    "genre": [
      "Internal Report,"
    ],
    "publisher": [
      "Gigalips Project"
    ],
    "title": [
      "Programming in Andorra-I"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "Susan J."
      },
      {
        "family": "Katz",
        "given": "Randy H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of The 15th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Honolulu. HaWaii"
    ],
    "title": [
      "A Characterization of Sharing in Parallel Programs and its Application to Coherence Protocol Evaluation\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weber",
        "given": "Wolf-Dietrich"
      },
      {
        "family": "Gupta",
        "given": "Anoop"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of Architectural Supportfor Programming Languages and Operating Systems (ASPWS III"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "243–256"
    ],
    "title": [
      "Analysis of Cache Invalidation Patterns in Microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scheurich",
        "given": "M.Dubois S."
      },
      {
        "family": "Briggs",
        "given": "F."
      },
      {
        "family": "James",
        "given": "D."
      },
      {
        "family": "Gustavson",
        "given": "D."
      }
    ],
    "citation-number": [
      "5",
      "6"
    ],
    "container-title": [
      "Proceedings Thirteenth International Symposium on Computer Architecture",
      "February"
    ],
    "date": [
      "1986-06",
      "1989"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Memory Access Buffering in Microprocessors\"",
      "SCI (P1596) Minutes\""
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Knight",
        "given": "Tom"
      },
      {
        "family": "WI",
        "given": "Sohi Madison"
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Proposed S-1 Coherence Lists\". Viewgraphs from Lawrence Livennore presentation. -1988 8) Evening discussions between Dave James and Gurindar S"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "pfister",
        "given": "G.F."
      },
      {
        "family": "Melton",
        "given": "W.C.Brantley D.A.George S.L.Harvey W.J.Kleinfelder K.P.McAuliffe E.A."
      },
      {
        "family": "Norton.",
        "given": "A."
      },
      {
        "family": "Weiss",
        "given": "J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings ICPP"
    ],
    "date": [
      "1985-08"
    ],
    "note": [
      "Performance Evaluation of Wide Shared Bus Multiprocessors"
    ],
    "pages": [
      "764–771"
    ],
    "title": [
      "'The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Agarwal"
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "AGA88"
    ],
    "container-title": [
      "Proceedings of ACM Sigmetrics"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Memory-Reference Characteristics of Multiprocessor Applications under MACH"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Archibald"
      },
      {
        "family": "Baer",
        "given": "J."
      }
    ],
    "citation-number": [
      "ARC86"
    ],
    "container-title": [
      "ACM Trans. on Computer Systems,4,4"
    ],
    "date": [
      "1986-11"
    ],
    "title": [
      "An Evaluation of Cache Coherence Solutions in Shared-Bus Multiprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "C.G",
        "given": "Bell"
      }
    ],
    "citation-number": [
      "BEL85"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1985-04"
    ],
    "title": [
      "Multis: A New Class of Multiprocessor Computers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "D.R.",
        "given": "Cheriton"
      },
      {
        "family": "Gupta",
        "given": "A."
      },
      {
        "family": "Boyle",
        "given": "P.D."
      },
      {
        "family": "Goosen",
        "given": "H.A."
      }
    ],
    "citation-number": [
      "CHE88"
    ],
    "container-title": [
      "Proc. of 15th Inti. Symp. on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "location": [
      "Hawaii"
    ],
    "title": [
      "The VMP Multiprocessor: Initial Experience, Refmements and Performance Evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "C.R",
        "given": "Das"
      },
      {
        "family": "Bhuyan",
        "given": "L.N."
      }
    ],
    "citation-number": [
      "DAS85"
    ],
    "date": [
      "1985"
    ],
    "publisher": [
      "U of Southwestern Louisiana"
    ],
    "title": [
      "Computation Availability of Multiple-Bus Multiprocessors\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corporation",
        "given": "Digital Equipment"
      }
    ],
    "citation-number": [
      "DEC88"
    ],
    "container-title": [
      "Digital Technical Journal"
    ],
    "date": [
      "1988-08"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "CYAX-based Systems\""
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Eggers"
      },
      {
        "family": "Katz",
        "given": "R."
      }
    ],
    "citation-number": [
      "EGG88"
    ],
    "container-title": [
      "Proc. of 15th Inti. Symp. on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "location": [
      "Hawaii"
    ],
    "title": [
      "Characterization of Sharing in Parallel Programs and its Applicability to Coherency Protocol Evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A",
        "given": "Furber S.Band"
      }
    ],
    "citation-number": [
      "FUR87"
    ],
    "container-title": [
      "Electronics and Power"
    ],
    "date": [
      "1987-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "402–405"
    ],
    "title": [
      "R Wilson,\"The Acorn RISC machine - an architectural view\""
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J."
      }
    ],
    "citation-number": [
      "GOO83"
    ],
    "container-title": [
      "Proc. of the 10th Inti Symp. on Computer Architecture"
    ],
    "date": [
      "1983-06"
    ],
    "location": [
      "Stockholm"
    ],
    "title": [
      "Using Cache Memories to Reduce Processor-Memory Traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "J.",
        "given": "Goodman"
      },
      {
        "family": "Woest",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "GOO88"
    ],
    "container-title": [
      "Proc. of 15th Inti. Symp. on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "location": [
      "Hawaii"
    ],
    "title": [
      "The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Gottlieb"
      },
      {
        "family": "al",
        "particle": "el."
      }
    ],
    "citation-number": [
      "G0T83"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1983-02"
    ],
    "title": [
      "The NYU Ultracomputer--Designing an MIMD Shared Memory Parallel Computer\""
    ],
    "type": "article-journal",
    "volume": [
      "Vo1C-32"
    ]
  },
  {
    "author": [
      {
        "family": "M.D.",
        "given": "Hill"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "HIL86"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1986-11-11"
    ],
    "title": [
      "SPUR: A VLSI Multiprocessor Workstation"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "al",
        "given": "Katz R.H.",
        "particle": "et."
      }
    ],
    "citation-number": [
      "KAT85"
    ],
    "container-title": [
      "12th international Symposium on Computer Architecture"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "276–283"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Implementing a Cache Consistency Protocol"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCreight",
        "given": "E."
      }
    ],
    "citation-number": [
      "MCR84"
    ],
    "date": [
      "1984-09"
    ],
    "genre": [
      "Tech. Report,"
    ],
    "publisher": [
      "Xerox Corp"
    ],
    "title": [
      "The Dragon Computer System: An Early Overview"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "T.M",
        "given": "Nguyen"
      },
      {
        "family": "V.P",
        "given": "Srini"
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "NGU88"
    ],
    "container-title": [
      "IntI Conf. on Supercomputing, St"
    ],
    "date": [
      "1988-07"
    ],
    "location": [
      "Malo. France"
    ],
    "title": [
      "A Two-Tier Memory Architecture for High-Performance Multiprocessor Systems\""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "H",
        "given": "Patel J."
      }
    ],
    "citation-number": [
      "PAT81"
    ],
    "container-title": [
      "IEEE Trans on Computers"
    ],
    "date": [
      "1981-10"
    ],
    "pages": [
      "771–780"
    ],
    "title": [
      "Performance of processors-memory interconnections for multiprocessors\""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "D.A.",
        "given": "Patterson"
      },
      {
        "family": "P.",
        "given": "Garrison"
      },
      {
        "family": "M.D.",
        "given": "Hill"
      },
      {
        "family": "T.N.",
        "given": "Lioupis D.• Nyberg C.• Sippel"
      },
      {
        "family": "Dyke K.S",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "PAT82"
    ],
    "container-title": [
      "lOth IntI. Symp. on Computer Architecture"
    ],
    "date": [
      "1982"
    ],
    "title": [
      "Architecture of a VLSI cache for a RISC\""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "C.D",
        "given": "Rose"
      }
    ],
    "citation-number": [
      "ROS85"
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1985-07-08"
    ],
    "title": [
      "Encore Eyes Multiprocessor Market"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Satyanarayanan",
        "given": "M."
      }
    ],
    "citation-number": [
      "SAT80"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1980-05"
    ],
    "pages": [
      "5"
    ],
    "title": [
      "Commercial Multiprocessing Systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "citation-number": [
      "SEQ84"
    ],
    "container-title": [
      "Inc. \"Balance 8000\" Technical Summary"
    ],
    "date": [
      "1984-11"
    ],
    "title": [
      "Sequent Computer Systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "C.",
        "given": "Thacker"
      },
      {
        "family": "Stewart",
        "given": "L."
      }
    ],
    "citation-number": [
      "THA87"
    ],
    "container-title": [
      "2nd IntI. Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1987-10"
    ],
    "pages": [
      "164–172"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Firefly: A Multiprocessor Workstation\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "W.",
        "given": "Wilson A.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "WIL87"
    ],
    "container-title": [
      "Proc of 14th IntI. Symp. on Computer Architecture"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Hierarchical CacheIBus Architecture for Shared Memory Multiprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "N.•",
        "given": "Wirth"
      }
    ],
    "citation-number": [
      "WIR82"
    ],
    "date": [
      "1982"
    ],
    "location": [
      "New York",
      "Berkeley, CA 94720"
    ],
    "publisher": [
      "Springer Verlag",
      "Srini Computer Science Division University of California"
    ],
    "title": [
      "Programming in Modula-2",
      "CROSSBAR·MULTI·PROCESSOR ARCHITECTURE Vason P"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Simoni",
        "given": "R."
      },
      {
        "family": "Hennessy",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the 15th International Symp. on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "280 – 289,"
    ],
    "title": [
      "An Evaluation of Directory Schemes for Cache Coherence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      },
      {
        "family": "Cherian",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the 16th International Symposium on Computer Architecture"
    ],
    "date": [
      "1989-05"
    ],
    "location": [
      "Jerusalem, Israel"
    ],
    "pages": [
      "396 – 406,"
    ],
    "title": [
      "•• Adaptive Backoff Synchronization TeChniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Archibald",
        "given": "J."
      },
      {
        "family": "Baer",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 11th International Symposium on Computer Architecture"
    ],
    "date": [
      "1984-06"
    ],
    "pages": [
      "355 – 361,"
    ],
    "title": [
      "Economical"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baer",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ISCA Workshop on Cache and Interconnect Architecture in Multiprocessors, EHat"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Israel, May"
    ],
    "title": [
      "Self-invalidating Cache Coherence Protocols"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bitar",
        "given": "P."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 13th IntI. Symposium on Computer Architecture"
    ],
    "date": [
      "1986-06"
    ],
    "location": [
      "Tokyo, Japan"
    ],
    "pages": [
      "424–433,"
    ],
    "title": [
      "Multiprocessor Cache Synchronization Issues, Innovations, Evolution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Busing",
        "given": "D.R."
      },
      {
        "family": "Srini",
        "given": "V.P."
      },
      {
        "family": "Smine",
        "given": "G.E."
      },
      {
        "family": "Carlton",
        "given": "M.J."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the First International Conference on System Integration"
    ],
    "date": [
      "1990-04"
    ],
    "location": [
      "Morristown, NJ"
    ],
    "title": [
      "The Aquarius-IIU System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carlton",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1989-04"
    ],
    "genre": [
      "Appendix 2, Aquarius Project Report,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "pages": [],
    "publisher": [
      "CS Division, Univ. of California"
    ],
    "title": [
      "Cache Coherency for Multiple-Bus Multiprocessor Architecturea"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Carlton",
        "given": "M."
      },
      {
        "family": "Holmer",
        "given": "B.K."
      },
      {
        "family": "Nguyen",
        "given": "T.M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1988-04"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "CS Division, Univ. of California"
    ],
    "title": [
      "Multisim: A Multi Simulator, Aquarius Project Internal Report"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Censier",
        "given": "L.M."
      },
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1978-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1112 – 1118,"
    ],
    "title": [
      "A New Solution to Coherence Problems in Multicache Systems"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Cheriton",
        "given": "D.R."
      },
      {
        "family": "Goosen",
        "given": "H.A."
      },
      {
        "family": "Boyle",
        "given": "P.D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 16th International Symposium on Computer Architecture"
    ],
    "date": [
      "1989-05"
    ],
    "location": [
      "Jerusalem, Israel"
    ],
    "pages": [
      "16 – 24,"
    ],
    "title": [
      "Multi-Level Shared Caching Techniques for Scalability in VMP-PC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the 1987 VLSI Conference"
    ],
    "date": [
      "1987-03"
    ],
    "location": [
      "Stanford, CA"
    ],
    "pages": [
      "391 – 415,"
    ],
    "title": [
      "Wire-Efficient VLSI Multiprocessor Communication Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nguyen",
        "given": "T.M."
      },
      {
        "family": "Srini",
        "given": "V.P."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the International Conference on Supercomputing"
    ],
    "date": [
      "1988-07"
    ],
    "location": [
      "Saint-Malo, France"
    ],
    "title": [
      "A Two-Tier Memory Architecture for High-Performance Multiprocessor Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fagin",
        "given": "B.S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1987-11"
    ],
    "genre": [
      "Ph. D. Thesis.",
      "CS Division Report No. UCB/CSD 87/380,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "A Parallel Execution Model for Prolog"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1984-01-12"
    ],
    "title": [
      "Tightly Coupled Multiprocessor System Speeds Memory-Access Times"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Franklin",
        "given": "M.A."
      },
      {
        "family": "Wann",
        "given": "D.F."
      },
      {
        "family": "Thomas",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1982-11"
    ],
    "title": [
      "Pin Limitations and partitioning of VLSI Interconnection Networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 10th Intl. Symposium on Computer Architecture"
    ],
    "date": [
      "1983-06"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "title": [
      "Using Cache Memories to Reduce Processor-Memory Traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J.R."
      },
      {
        "family": "Woest",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the 15th International Symp. on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "title": [
      "The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "A."
      },
      {
        "family": "Matsumoto",
        "given": "A."
      },
      {
        "family": "Tick",
        "given": "E."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the i6th international Symposium on Computer Architecture"
    ],
    "date": [
      "1989-05"
    ],
    "location": [
      "Jerusalem, Israel"
    ],
    "pages": [
      "25 – 33,"
    ],
    "title": [
      "Design and Performance of a Coherent Cache for Parallel Logic Programming Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gottlieb",
        "given": "A."
      },
      {
        "family": "al.•",
        "particle": "et."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE TC"
    ],
    "date": [
      "1983-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "175–189,"
    ],
    "title": [
      "The NYU Ultra Computer"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M."
      },
      {
        "given": "Others"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1986-11"
    ],
    "pages": [
      ", 1 – 22"
    ],
    "title": [
      "Design Decisions in SPUR"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "R.H."
      },
      {
        "family": "Wood",
        "given": "S.J.Eggers D.A."
      },
      {
        "family": "Perkins",
        "given": "C.L."
      },
      {
        "family": "Sheldon",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 12th Intl. Symposium on Computer Architecture"
    ],
    "date": [
      "1985-06"
    ],
    "location": [
      "Boston"
    ],
    "pages": [
      "276–283,"
    ],
    "title": [
      "Implementing a Cache Consistency Protocol"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mashey",
        "given": "J."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "HOT Chips Conference"
    ],
    "date": [
      "1989-06"
    ],
    "location": [
      "Stanford University, Stanford"
    ],
    "publisher": [
      "CA"
    ],
    "title": [
      "MIPS RISC Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nguyen",
        "given": "T.M."
      },
      {
        "family": "Srini",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the First International Conference on System Integration"
    ],
    "date": [
      "1990-04"
    ],
    "location": [
      "Morristown"
    ],
    "publisher": [
      "NJ"
    ],
    "title": [
      "The Validation of a Multiprocessor Simulator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Organick",
        "given": "E.!"
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "1973"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic Press Inc"
    ],
    "title": [
      "Computer Systems Organization: The 8570016700 Series"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Papadopoulos",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1988-07"
    ],
    "genre": [
      "D. Thesis,"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "publisher": [
      "Dept. Of Electrical Engineering and Computer Science, MIT"
    ],
    "title": [
      "Implementation of a General Purpose Dataflow Multiprocessor, Ph"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Raveche",
        "given": "H.J."
      },
      {
        "family": "Lawrie",
        "given": "D.H."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Distributed by the Society of Industrial and Applied Mathematics, SIAM Workshop"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Leesburg, VA, Philadelphia"
    ],
    "title": [
      "A National Computing Initiative"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ravishankar",
        "given": "C.V."
      },
      {
        "family": "Goodman",
        "given": "J."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Spring Compcon Conference"
    ],
    "date": [
      "1983-02"
    ],
    "location": [
      "San Francisco"
    ],
    "title": [
      "Cache Implementation for Multiple Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Russell",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1978-01"
    ],
    "issue": [
      "I"
    ],
    "pages": [
      "63 –72,"
    ],
    "title": [
      "The Cray-l Computer System"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Kuck",
        "given": "D."
      },
      {
        "family": "Lawrie",
        "given": "D."
      },
      {
        "family": "Sameh",
        "given": "A."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the 1983 Parallel Processing Conference"
    ],
    "date": [
      "1983-08"
    ],
    "location": [
      "Michigan"
    ],
    "pages": [
      "524 – 429 ,"
    ],
    "title": [
      "Cedar - A Large Scale Multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Satyanarayanan",
        "given": "M."
      },
      {
        "given": "Multiprocessors"
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "1980"
    ],
    "publisher": [
      "Prentice-Hall, Inc"
    ],
    "title": [
      "A Comparative Study"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Seitz",
        "given": "C."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1984-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1247 – 1265,"
    ],
    "title": [
      "Concurrent VLSI Architectures"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Computing Surveys"
    ],
    "date": [
      "1982-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "473–530,"
    ],
    "title": [
      "Cache Memories"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Sohi",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "ISCA Workshop on Cache and Interconnect Architecture in Multiprocessors"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Eilat, Israel, May"
    ],
    "title": [
      "Cache Coherence Mechanisms for Multiprocessors with Arbitrary Interconnects"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Srini",
        "given": "V.P."
      },
      {
        "family": "Asenjo",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the 10th IntI. Symposium on Computer Architecture"
    ],
    "date": [
      "1983-06"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "194–206,"
    ],
    "title": [
      "Analysis of Cray-IS Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srini",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the National Computer Conference"
    ],
    "date": [
      "1985-07"
    ],
    "location": [
      "Chicago"
    ],
    "title": [
      "An Architecture for doing Concurrent Systems Research"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srini",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "1988-01"
    ],
    "genre": [
      "Patent Application,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University ofCalifornia"
    ],
    "title": [
      "A Low-Latency Crossbar Chip for Multiprocessors"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Srini",
        "given": "V.P."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Computer Magazine"
    ],
    "date": [
      "1985-03"
    ],
    "pages": [
      "54 – 68,"
    ],
    "title": [
      "A Fault-Tolerant Dataflow System"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sweazey",
        "given": "P."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "ISCA Workshop on Cache and Interconnect Architecture in Multiprocessors"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Eilat, Israel, May"
    ],
    "title": [
      "Directory-based Cache Coherence on SCI"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tang",
        "particle": "c.K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proceedings of the National Computer Conference"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "749 –753,"
    ],
    "title": [
      "Cache System Design in the Tightly Coupled Multiprocessor System"
    ],
    "type": "paper-conference",
    "volume": [
      "Vol. 45"
    ]
  },
  {
    "author": [
      {
        "family": "Thakkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "ISCA Workshop on Cache and Interconnect Architecture in Multiprocessors"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Eilat, Israel, May"
    ],
    "title": [
      "•'The Performance of Cache Coherence Protocols"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Veidenbaum",
        "given": "A."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "ISCA Workshop on Cache and Interconnect Architecture in Multiprocessors"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Eilat, Israel, May"
    ],
    "title": [
      "Compiler-assisted Cache Management in Multiprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wallach",
        "given": "S."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Digest of Papers. Spring COMPCON"
    ],
    "date": [
      "1985-02"
    ],
    "location": [
      "San Francisco"
    ],
    "pages": [
      "122–126,"
    ],
    "title": [
      "The Convex C-l 64-bit Supercomputer"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Wann",
        "given": "D.F."
      },
      {
        "family": "Franklin",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1983-03"
    ],
    "title": [
      "Asynchronous and Oocked Control Structure for VLSI- Based Interconnection Networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wulf",
        "given": "W."
      },
      {
        "family": "Bell",
        "given": "C."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "AFlPS Proc. (FlCC"
    ],
    "date": [
      "1972"
    ],
    "pages": [
      "756 – 777,"
    ],
    "title": [
      "C.mmp - A multi-Miniprocessor",
      "CHESS\" Multiprocessor A Processor-Memory Grid for Parallel Programming"
    ],
    "type": "paper-conference",
    "volume": [
      "41, Part 2"
    ]
  },
  {
    "author": [
      {
        "family": "A.",
        "given": "Agarwal"
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "AGA88"
    ],
    "container-title": [
      "Proceedings of ACM Sigmetrics"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Memory-Reference Characteristics of Multiprocessor Applications under MACH"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Archibald"
      },
      {
        "given": "Baer"
      }
    ],
    "citation-number": [
      "ARC86"
    ],
    "container-title": [
      "ACM Trans. on Computer Systems"
    ],
    "date": [
      "1986-11"
    ],
    "title": [
      "An Evaluation of Cache Coherence Solutions in Shared-Bus Multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "1. and 1",
      "4,4"
    ]
  },
  {
    "author": [
      {
        "family": "Bell",
        "given": "C.G."
      }
    ],
    "citation-number": [
      "BEL85"
    ],
    "container-title": [
      "Science"
    ],
    "pages": [
      "11985"
    ],
    "title": [
      "Multis: A New Class of Multiprocessor Computers"
    ],
    "type": "article-journal",
    "volume": [
      "228"
    ]
  },
  {
    "author": [
      {
        "family": "Bisiani",
        "given": "R."
      },
      {
        "family": "A.",
        "given": "Nowatzyk"
      },
      {
        "family": "Ravishankar",
        "given": "M."
      }
    ],
    "citation-number": [
      "BIS88"
    ],
    "date": [
      "1988-12"
    ],
    "pages": [
      "– –88–204,"
    ],
    "publisher": [
      "Carnegie Mellon University, Computer Science Report #"
    ],
    "title": [
      "Coherent Shared Memory on a Message Passing Machine\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "C.R."
      },
      {
        "family": "Bhuyan",
        "given": "L.N."
      }
    ],
    "citation-number": [
      "DAS85"
    ],
    "date": [
      "1985"
    ],
    "publisher": [
      "U of Southwestern Louisiana"
    ],
    "title": [
      "Computation Availability of Multiple-Bus Multiprocessors\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "M.",
        "given": "Dubois"
      },
      {
        "family": "C.",
        "given": "Scheurich"
      },
      {
        "family": "F",
        "given": "Briggs"
      }
    ],
    "citation-number": [
      "DUB86"
    ],
    "container-title": [
      "13th ISCA"
    ],
    "date": [
      "1986-06"
    ],
    "pages": [
      "434–442,"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Memory Access Buffering in Multiprocessors\""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "S.",
        "given": "Eggers"
      },
      {
        "family": "Katz",
        "given": "R."
      }
    ],
    "citation-number": [
      "EGG88"
    ],
    "container-title": [
      "Proc. of 15th IntI. Symp. on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "location": [
      "Hawaii"
    ],
    "title": [
      "Characterization of Sharing in Parallel Programs and its Applicability to Coherency Protocol Evaluation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.A.",
        "given": "Patterson"
      },
      {
        "family": "G.",
        "given": "Gibson"
      },
      {
        "family": "RH",
        "given": "Katz"
      }
    ],
    "citation-number": [
      "PAT88"
    ],
    "date": [
      "June 1-3, 1988"
    ],
    "location": [
      "Chicago"
    ],
    "publisher": [
      "ACM SIGMOD"
    ],
    "title": [
      "A Case for Redundant Arrays of Inexpensive Disks (RAID"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Goodman"
      }
    ],
    "citation-number": [
      "G0083"
    ],
    "container-title": [
      "Proc. of the 10th Inti Symp. on Computer Architecture"
    ],
    "date": [
      "1983-06"
    ],
    "location": [
      "Stockholm"
    ],
    "title": [
      "Using Cache Memories to Reduce Processor-Memory Traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "al",
        "given": "Hill M.D.",
        "particle": "et."
      }
    ],
    "citation-number": [
      "HIL86"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1986-11-11"
    ],
    "title": [
      "SPUR: A VLSI Multiprocessor Workstation"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "R.M.",
        "given": "Keller"
      },
      {
        "family": "ECH",
        "given": "Lin"
      }
    ],
    "citation-number": [
      "KEL84"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "1984-07"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Simulated Performance of a Reduction-Based Multiprocessor\""
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "C.D",
        "given": "Rose"
      }
    ],
    "citation-number": [
      "ROS85"
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1985-07-08"
    ],
    "title": [
      "Encore Eyes Multiprocessor Market"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Satyanarayanan",
        "given": "M."
      }
    ],
    "citation-number": [
      "SAT80"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1980-05"
    ],
    "title": [
      "Commercial Multiprocessing Systerns"
    ],
    "type": "article-journal",
    "volume": [
      "13,5"
    ]
  },
  {
    "citation-number": [
      "SEQ84"
    ],
    "container-title": [
      "Inc. \"Balance 8000\" Technical Summary"
    ],
    "date": [
      "1984-11"
    ],
    "title": [
      "Sequent Computer Systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "C.",
        "given": "Thacker"
      },
      {
        "family": "Stewart",
        "given": "L."
      }
    ],
    "citation-number": [
      "TRA87"
    ],
    "container-title": [
      "2nd Inti. Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1987-10"
    ],
    "pages": [
      "164–172,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Firefly: A Multiprocessor Workstation\""
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "W.",
        "given": "Wilson A.",
        "suffix": "Jr"
      }
    ],
    "citation-number": [
      "WIL87"
    ],
    "container-title": [
      "Proc of 14th IntI. Symp. on Computer Architecture"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Software-directed Cache Management in MUltiprocessors"
    ],
    "title": [
      "Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Goodman",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proc.l0thAnnual Int' I. Symp. on Computer Architecture"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "124–131,"
    ],
    "title": [
      "Using cache memory to reduce processor-memory traffic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCreight",
        "given": "E."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1984-09"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Xerox Corp"
    ],
    "title": [
      "The dragon computer system: An early overview"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Papamarcos",
        "given": "Mark S."
      },
      {
        "family": "Patel",
        "given": "Janak H."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc. 11th Annual InterfUJtiofUJl Symposium on Computer Architecture"
    ],
    "date": [
      "June 5-7, 1984"
    ],
    "pages": [
      "348–354,"
    ],
    "title": [
      "A low-overhead coherence solution for multiprocessors with private cache memories"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudolph",
        "given": "Larry"
      },
      {
        "family": "Segall",
        "given": "Zary"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. 11th Annual InterfUJtiofUJl Symposium on Computer Architecture"
    ],
    "date": [
      "June 5-7, 1984",
      "1984"
    ],
    "note": [
      "Also, Rpt No. CMU-CS-84-139, Dept of Computer ScL, Carnegie-Mellon U.,"
    ],
    "pages": [
      "340–347,"
    ],
    "title": [
      "Dynamic decentralized cache schemes for MIMD parallel processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "Randy H."
      },
      {
        "family": "Eggers",
        "given": "Susan J."
      },
      {
        "family": "Wood",
        "given": "D.A."
      },
      {
        "family": "Perkins",
        "given": "C.L."
      },
      {
        "family": "Sheldon",
        "given": "R.G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. 12th Annual InterfUJtiofUJl Symposium on Computer Architecture"
    ],
    "date": [
      "1985-06"
    ],
    "pages": [
      "276–283,"
    ],
    "title": [
      "Implementing a cache consistency protocol"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "C.K."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. NCC"
    ],
    "date": [
      "1976"
    ],
    "pages": [
      "749–753"
    ],
    "title": [
      "Cache system design in the tightly coupled multiprocessor system"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Censier",
        "given": "L.M."
      },
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1978-12"
    ],
    "pages": [
      "1112–1118,"
    ],
    "title": [
      "A new solution to coherence problems in multicache systems"
    ],
    "type": "article-journal",
    "volume": [
      "C-27(12"
    ]
  },
  {
    "author": [
      {
        "family": "Archibald",
        "given": "James"
      },
      {
        "family": "Baer",
        "given": "Jean-Loup"
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. of the 11th Annual Int'l. Symp. on Computer Architecture"
    ],
    "date": [
      "June 5-7, 1984"
    ],
    "pages": [
      "355–362,"
    ],
    "title": [
      "An economical solution to the cache coherence problem"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1982-10"
    ],
    "genre": [
      "Technical report,",
      "Ph.D. Thesis."
    ],
    "publisher": [
      "Department of Computer Science, University of lllinois at Urbana-Champaign"
    ],
    "title": [
      "Optimizing compilers for supercomputers"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "BaneIjee",
        "given": "Utpal"
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1976-11"
    ],
    "genre": [
      "Technical Report No. 76-837,",
      "M.S. thesis."
    ],
    "publisher": [
      "Univ. of lllinois at Urbana-Champaign, Dept. of Computer Sci"
    ],
    "title": [
      "Data dependence in ordinary programs"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Veidenbaum",
        "given": "Alexander"
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc. 1986 International Conference on Parallel Processing"
    ],
    "date": [
      "1986-08"
    ],
    "pages": [
      "1029–1036,"
    ],
    "title": [
      "A compiler-assisted cache coherence solution for multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheong",
        "given": "Hoichi"
      },
      {
        "family": "Veidenbaum",
        "given": "Alex"
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proc. 15th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "1988-06"
    ],
    "pages": [
      "299,"
    ],
    "title": [
      "A cache coherence scheme with fast selective invalidation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheong",
        "given": "Hoichi"
      },
      {
        "family": "Veidenbaum",
        "given": "Alexander V."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proc. 1988 International Conference on Parallel Processing"
    ],
    "date": [
      "1988-08"
    ],
    "issue": [
      "itecture"
    ],
    "pages": [
      "138–145,"
    ],
    "title": [
      "Stale data detection and coherence enforcement using flow analysis"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "literal": "David 1. Kuck, Robert H. Kuhn, Bruce Leasure, and Michael Wolfe."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Computer Software and Applications Conference"
    ],
    "date": [
      "1980-10"
    ],
    "pages": [
      "709–715,"
    ],
    "title": [
      "The structure of an advanced vectorizer for pipelined processors"
    ],
    "type": "article-journal",
    "volume": [
      "COMPSAC80"
    ]
  },
  {
    "author": [
      {
        "family": "Cytron",
        "given": "Ron"
      },
      {
        "family": "Karlovsky",
        "given": "Steve"
      },
      {
        "family": "McAuliffe",
        "given": "Kevin P."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proc. the 1988 International Conference on Parallel Processing, II, Software:229-238"
    ],
    "date": [
      "1988-08"
    ],
    "title": [
      "Automatic management of programmable caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McAuliffe",
        "given": "Kevin P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1986"
    ],
    "genre": [
      "Technical Report No. 269,",
      "Ph.D. Thesis."
    ],
    "location": [
      "Sciences, NYU"
    ],
    "publisher": [
      "Courant Institute of Mathematical"
    ],
    "title": [
      "Analysis of cache memories in highly parallel systems"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "Alan Jay"
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "ACM Trans. on Computer Systems"
    ],
    "date": [
      "1985-08"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "161–203"
    ],
    "title": [
      "Disk cache-miss ratio analysis and design considerations"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Cheong",
        "given": "Hoichi"
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1990"
    ],
    "genre": [
      "Technical report,",
      "Ph.D. Thesis in progress."
    ],
    "publisher": [
      "University of Illinois at Urbana-Champaign"
    ],
    "title": [
      "Towards efficient software-based cache coherence strategies"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Cheong",
        "given": "Hoichi"
      },
      {
        "family": "Veidenbaum",
        "given": "Alex"
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proc.ICS"
    ],
    "date": [
      "1989-06"
    ],
    "issue": [
      "832):322-330"
    ],
    "title": [
      "A version control approach to cache coherence"
    ],
    "type": "article-journal",
    "volume": [
      "D"
    ]
  }
]
