
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.43 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
/INPUTFILES/1
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt.cpp
Source file analysis completed (CIN-68)
solution file add ./src/ntt_tb.cpp -exclude true
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/catapult.log"

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF.v1': elapsed time 1.79 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 79, Real ops = 33, Vars = 30 (SOL-21)
Inlining routine 'operator>><64, false>' (CIN-14)
Optimizing block '/inPlaceNTT_DIF/modulo_dev' ... (CIN-4)
Design 'inPlaceNTT_DIF' was read (SOL-1)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' iterated at most 513 times. (LOOP-2)
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' iterated at most 10 times. (LOOP-2)
Found top design routine 'inPlaceNTT_DIF' specified by directive (CIN-52)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v1/CDesignChecker/design_checker.sh'
Found design routine 'modulo_dev' specified by directive (CIN-52)
Inlining routine 'inPlaceNTT_DIF' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIF' (CIN-13)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF.v1' (SOL-8)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator<<64, false>' (CIN-14)
Synthesizing routine 'modulo_dev' (CIN-13)
Inlining routine 'operator+<64, false>' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator+<64, false>' (CIN-14)
Optimizing block '/inPlaceNTT_DIF' ... (CIN-4)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'modulo_dev' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 79, Real ops = 33, Vars = 30 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v1': elapsed time 0.68 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
solution library remove *
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Precision -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
solution library remove *
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
solution library add Xilinx_RAMS
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v1' (SOL-8)
go libraries

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 80, Real ops = 33, Vars = 31 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF.v1': elapsed time 0.28 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF.v1' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 138, Real ops = 48, Vars = 45 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.65 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 4
Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult.ccs'. (PRJ-5)
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 256
Loop '/inPlaceNTT_DIF/core/STAGE_VEC_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 4
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/modExp_dev:while' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
N_UNROLL parameter 2 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF/core/modExp_dev#1:while' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 2
# Info: Branching solution 'inPlaceNTT_DIF.v3' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
project save
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v3/CDesignChecker/design_checker.sh'
directive set /inPlaceNTT_DIF/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 256
go extract
/inPlaceNTT_DIF/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
# Info: Design complexity at end of 'loops': Total ops = 87, Real ops = 33, Vars = 36 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v2': elapsed time 0.03 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
# Info: Branching solution 'inPlaceNTT_DIF.v2' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' is left rolled. (LOOP-4)
/DSP_EXTRACTION yes
Loop '/inPlaceNTT_DIF/core/STAGE_VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
directive set SCHED_USE_MULTICYCLE true
go memories
Loop '/inPlaceNTT_DIF/core/modExp_dev:while' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/modExp_dev#1:while' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v2/CDesignChecker/design_checker.sh'
# Info: Design complexity at end of 'loops': Total ops = 87, Real ops = 33, Vars = 36 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v1': elapsed time 0.03 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v1' (SOL-8)
go extract
Loop '/inPlaceNTT_DIF/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/modExp_dev:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/STAGE_VEC_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 209, Real ops = 48, Vars = 50 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.76 seconds, memory usage 1380312kB, peak memory usage 1380312kB (SOL-9)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 256 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 256 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Resource '/inPlaceNTT_DIF/vec:rsc' split into 1 x 4 blocks (MEM-11)
I/O-Port Resource '/inPlaceNTT_DIF/modulo_dev/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 256 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 256 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/modulo_dev/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
I/O-Port Resource '/inPlaceNTT_DIF/modulo_dev/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF/modulo_dev/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 197, Real ops = 46, Vars = 41 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF.v3': elapsed time 19.15 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
Module for CCORE 'modulo_dev' has been successfully synthesized (TD-4)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 345, Real ops = 83, Vars = 66 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.42 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
Design 'inPlaceNTT_DIF' contains '83' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF.v3' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 345, Real ops = 83, Vars = 66 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.71 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/inPlaceNTT_DIF/core/STAGE_MAIN_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF/core/modExp_dev:while' (12 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/inPlaceNTT_DIF/core/core:rlp' (0 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF/core': Latency = 295737, Area (Datapath, Register, Total) = 93402.30, 0.00, 93402.30 (CRAAS-11)
Prescheduled LOOP '/inPlaceNTT_DIF/core/main' (2 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIF/core' (total length 290602 c-steps) (SCHD-8)
Prescheduled LOOP '/inPlaceNTT_DIF/core/COMP_LOOP-1:modExp_dev#1:while' (12 c-steps) (SCHD-7)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIF/core': Latency = 295737, Area (Datapath, Register, Total) = 93402.30, 0.00, 93402.30 (CRAAS-12)
Prescheduled LOOP '/inPlaceNTT_DIF/core/COMP_LOOP-2:modExp_dev#1:while' (12 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/inPlaceNTT_DIF/core/STAGE_VEC_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF/core/COMP_LOOP' (89 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 5449, Real ops = 55, Vars = 163 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF.v3': elapsed time 5.49 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
Global signal 'vec:rsc(0)(3).qa' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(2).adra' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(3).da' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).wea' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(2).qa' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(1).adra' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(2).da' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).wea' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'vec:rsc(0)(3).adra' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
Global signal 'vec:rsc(0)(1).qa' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(0).adra' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(1).da' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).wea' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(0).qa' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF' for component 'r:rsci' (LIB-3)
Global signal 'vec:rsc(0)(0).da' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'vec:rsc(0)(0).wea' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF.v3': elapsed time 2.09 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1649, Real ops = 665, Vars = 211 (SOL-21)
Creating shared register 'COMP_LOOP-1:modExp_dev#1:while:mul.mut' for variables 'COMP_LOOP-1:modExp_dev#1:while:mul.mut, COMP_LOOP-2:modExp_dev#1:while:mul.mut, modExp_dev:while:mul.mut, COMP_LOOP-1:mul.itm, COMP_LOOP-2:mul.itm, modExp_dev#1:result#1.sva, modExp_dev#1:result.sva, operator-<64,false>:acc.mut' (7 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'exit:COMP_LOOP-1:modExp_dev#1:while.sva' for variables 'exit:COMP_LOOP-1:modExp_dev#1:while.sva, exit:COMP_LOOP-2:modExp_dev#1:while.sva, exit:modExp_dev:while.sva, COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63).itm, exit:COMP_LOOP.sva' (4 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Creating shared register 'tmp#2.lpi#4.dfm' for variables 'tmp#2.lpi#4.dfm, tmp.lpi#4.dfm, modExp_dev:exp.sva' (2 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1822, Real ops = 767, Vars = 1591 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF.v3': elapsed time 2.10 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1679, Real ops = 655, Vars = 211 (SOL-21)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF.v3': elapsed time 7.75 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v3/concat_rtl.vhdl
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order.txt
Generating scverify_top.cpp ()
Netlist written to file 'rtl.vhdl' (NET-4)
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Report written to file 'rtl.rpt'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: ./rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v3/concat_sim_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.v
Netlist written to file 'rtl.v' (NET-4)
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v3/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.vhdl
order file name is: rtl.v_order.txt
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
generate concat
order file name is: rtl.v_order_sim.txt
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF/Catapult/inPlaceNTT_DIF.v3/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
