INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpu_adder/fpu_adder.srcs/sources_1/new/Zero_Detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpu_adder/fpu_adder.srcs/sim_1/new/Zero_Detect_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Detect_testbench
