m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/cinnabon_fpga/sim/modelsim
vcinnabon_fpga_qsys_J2A_master
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1583201988
!i10b 1
!s100 XAYOBPjeIk?8MfTKH9[ig0
IT2kA8o?5GjOkk6D7IMOVJ2
VDg1SIo80bB@j0V0VzS_@n1
!s105 cinnabon_fpga_qsys_J2A_master_v_unit
S1
R0
w1582990882
8D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master.v
FD:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master.v
L0 9
OV;L;10.5b;63
r1
!s85 0
31
!s108 1583201988.000000
!s107 D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master.v|
!s90 -reportprogress|300|D:/cinnabon_fpga/cinnabon_fpga_qsys/simulation/submodules/cinnabon_fpga_qsys_J2A_master.v|-work|J2A_master|
!i113 1
o-work J2A_master
tSvlog 1 CvgOpt 0
ncinnabon_fpga_qsys_@j2@a_master
