<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32672 Peripheral Driver API: dma_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32672 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32672</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dma__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dma_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dma__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32672_INCLUDE_DMA_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32672_INCLUDE_DMA_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__dma__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">ctrl</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__dma__registers.html#af65ae05bcce5786d892c6a2bd1141292">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#af65ae05bcce5786d892c6a2bd1141292">status</a>;               </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a5890dac9c6bb3a6c532b52c63ca1713e">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a5890dac9c6bb3a6c532b52c63ca1713e">src</a>;                  </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a3bc0e1ff850a4c8740cb63d9211fd176">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a3bc0e1ff850a4c8740cb63d9211fd176">dst</a>;                  </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a79669bb18d8e3f917f9a9ed84c0828fb">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a79669bb18d8e3f917f9a9ed84c0828fb">cnt</a>;                  </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a8e3b5b049c0a0fc0b9fd285475b18b33">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a8e3b5b049c0a0fc0b9fd285475b18b33">srcrld</a>;               </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__dma__registers.html#ac330d46ea42d4137bdf3206bd47ffc09">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#ac330d46ea42d4137bdf3206bd47ffc09">dstrld</a>;               </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__dma__registers.html#a94c4f5eef76d302a87d752959a6ad04b">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__dma__registers.html#a94c4f5eef76d302a87d752959a6ad04b">cntrld</a>;               </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="group__dma__registers.html#structmxc__dma__ch__regs__t">mxc_dma_ch_regs_t</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    __IO uint32_t inten;                </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    __I  uint32_t intfl;                </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    __R  uint32_t rsv_0x8_0xff[62];</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    __IO <a class="code" href="group__dma__registers.html#structmxc__dma__ch__regs__t">mxc_dma_ch_regs_t</a>    ch[12];   </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;} mxc_dma_regs_t;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Register offsets for module DMA */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga189611ca6406f6f1a39e48279e460c2d">  101</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CTRL                     ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gaca9976445c8eb7b2b44f84b7a9509f02">  102</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_STATUS                   ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga4b4502e44af59c89e9aa834bc736e143">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_SRC                      ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga742141dd814b737c959514ea099c0bd9">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_DST                      ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gae08079176f6556b87bff7b702832a7a0">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CNT                      ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gaaaab9ccca0bc28dd8d7d8a9c0ce75232">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_SRCRLD                   ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga15d1239f50b880041284aa0afabc12f6">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_DSTRLD                   ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gaf2cb00850c3ef7b69d5c61d386e29afc">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CNTRLD                   ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#gad98a4fa9772e7cb86f92a15c797e17fe">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_INTEN                    ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga60bb8f47841707c24d16704039f4c9e6">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_INTFL                    ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___offsets.html#ga22f69dc6133d81efa7c37da456cc5d90">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_DMA_CH                       ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#gad4a6a333476fbabcf9a424e04fabb6c7">  120</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH0_POS                        0 </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga36f2e393c936406edfd963f884cf278d">  121</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH0_POS)) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#gaf16d070cb24e24230b353506f523b735">  123</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH1_POS                        1 </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga8874f233d0b89e9b480f67d1db8d6418">  124</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH1_POS)) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga9910d9ab96b60ea6f519b33ac2b2fbbd">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH2_POS                        2 </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#gaf92ab17949b33d11028a2ec16bfbe5da">  127</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH2_POS)) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga9b9dcd7a62b2643e14ac64e3eb4d5efe">  129</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH3_POS                        3 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga99d14f14678f2b178e8442f380cbbf3a">  130</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH3_POS)) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#gaba1a8c8e787818ba74a7cc5271c72d7f">  132</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH4_POS                        4 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#gac6e8c25c7e14baf721164504dee44ecb">  133</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH4                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH4_POS)) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga77d4c938535e6a93191e54d49e8f216d">  135</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH5_POS                        5 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga97aab2f61b1046f7f5d1c316deec192a">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH5                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH5_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#gadf5a87652744db8bf4ea7f75fcf3ba0c">  138</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH6_POS                        6 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga5c66648b88120230b71ecbe5ffdc96b0">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH6                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH6_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga1df4089b6bc92d44f1abc57606c6db12">  141</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH7_POS                        7 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_e_n.html#ga51c1d5e0a47ecd0b2dc3ec8dc820b5a4">  142</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTEN_CH7                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTEN_CH7_POS)) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gade2865341dc639c7da63c257891561e0">  152</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH0_POS                        0 </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gac70e5eed5dbfb3ebb21cb6c2db761ab5">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH0_POS)) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga8fe1244950a3217905be6ba664cba9d2">  155</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH1_POS                        1 </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga877926730148652bf3743b1849fa4dac">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH1_POS)) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gaf494043b82e98f95b6191676f871501f">  158</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH2_POS                        2 </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gaf3216b0e5881961a1826f4146e2844a1">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH2_POS)) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga8f12a38b905b3600d4e4b7f1e261a8cb">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH3_POS                        3 </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gad061b7855dc653699ad60920bff70064">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH3_POS)) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga11636d93a524a1e84afb48ef73408442">  164</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH4_POS                        4 </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gaeb4d87f6a01521d520248dc4b10547d7">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH4                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH4_POS)) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga9a7f34800782eb8d05b48d02b598a798">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH5_POS                        5 </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga6cc97c2af239991ee1abddd3d3eb5916">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH5                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH5_POS)) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#ga0f4e9725f28cdc306a6f7432770b6190">  170</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH6_POS                        6 </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gad9ce1f972ee5b6de49c78611848ba691">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH6                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH6_POS)) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gafe000fbc6116273e96c7a4a8789ac5db">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH7_POS                        7 </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___d_m_a___i_n_t_f_l.html#gafb3bfd53577252988bd8e32eddf5e809">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_INTFL_CH7                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_INTFL_CH7_POS)) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gac17ab0ac7544d350fa29a10accea1521">  184</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_EN_POS                          0 </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab93eb585a39d0cfe6bd6aa6e616c3787">  185</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_EN                              ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_EN_POS)) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaf546f5a84bbd3529cc270ff29bd093f1">  187</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_RLDEN_POS                       1 </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gacec59ff345418c4490660be5d0d0f00d">  188</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_RLDEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_RLDEN_POS)) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae65a0a548be49976f9c684782ef18702">  190</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_PRI_POS                         2 </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0a471e38c08d410cf2232e23a47ab32d">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_PRI                             ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CTRL_PRI_POS)) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga1891b1b68e21a5e46929f3dd5f83cf2b">  192</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_PRI_HIGH                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga6869ecde1399b4419612b9ea88bcc79a">  193</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_PRI_HIGH                        (MXC_V_DMA_CTRL_PRI_HIGH &lt;&lt; MXC_F_DMA_CTRL_PRI_POS) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga4dcdd87875e0e45639dddb5624b55aab">  194</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_PRI_MEDHIGH                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga5bba0961b8c67fbb26aa5661a8dfccd1">  195</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_PRI_MEDHIGH                     (MXC_V_DMA_CTRL_PRI_MEDHIGH &lt;&lt; MXC_F_DMA_CTRL_PRI_POS) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaaea433c8f9d3394c4fb866cd04d9a3c2">  196</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_PRI_MEDLOW                      ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga173b0414ead028a7a74367cc897a7270">  197</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_PRI_MEDLOW                      (MXC_V_DMA_CTRL_PRI_MEDLOW &lt;&lt; MXC_F_DMA_CTRL_PRI_POS) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0eecf1eb4bf403f92e3d8e07cbb8449c">  198</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_PRI_LOW                         ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga7b5d7fc4546df99cf4335a1535b9d5e6">  199</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_PRI_LOW                         (MXC_V_DMA_CTRL_PRI_LOW &lt;&lt; MXC_F_DMA_CTRL_PRI_POS) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae922eecf6f123d11c70845d0b48d7165">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_REQUEST_POS                     4 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaf18d744f6ae9ad77f451ae27719c6e8f">  202</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_REQUEST                         ((uint32_t)(0x3FUL &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae47405709f9765da2472d2457e20e484">  203</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_MEMTOMEM                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga65f944a1e2fac7e9c8d56c2172c4aa09">  204</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_MEMTOMEM                (MXC_V_DMA_CTRL_REQUEST_MEMTOMEM &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab8be622fc988c70a2debe6c9b052d3cd">  205</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI0RX                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga1604406efd0831ed4690d174dd04c309">  206</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI0RX                  (MXC_V_DMA_CTRL_REQUEST_SPI0RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga26f7680a3e57d3ac126e0c6ec1b25a2d">  207</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI1RX                  ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0d77d7902e2e271f177cf1f496d77153">  208</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI1RX                  (MXC_V_DMA_CTRL_REQUEST_SPI1RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga1a21690f95c3ce802fe605ad963abde2">  209</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI2RX                  ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gabae11c73b4ac41e0d60ca9a35c0aede7">  210</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI2RX                  (MXC_V_DMA_CTRL_REQUEST_SPI2RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga6198127a6eb35b6fbf66115d82d31a7c">  211</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART0RX                 ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaeded97b0e17c23f8a887f2bddcf17a83">  212</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART0RX                 (MXC_V_DMA_CTRL_REQUEST_UART0RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga784a8d85485d5605db1e5bd8d3438688">  213</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART1RX                 ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga18c26e0aa617020ac48f3fb686982001">  214</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART1RX                 (MXC_V_DMA_CTRL_REQUEST_UART1RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga3ef70ac87f4d0e6b6ab32c2bb2a4c581">  215</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2C0RX                  ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0050465cc81d4bf9b3988e749e33e2a1">  216</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2C0RX                  (MXC_V_DMA_CTRL_REQUEST_I2C0RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa0007f60dcba3087a4a22296a2d90223">  217</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2C1RX                  ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaf76f0f60339575a634af2d8db58546df">  218</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2C1RX                  (MXC_V_DMA_CTRL_REQUEST_I2C1RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaff9f1efc1a6d18349848c07308d0185b">  219</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_ADC                     ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga69a53d0f10ce98bbb24e59cf3a357197">  220</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_ADC                     (MXC_V_DMA_CTRL_REQUEST_ADC &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga26b30f50e0a0fe3ff2551a6f263d4f8c">  221</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2C2RX                  ((uint32_t)0xAUL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gac0175cbb0b005c28e9f77ac9217b032d">  222</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2C2RX                  (MXC_V_DMA_CTRL_REQUEST_I2C2RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab4c833a1bba0661c060f579d2671a619">  223</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART2RX                 ((uint32_t)0xEUL) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa0ed09e9fbe9f16bfdb2212216cb5d97">  224</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART2RX                 (MXC_V_DMA_CTRL_REQUEST_UART2RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga9f0c8d3c77990fa081e82da51457f413">  225</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI3RX                  ((uint32_t)0xFUL) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gad21283688db641fbc2803bdaf97276f1">  226</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI3RX                  (MXC_V_DMA_CTRL_REQUEST_SPI3RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga56d106aa0864f1f6e39e6ac2c47d9e14">  227</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_AESRX                   ((uint32_t)0x10UL) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga7d553fee721b2095728b05fdb42bb737">  228</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_AESRX                   (MXC_V_DMA_CTRL_REQUEST_AESRX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga9c14496602a672afd2e98661c463f1fd">  229</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART3RX                 ((uint32_t)0x1CUL) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga6c00c842fe1f7a0f376925b67b37d719">  230</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART3RX                 (MXC_V_DMA_CTRL_REQUEST_UART3RX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga690b4784d6ac92f43d900b8aa6acc63e">  231</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2SRX                   ((uint32_t)0x1EUL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0331db39dcdee86b0c9a7e3819b03bd8">  232</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2SRX                   (MXC_V_DMA_CTRL_REQUEST_I2SRX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa3cf4b387f787c899270a6d2a12ff7fa">  233</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI0TX                  ((uint32_t)0x21UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa8035e9fa90e03339a024f8763bdf601">  234</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI0TX                  (MXC_V_DMA_CTRL_REQUEST_SPI0TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga02a5fe8a1aeedc4c5f5864a2534ec44c">  235</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI1TX                  ((uint32_t)0x22UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaebe88b062f271199cb6f60a5255633be">  236</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI1TX                  (MXC_V_DMA_CTRL_REQUEST_SPI1TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae3298d1b3956777b07e89e6a5ca9848d">  237</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI2TX                  ((uint32_t)0x23UL) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga728de3b9d3cbd68c8ef54c2bdb6db3fe">  238</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI2TX                  (MXC_V_DMA_CTRL_REQUEST_SPI2TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga764ddfb283b4f4e858258e942b6c15a9">  239</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART0TX                 ((uint32_t)0x24UL) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaaf9fa00c75fa62912282067260ab4c9f">  240</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART0TX                 (MXC_V_DMA_CTRL_REQUEST_UART0TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gad4b53276481fcebc27b4dc666b7ce88a">  241</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART1TX                 ((uint32_t)0x25UL) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga03c591f7506e523cebfde338d4460878">  242</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART1TX                 (MXC_V_DMA_CTRL_REQUEST_UART1TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga6c1dc5afa5ad2eb795812b796aa19ed9">  243</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2C0TX                  ((uint32_t)0x27UL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga2c091584a3798ba6b2b8b65867b26ede">  244</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2C0TX                  (MXC_V_DMA_CTRL_REQUEST_I2C0TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga39c754b5d6346906e171a9e04dc39c8d">  245</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2C1TX                  ((uint32_t)0x28UL) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga8e7594c80f7356a1e94238f55ae5ec04">  246</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2C1TX                  (MXC_V_DMA_CTRL_REQUEST_I2C1TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga8b8ff5fa1ae2e9a831ad80ae0d5a102a">  247</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2C2TX                  ((uint32_t)0x2AUL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab5903fcfc873abf04a7852d0fc1c6c99">  248</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2C2TX                  (MXC_V_DMA_CTRL_REQUEST_I2C2TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga015a85a63398818c549714212f0ef844">  249</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_CRCTX                   ((uint32_t)0x2CUL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga8685a3726d35767f07a5aa4aad4a68fd">  250</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_CRCTX                   (MXC_V_DMA_CTRL_REQUEST_CRCTX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga375004e904ed89d68531c9a5eb0523f6">  251</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART2TX                 ((uint32_t)0x2EUL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga4a2b933c337547d933c7b29945a7f951">  252</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART2TX                 (MXC_V_DMA_CTRL_REQUEST_UART2TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab12860cc0987a877a76788f549c95da2">  253</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_SPI3TX                  ((uint32_t)0x2FUL) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae515dd74d25f1f3248d37c9545996f4e">  254</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_SPI3TX                  (MXC_V_DMA_CTRL_REQUEST_SPI3TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gafd94fff234ec313fad1a95c3141de2a5">  255</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_AESTX                   ((uint32_t)0x30UL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga73e351f7bc106e003eb45777ce8f32bd">  256</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_AESTX                   (MXC_V_DMA_CTRL_REQUEST_AESTX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0068a4f18e370723829d5eae4dfd9b19">  257</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_UART3TX                 ((uint32_t)0x3CUL) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga7ec7616207a238bc68edb76d41d056da">  258</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_UART3TX                 (MXC_V_DMA_CTRL_REQUEST_UART3TX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga2df1adc6698da42267bbe1cc71bbb268">  259</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_REQUEST_I2STX                   ((uint32_t)0x3EUL) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0d55adac8be3bb3ba6b901689120beaa">  260</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_REQUEST_I2STX                   (MXC_V_DMA_CTRL_REQUEST_I2STX &lt;&lt; MXC_F_DMA_CTRL_REQUEST_POS) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga89b19d53db5308d8a4219b305338b5c6">  262</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_TO_WAIT_POS                     10 </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga16f0657aefcab471532681f274e30578">  263</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_TO_WAIT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_TO_WAIT_POS)) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga83b18bf6ccf1b7c102dbdef9a75fef00">  265</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_TO_PER_POS                      11 </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga720cf13bc38a8d409e6911f6bcc11110">  266</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_TO_PER                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS)) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaeb96de6aeee67110f986d84253ca5500">  267</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO4                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga1eee7aa83ad6be2cdc1a6365afb08369">  268</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO4                      (MXC_V_DMA_CTRL_TO_PER_TO4 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa7086d104424457c59ad310ea19e47d0">  269</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO8                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae804479740035d8db1502d2a828b0c2d">  270</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO8                      (MXC_V_DMA_CTRL_TO_PER_TO8 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gafc844a2b80a01da91cdeb35e5312aecf">  271</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO16                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab7c68e051300a13da27c228483f0e998">  272</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO16                     (MXC_V_DMA_CTRL_TO_PER_TO16 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae03b4a53777b5ea405dcc24953e2e8b0">  273</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO32                     ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga4fcee17844d1bf620ae12d8d6980a248">  274</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO32                     (MXC_V_DMA_CTRL_TO_PER_TO32 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga62c2d89dd5e8f7add93d4c72938fac86">  275</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO64                     ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab294e763071432b34c2a311e190f5cbc">  276</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO64                     (MXC_V_DMA_CTRL_TO_PER_TO64 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga2327b65cad35c157e9fccc4fa05019d3">  277</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO128                    ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gabfc9bdc7025850c7c837ad175841cbe0">  278</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO128                    (MXC_V_DMA_CTRL_TO_PER_TO128 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa2b9c7c824b664fa0764594a3a8d9dd5">  279</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO256                    ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga190b0ce49451a11fe1dc11a770e729da">  280</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO256                    (MXC_V_DMA_CTRL_TO_PER_TO256 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga78d3d45efd2afc7b5a763d7783c05b3b">  281</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_PER_TO512                    ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga8ebc6141b181a933c5ef0e64e1d82841">  282</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_PER_TO512                    (MXC_V_DMA_CTRL_TO_PER_TO512 &lt;&lt; MXC_F_DMA_CTRL_TO_PER_POS) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga5217b2d9f8659972059de11b4b7b9756">  284</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_TO_CLKDIV_POS                   14 </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga96d50bc63c2b5a039bae92b64dcafed6">  285</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_TO_CLKDIV                       ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CTRL_TO_CLKDIV_POS)) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga49fc8a66e5f8de183961c57dfcd344f5">  286</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_CLKDIV_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gad1b681f3e6243cbf2466c0d464ff7ea1">  287</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_CLKDIV_DIS                   (MXC_V_DMA_CTRL_TO_CLKDIV_DIS &lt;&lt; MXC_F_DMA_CTRL_TO_CLKDIV_POS) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga5b29076cf67ca9862ba6b9163289dcf3">  288</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_CLKDIV_DIV256                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaf35b78a71fa0cba1af21e895934b82ae">  289</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_CLKDIV_DIV256                (MXC_V_DMA_CTRL_TO_CLKDIV_DIV256 &lt;&lt; MXC_F_DMA_CTRL_TO_CLKDIV_POS) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gacf2a04d0ad485e7123940552c9cc1da2">  290</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_CLKDIV_DIV64K                ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga50bbc1057bccd7ecef3c7787ad0a2c87">  291</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_CLKDIV_DIV64K                (MXC_V_DMA_CTRL_TO_CLKDIV_DIV64K &lt;&lt; MXC_F_DMA_CTRL_TO_CLKDIV_POS) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gac34c658700a56174eb37fcd31d9dd722">  292</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_TO_CLKDIV_DIV16M                ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga02f279771e3a6c404f09f3df0c45ee53">  293</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_TO_CLKDIV_DIV16M                (MXC_V_DMA_CTRL_TO_CLKDIV_DIV16M &lt;&lt; MXC_F_DMA_CTRL_TO_CLKDIV_POS) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga6d32dbcc1a7d6aa944fcb04cc2c37afd">  295</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_SRCWD_POS                       16 </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga574f3e2e2a8e635c8632474ba39c64e7">  296</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_SRCWD                           ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CTRL_SRCWD_POS)) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gafa0554f35dbb6d5d464880c5581d9b04">  297</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_SRCWD_BYTE                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga73480b1ff7a22fece6500b71693b3d6c">  298</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_SRCWD_BYTE                      (MXC_V_DMA_CTRL_SRCWD_BYTE &lt;&lt; MXC_F_DMA_CTRL_SRCWD_POS) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga4b7e9df834bbf0a1cf3281045ca2440b">  299</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_SRCWD_HALFWORD                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga88480bd46ec134bea03a6102f046ddd2">  300</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_SRCWD_HALFWORD                  (MXC_V_DMA_CTRL_SRCWD_HALFWORD &lt;&lt; MXC_F_DMA_CTRL_SRCWD_POS) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga92babb2a20c955c2d498a5974d9c6553">  301</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_SRCWD_WORD                      ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga77f9c6c633462cf2a4aa5e78b8cb4508">  302</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_SRCWD_WORD                      (MXC_V_DMA_CTRL_SRCWD_WORD &lt;&lt; MXC_F_DMA_CTRL_SRCWD_POS) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga394759aa8af1d227c73bd3d962798d57">  304</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_SRCINC_POS                      18 </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0ab83046c7092f09bc643c2c56d6655f">  305</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_SRCINC                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_SRCINC_POS)) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gac50f36f868774b69219edf76692560f9">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_DSTWD_POS                       20 </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga4b2e3d73eef720daeba09e9295139e2d">  308</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_DSTWD                           ((uint32_t)(0x3UL &lt;&lt; MXC_F_DMA_CTRL_DSTWD_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga4c88836657ab8c6fabe7514c743c91d1">  309</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_DSTWD_BYTE                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab8c9985dfd34902759b2bec6859ce2c3">  310</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_DSTWD_BYTE                      (MXC_V_DMA_CTRL_DSTWD_BYTE &lt;&lt; MXC_F_DMA_CTRL_DSTWD_POS) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaec0d8aa713ba44cf8ee372eb1368a073">  311</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_DSTWD_HALFWORD                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab5e76fe6f9d8b9176c3867d1d74b17d4">  312</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_DSTWD_HALFWORD                  (MXC_V_DMA_CTRL_DSTWD_HALFWORD &lt;&lt; MXC_F_DMA_CTRL_DSTWD_POS) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0d1d72cc6fb7cce918be9a7b8e973c3a">  313</a></span>&#160;<span class="preprocessor">#define MXC_V_DMA_CTRL_DSTWD_WORD                      ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga5354e64b732c1e719251522dfa4b879f">  314</a></span>&#160;<span class="preprocessor">#define MXC_S_DMA_CTRL_DSTWD_WORD                      (MXC_V_DMA_CTRL_DSTWD_WORD &lt;&lt; MXC_F_DMA_CTRL_DSTWD_POS) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga0a0454bd930587bc2e449b0bf690dd23">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_DSTINC_POS                      22 </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga2d0f723c929dd70ed66a3f97ab52d178">  317</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_DSTINC                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_DSTINC_POS)) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaef2314ffa2917b8aa6371d57f4ee5d24">  319</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_BURST_SIZE_POS                  24 </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gaa50083b90d2894d4050e67cedd4b9381">  320</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_BURST_SIZE                      ((uint32_t)(0x1FUL &lt;&lt; MXC_F_DMA_CTRL_BURST_SIZE_POS)) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga450a822c25ce30b64a641ebd3af15c54">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_DIS_IE_POS                      30 </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gae665aeaefccfb71fa81295972dd3f9ad">  323</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_DIS_IE                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_DIS_IE_POS)) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#ga570e95588ecdcaf3b46311190c0c5e7c">  325</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_CTZ_IE_POS                      31 </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___d_m_a___c_t_r_l.html#gab53f08598b45b1e75782a88fac0dc9c1">  326</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CTRL_CTZ_IE                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CTRL_CTZ_IE_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gac0f956f513fa3f0ef627142251593fba">  336</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_STATUS_POS                    0 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gaf5eef2a7edbbbd0a1da4a3c4aa8d9eda">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_STATUS                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STATUS_STATUS_POS)) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gaa547764d046e461561a19094cceae2ed">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_IPEND_POS                     1 </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#ga15035bf77cdbf4f84c0e2d59637e6363">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_IPEND                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STATUS_IPEND_POS)) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#ga0e82030763e048e2f16ee785352d2807">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_CTZ_IF_POS                    2 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gae60730ee3885046b95791a8766f15635">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_CTZ_IF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STATUS_CTZ_IF_POS)) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#ga2116d666be49a5b17dc18f2b3c6a7caa">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_RLD_IF_POS                    3 </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#ga4bf479554db7fefe71ec4e7e16711085">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_RLD_IF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STATUS_RLD_IF_POS)) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gaa1f287c5f7e50ca8cdbeac92227b5251">  348</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_BUS_ERR_POS                   4 </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#ga513944fe28a5a58ccc9a446e6dc62001">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_BUS_ERR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STATUS_BUS_ERR_POS)) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gacfd13134ae7b29172281b256d61fa683">  351</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_TO_IF_POS                     6 </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___d_m_a___s_t_a_t_u_s.html#gaba8a8e328fcbe0305ca805952be09626">  352</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_STATUS_TO_IF                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_STATUS_TO_IF_POS)) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c.html#ga08418c424a6a371af6a83c003df2ec63">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRC_ADDR_POS                         0 </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c.html#ga06cd0f3c2335474d0dd7fe80ca87bf18">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRC_ADDR                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_SRC_ADDR_POS)) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t.html#ga41867234ec8188ae2c4cc3ce4e5cc765">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DST_ADDR_POS                         0 </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t.html#ga724d286463d1b6249509f89cf72fba08">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DST_ADDR                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_DMA_DST_ADDR_POS)) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t.html#ga3eee46c3f015d14631d1f054dfab074c">  395</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_CNT_POS                          0 </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t.html#ga164f175a19499778c7f8400a1da02332">  396</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNT_CNT                              ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNT_CNT_POS)) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c_r_l_d.html#ga4796b26eeba0ec42a9d6c9ca8e3fad40">  407</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRCRLD_ADDR_POS                      0 </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___d_m_a___s_r_c_r_l_d.html#gac253bb94ba4f2de8987883cee8e76fa3">  408</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_SRCRLD_ADDR                          ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_SRCRLD_ADDR_POS)) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t_r_l_d.html#gae2ca2aae5587ed724c8368beea7c578e">  419</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DSTRLD_ADDR_POS                      0 </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___d_m_a___d_s_t_r_l_d.html#gad3c7d1367a575fbe9794dfa10e09449d">  420</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_DSTRLD_ADDR                          ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_DMA_DSTRLD_ADDR_POS)) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t_r_l_d.html#gab7bbdc8f57e677c9ba0e60dd75ae4b73">  430</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNTRLD_CNT_POS                       0 </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t_r_l_d.html#ga10e29f7b6f5b29f9752ab25afc6a6fea">  431</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNTRLD_CNT                           ((uint32_t)(0xFFFFFFUL &lt;&lt; MXC_F_DMA_CNTRLD_CNT_POS)) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t_r_l_d.html#ga6b7858a484139050459332c144f95e65">  433</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNTRLD_EN_POS                        31 </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___d_m_a___c_n_t_r_l_d.html#ga8af9cfcb5e72ece9ad565b4e4331f15c">  434</a></span>&#160;<span class="preprocessor">#define MXC_F_DMA_CNTRLD_EN                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_DMA_CNTRLD_EN_POS)) </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32672_INCLUDE_DMA_REGS_H_</span></div><div class="ttc" id="group__dma__registers_html_a5f3ab705a4a67b17dcc04560cef193f3"><div class="ttname"><a href="group__dma__registers.html#a5f3ab705a4a67b17dcc04560cef193f3">mxc_dma_ch_regs_t::ctrl</a></div><div class="ttdeci">__IO uint32_t ctrl</div><div class="ttdef"><b>Definition:</b> dma_regs.h:77</div></div>
<div class="ttc" id="group__dma__registers_html_a8e3b5b049c0a0fc0b9fd285475b18b33"><div class="ttname"><a href="group__dma__registers.html#a8e3b5b049c0a0fc0b9fd285475b18b33">mxc_dma_ch_regs_t::srcrld</a></div><div class="ttdeci">__IO uint32_t srcrld</div><div class="ttdef"><b>Definition:</b> dma_regs.h:82</div></div>
<div class="ttc" id="group__dma__registers_html_structmxc__dma__ch__regs__t"><div class="ttname"><a href="group__dma__registers.html#structmxc__dma__ch__regs__t">mxc_dma_ch_regs_t</a></div><div class="ttdef"><b>Definition:</b> dma_regs.h:76</div></div>
<div class="ttc" id="group__dma__registers_html_af65ae05bcce5786d892c6a2bd1141292"><div class="ttname"><a href="group__dma__registers.html#af65ae05bcce5786d892c6a2bd1141292">mxc_dma_ch_regs_t::status</a></div><div class="ttdeci">__IO uint32_t status</div><div class="ttdef"><b>Definition:</b> dma_regs.h:78</div></div>
<div class="ttc" id="group__dma__registers_html_a79669bb18d8e3f917f9a9ed84c0828fb"><div class="ttname"><a href="group__dma__registers.html#a79669bb18d8e3f917f9a9ed84c0828fb">mxc_dma_ch_regs_t::cnt</a></div><div class="ttdeci">__IO uint32_t cnt</div><div class="ttdef"><b>Definition:</b> dma_regs.h:81</div></div>
<div class="ttc" id="group__dma__registers_html_a3bc0e1ff850a4c8740cb63d9211fd176"><div class="ttname"><a href="group__dma__registers.html#a3bc0e1ff850a4c8740cb63d9211fd176">mxc_dma_ch_regs_t::dst</a></div><div class="ttdeci">__IO uint32_t dst</div><div class="ttdef"><b>Definition:</b> dma_regs.h:80</div></div>
<div class="ttc" id="group__dma__registers_html_ac330d46ea42d4137bdf3206bd47ffc09"><div class="ttname"><a href="group__dma__registers.html#ac330d46ea42d4137bdf3206bd47ffc09">mxc_dma_ch_regs_t::dstrld</a></div><div class="ttdeci">__IO uint32_t dstrld</div><div class="ttdef"><b>Definition:</b> dma_regs.h:83</div></div>
<div class="ttc" id="group__dma__registers_html_a5890dac9c6bb3a6c532b52c63ca1713e"><div class="ttname"><a href="group__dma__registers.html#a5890dac9c6bb3a6c532b52c63ca1713e">mxc_dma_ch_regs_t::src</a></div><div class="ttdeci">__IO uint32_t src</div><div class="ttdef"><b>Definition:</b> dma_regs.h:79</div></div>
<div class="ttc" id="group__dma__registers_html_a94c4f5eef76d302a87d752959a6ad04b"><div class="ttname"><a href="group__dma__registers.html#a94c4f5eef76d302a87d752959a6ad04b">mxc_dma_ch_regs_t::cntrld</a></div><div class="ttdeci">__IO uint32_t cntrld</div><div class="ttdef"><b>Definition:</b> dma_regs.h:84</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_707ccd116483ddae9e761f8337a40e8f.html">MAX32672</a></li><li class="navelem"><a class="el" href="dir_146252117e1e626bc5a38e7b0edee343.html">Include</a></li><li class="navelem"><a class="el" href="dma__regs_8h.html">dma_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 17:03:03 for MAX32672 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
