
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002301                       # Number of seconds simulated
sim_ticks                                  2300621883                       # Number of ticks simulated
final_tick                                 2300621883                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259062                       # Simulator instruction rate (inst/s)
host_op_rate                                   307085                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              245444788                       # Simulator tick rate (ticks/s)
host_mem_usage                                1198584                       # Number of bytes of host memory used
host_seconds                                     9.37                       # Real time elapsed on the host
sim_insts                                     2428252                       # Number of instructions simulated
sim_ops                                       2878387                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           54336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           25152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              82944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        54336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1296                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           23617962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10932696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       1502203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36052861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      23617962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23617962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          23617962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10932696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      1502203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36052861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  82944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   82944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2132747393                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2592                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.252101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.186343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.867027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             2      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          218     45.80%     46.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           85     17.86%     64.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           50     10.50%     74.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           24      5.04%     79.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           20      4.20%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           22      4.62%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           12      2.52%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           43      9.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          476                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     78656126                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               130496126                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12960000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     30345.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50345.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        36.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1645638.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   849660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             447820.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3048192                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2248740                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2515704                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         193065.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2474465.550000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          274662                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     6585153.675000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           18637463.625000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              8.101055                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2075091534                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2741662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12232500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2004339383                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     76300065                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      47578009                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    157430264                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  469937                       # Number of BP lookups
system.cpu.branchPred.condPredicted            272086                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6141                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               265037                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  259816                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.030086                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   67997                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2117                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1239                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              878                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          194                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2761852                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2512896                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      469937                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             329052                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2668714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   12720                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           354                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          529                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2518814                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   522                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2703638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.103587                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.363706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    53295      1.97%      1.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2316985     85.70%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   333358     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2703638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.170153                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.909859                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   221816                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                442900                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1838365                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                194876                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5681                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               257083                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   732                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                2921654                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14494                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   5681                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   367137                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   17259                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23809                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1887532                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                402220                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2904681                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  7667                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   878                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    241                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 376278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17325                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2998138                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13284211                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3348446                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2972516                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    25604                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1142                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    206796                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               572463                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              449663                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               319                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              122                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2894311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2068                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2892176                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2453                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        33603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2703638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.069735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.818763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              818527     30.28%     30.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              878046     32.48%     62.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1007065     37.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2703638                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  64113     88.44%     88.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8379     11.56%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1866335     64.53%     64.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6437      0.22%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               572062     19.78%     84.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447318     15.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2892176                       # Type of FU issued
system.cpu.iq.rate                           1.047187                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       72496                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025066                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8562901                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2914353                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2884678                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  36                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2964644                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      20                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              319                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2137                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3127                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5681                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2156                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12879                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2896379                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                572463                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               449663                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1141                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12511                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3900                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1605                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5505                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2885227                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                570857                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6947                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1017659                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   453354                       # Number of branches executed
system.cpu.iew.exec_stores                     446802                       # Number of stores executed
system.cpu.iew.exec_rate                     1.044671                       # Inst execution rate
system.cpu.iew.wb_sent                        2885038                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2884694                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1269052                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1802538                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.044478                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.704036                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           11750                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2053                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5468                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2696098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.067612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.879797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       958464     35.55%     35.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       596881     22.14%     57.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1140753     42.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2696098                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2428252                       # Number of instructions committed
system.cpu.commit.committedOps                2878387                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1016861                       # Number of memory references committed
system.cpu.commit.loads                        570325                       # Number of loads committed
system.cpu.commit.membars                         927                       # Number of memory barriers committed
system.cpu.commit.branches                     452290                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2554664                       # Number of committed integer instructions.
system.cpu.commit.function_calls                63577                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1855284     64.46%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6242      0.22%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          570325     19.81%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         446520     15.51%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2878387                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1140753                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4442843                       # The number of ROB reads
system.cpu.rob.rob_writes                     5787826                       # The number of ROB writes
system.cpu.timesIdled                             682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2428252                       # Number of Instructions Simulated
system.cpu.committedOps                       2878387                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.137383                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.137383                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.879211                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.879211                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3310655                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1734894                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  10369071                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1181481                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1026169                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   3693                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 6                       # number of replacements
system.cpu.dcache.tags.tagsinuse           433.179448                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1015377                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2231.597802                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   433.179448                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.423027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.423027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.438477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4065443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4065443                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       568531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          568531                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       445002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         445002                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          921                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          921                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          923                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          923                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1013533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1013533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1013533                       # number of overall hits
system.cpu.dcache.overall_hits::total         1013533                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           446                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          868                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          868                       # number of overall misses
system.cpu.dcache.overall_misses::total           868                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     45412661                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     45412661                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     36094723                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36094723                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       217413                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       217413                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     81507384                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81507384                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     81507384                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81507384                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       568977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       568977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       445424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       445424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          923                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          923                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1014401                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1014401                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1014401                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1014401                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000784                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.002167                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002167                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000856                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 101822.109865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101822.109865                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85532.518957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85532.518957                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 108706.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 108706.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 93902.516129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93902.516129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 93902.516129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93902.516129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          413                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          413                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          413                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          300                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          455                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31083395                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31083395                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     14380912                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14380912                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     45464307                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     45464307                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     45464307                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     45464307                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000449                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000449                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 103611.316667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103611.316667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92780.077419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92780.077419                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 99921.553846                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99921.553846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 99921.553846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99921.553846                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               572                       # number of replacements
system.cpu.icache.tags.tagsinuse           465.258516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2517573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1052                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2393.130228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   465.258516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.908708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.908708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5038674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5038674                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2517573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2517573                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2517573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2517573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2517573                       # number of overall hits
system.cpu.icache.overall_hits::total         2517573                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1238                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1238                       # number of overall misses
system.cpu.icache.overall_misses::total          1238                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    104231620                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    104231620                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    104231620                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    104231620                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    104231620                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    104231620                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2518811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2518811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2518811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2518811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2518811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2518811                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000492                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000492                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000492                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000492                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000492                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000492                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 84193.554120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84193.554120                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 84193.554120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84193.554120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 84193.554120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84193.554120                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14719                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               186                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.134409                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     9.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          572                       # number of writebacks
system.cpu.icache.writebacks::total               572                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1052                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1052                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     92547962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92547962                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     92547962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92547962                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     92547962                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92547962                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000418                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000418                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000418                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000418                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87973.347909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87973.347909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87973.347909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87973.347909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87973.347909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87973.347909                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              256                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 256                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    16                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   297.838627                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4339000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      286.673946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    11.164681                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.036357                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     33006                       # Number of tag accesses
system.l2.tags.data_accesses                    33006                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              520                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    39                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                192                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    46                       # number of demand (read+write) hits
system.l2.demand_hits::total                      238                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  192                       # number of overall hits
system.l2.overall_hits::cpu.data                   46                       # number of overall hits
system.l2.overall_hits::total                     238                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 116                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              860                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          293                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             293                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 860                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 409                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1269                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                860                       # number of overall misses
system.l2.overall_misses::cpu.data                409                       # number of overall misses
system.l2.overall_misses::total                  1269                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13564572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13564572                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     88688677                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88688677                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     30236234                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30236234                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      88688677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      43800806                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        132489483                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     88688677                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     43800806                       # number of overall miss cycles
system.l2.overall_miss_latency::total       132489483                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          520                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          520                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1052                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1507                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1052                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1507                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.748387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.748387                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.817490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817490                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.976667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.976667                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.817490                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.898901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.842070                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.817490                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.898901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.842070                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 116935.965517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116935.965517                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 103126.368605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103126.368605                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103195.337884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103195.337884                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 103126.368605                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 107092.435208                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104404.635934                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 103126.368605                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 107092.435208                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104404.635934                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          107                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            107                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            116                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          849                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          277                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1349                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      5110246                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      5110246                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12359536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12359536                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     78875203                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78875203                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26065168                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26065168                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     78875203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     38424704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    117299907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     78875203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     38424704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      5110246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    122410153                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.748387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.748387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.807034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.807034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.923333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923333                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.807034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.863736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.824154                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.807034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.863736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895156                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47759.308411                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47759.308411                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 106547.724138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106547.724138                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 92903.654888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92903.654888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94098.079422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94098.079422                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 92903.654888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97772.783715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94444.369565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 92903.654888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97772.783715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47759.308411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90741.403262                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           84                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1180                       # Transaction distribution
system.membus.trans_dist::ReadExReq               116                       # Transaction distribution
system.membus.trans_dist::ReadExResp              116                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   82944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1296                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1897880                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7108937                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         2085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             53                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2300621883                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          578                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             155                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1052                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 133440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             139                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.099635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.299604                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1482     90.04%     90.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    164      9.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2699753                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2638100                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1150357                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
