INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/lab_3.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/lab_3.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wg/vivado_prj/CPU/lab3/rtl/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
