/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BLK_CTRL_WAKEUPMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_BLK_CTRL_WAKEUPMIX.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for BLK_CTRL_WAKEUPMIX
 *
 * CMSIS Peripheral Access Layer for BLK_CTRL_WAKEUPMIX
 */

#if !defined(PERI_BLK_CTRL_WAKEUPMIX_H_)
#define PERI_BLK_CTRL_WAKEUPMIX_H_               /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_WAKEUPMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_WAKEUPMIX_Peripheral_Access_Layer BLK_CTRL_WAKEUPMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_WAKEUPMIX - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[24];
  __I  uint32_t EARC_PLL_STATUS;                   /**< EARC Audio PLL status bits, offset: 0x18 */
  __IO uint32_t SAI_CLK_SEL;                       /**< sai3~5 mclk1~3 clk root mux settings, offset: 0x1C */
  __I  uint32_t VOLT_DETECT;                       /**< Voltage detectors output, offset: 0x20 */
       uint8_t RESERVED_1[4];
  __IO uint32_t AXI_ATTR_CFG;                      /**< AXI CACHE CONTROL BIT, offset: 0x28 */
  __IO uint32_t IPG_DEBUG_CM33;                    /**< IPG DEBUG mask bit, offset: 0x2C */
  __IO uint32_t IPG_DEBUG_CA55C0;                  /**< IPG DEBUG mask bit for CA55 core0, offset: 0x30 */
  __IO uint32_t IPG_DEBUG_CA55C1;                  /**< IPG DEBUG mask bit for CA55 core1, offset: 0x34 */
  __IO uint32_t IPG_DEBUG_CA55C2;                  /**< IPG DEBUG mask bit for CA55 core2, offset: 0x38 */
  __IO uint32_t IPG_DEBUG_CA55C3;                  /**< IPG DEBUG mask bit for CA55 core3, offset: 0x3C */
  __IO uint32_t IPG_DEBUG_CA55C4;                  /**< IPG DEBUG mask bit for CA55 core4, offset: 0x40 */
  __IO uint32_t IPG_DEBUG_CA55C5;                  /**< IPG DEBUG mask bit for CA55 core5, offset: 0x44 */
  __IO uint32_t IPG_DEBUG_CM7;                     /**< IPG DEBUG mask bit, offset: 0x48 */
  __IO uint32_t IPG_DEBUG_2_CM33;                  /**< IPG DEBUG mask bit, offset: 0x4C */
  __IO uint32_t IPG_DEBUG_2_CA55C0;                /**< IPG DEBUG mask bit for CA55 core0, offset: 0x50 */
  __IO uint32_t IPG_DEBUG_2_CA55C1;                /**< IPG DEBUG mask bit for CA55 core1, offset: 0x54 */
  __IO uint32_t IPG_DEBUG_2_CA55C2;                /**< IPG DEBUG mask bit for CA55 core2, offset: 0x58 */
  __IO uint32_t IPG_DEBUG_2_CA55C3;                /**< IPG DEBUG mask bit for CA55 core3, offset: 0x5C */
  __IO uint32_t IPG_DEBUG_2_CA55C4;                /**< IPG DEBUG mask bit for CA55 core4, offset: 0x60 */
  __IO uint32_t IPG_DEBUG_2_CA55C5;                /**< IPG DEBUG mask bit for CA55 core5, offset: 0x64 */
  __IO uint32_t IPG_DEBUG_2_CM7;                   /**< IPG DEBUG mask bit, offset: 0x68 */
       uint8_t RESERVED_2[4];
  __IO uint32_t DBG_TRACE_CTL;                     /**< DEBUG TRACE control, offset: 0x70 */
       uint8_t RESERVED_3[16];
  __IO uint32_t SMMU_TBU_IRQ_SETUP;                /**< SMMU TBU IRQ resynchronization setup, offset: 0x84 */
       uint8_t RESERVED_4[4];
  __IO uint32_t INITIATOR_TIMEOUT;                 /**< NOC initiator timeout status, offset: 0x8C */
  __IO uint32_t NIU_TO_MA0;                        /**< Timeout Control for NOC main NIU master m_a_0, offset: 0x90 */
  __IO uint32_t NIU_TO_MA1;                        /**< Timeout Control for NOC main NIU master m_a_1x, offset: 0x94 */
  __IO uint32_t NIU_TO_MA2;                        /**< Timeout Control for NOC main NIU master m_a_2, offset: 0x98 */
  __IO uint32_t NIU_TO_MD0;                        /**< Timeout Control for NOC mega NIU master m_d_0, offset: 0x9C */
  __IO uint32_t NIU_TO_MD1;                        /**< Timeout Control for NOC mega NIU master m_d_1, offset: 0xA0 */
  __IO uint32_t NIU_TO_MD2;                        /**< Timeout Control for NOC mega NIU master m_d_2, offset: 0xA4 */
  __IO uint32_t NIU_TO_MD3;                        /**< Timeout Control for NOC mega NIU master m_d_3, offset: 0xA8 */
  __IO uint32_t NIU_TO_MD4;                        /**< Timeout Control for NOC mega NIU master m_d_4, offset: 0xAC */
  __IO uint32_t NIU_TO_MD5;                        /**< Timeout Control for NOC mega NIU master m_d_5, offset: 0xB0 */
  __IO uint32_t NIU_TO_MD6;                        /**< Timeout Control for NOC mega NIU master m_d_6, offset: 0xB4 */
  __IO uint32_t NIU_TO_MD7;                        /**< Timeout Control for NOC mega NIU master m_d_7, offset: 0xB8 */
  __IO uint32_t NIU_TO_MD8;                        /**< Timeout Control for NOC mega NIU master m_d_8, offset: 0xBC */
  __IO uint32_t NIU_TO_MD9;                        /**< Timeout Control for NOC mega NIU master m_d_9, offset: 0xC0 */
       uint8_t RESERVED_5[12];
  __IO uint32_t IPG_STOP_CTL_0;                    /**< IPG_STOP control register 0, offset: 0xD0 */
  __I  uint32_t IPG_STOP_ACK_STATUS_0;             /**< IPG_STOP_ACK status 0, offset: 0xD4 */
  __IO uint32_t IPG_DOZE_CTL_0;                    /**< IPG_DOZE control 0, offset: 0xD8 */
       uint32_t IPG_WAIT_CTL_0;                    /**< IPG_WAIT control 0, offset: 0xDC */
  __IO uint32_t IPG_STOP_CTL_1;                    /**< IPG_STOP control register 1, offset: 0xE0 */
       uint32_t IPG_STOP_ACK_STATUS_1;             /**< IPG_STOP_ACK status 1, offset: 0xE4 */
  __IO uint32_t IPG_DOZE_CTL_1;                    /**< IPG_DOZE control 1, offset: 0xE8 */
  __IO uint32_t IPG_WAIT_CTL_1;                    /**< IPG_WAIT control 1, offset: 0xEC */
       uint8_t RESERVED_6[16];
  __IO uint32_t QREQ_CTL_0;                        /**< QREQ control register 0, offset: 0x100 */
  __I  uint32_t QACCEPT_STATUS_0;                  /**< QACCEPT status register 0, offset: 0x104 */
  __I  uint32_t QDENY_STATUS_0;                    /**< QDENY status register 0, offset: 0x108 */
  __I  uint32_t QACTIVE_STATUS_0;                  /**< QACTIVE status register 0, offset: 0x10C */
  __IO uint32_t QREQ_CTL_1;                        /**< QREQ control register 1, offset: 0x110 */
  __I  uint32_t QACCEPT_STATUS_1;                  /**< QACCEPT status register 1, offset: 0x114 */
  __I  uint32_t QDENY_STATUS_1;                    /**< QDENY status register 1, offset: 0x118 */
  __I  uint32_t QACTIVE_STATUS_1;                  /**< QACTIVE status register 1, offset: 0x11C */
  __IO uint32_t QREQ_CTL_2;                        /**< QREQ control register 2, offset: 0x120 */
  __I  uint32_t QACCEPT_STATUS_2;                  /**< QACCEPT status register 2, offset: 0x124 */
  __I  uint32_t QDENY_STATUS_2;                    /**< QDENY status register 2, offset: 0x128 */
  __I  uint32_t QACTIVE_STATUS_2;                  /**< QACTIVE status register 2, offset: 0x12C */
  __IO uint32_t QREQ_CTL_3;                        /**< QREQ control register 3, offset: 0x130 */
  __I  uint32_t QACCEPT_STATUS_3;                  /**< QACCEPT status register 1, offset: 0x134 */
  __I  uint32_t QDENY_STATUS_3;                    /**< QDENY status register 3, offset: 0x138 */
  __I  uint32_t QACTIVE_STATUS_3;                  /**< QACTIVE status register 3, offset: 0x13C */
} BLK_CTRL_WAKEUPMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_WAKEUPMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_WAKEUPMIX_Register_Masks BLK_CTRL_WAKEUPMIX Register Masks
 * @{
 */

/*! @name EARC_PLL_STATUS - EARC Audio PLL status bits */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lock_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lock_SHIFT (0U)
/*! earc_pll_lock - EARC AUDIO PLL lock status */
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lock(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lock_SHIFT)) & BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lock_MASK)

#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lol_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lol_SHIFT (1U)
/*! earc_pll_lol - EARC AUDIO PLL loss of lock status */
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lol(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lol_SHIFT)) & BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_lol_MASK)

#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_powerup_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_powerup_SHIFT (2U)
/*! earc_pll_powerup - EARC AUDIO PLL powerup status */
#define BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_powerup(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_powerup_SHIFT)) & BLK_CTRL_WAKEUPMIX_EARC_PLL_STATUS_earc_pll_powerup_MASK)
/*! @} */

/*! @name SAI_CLK_SEL - sai3~5 mclk1~3 clk root mux settings */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_SHIFT (0U)
/*! SAI3_MCLK1 - SAI3 master clock 1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_MASK (0x1EU)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_SHIFT (1U)
/*! SAI3_MCLK2 - SAI3 master clock 2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_MASK (0x1E0U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_SHIFT (5U)
/*! SAI3_MCLK3 - SAI3 master clock 3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI3_MCLK3_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_SHIFT (9U)
/*! SAI4_MCLK1 - SAI4 master clock 1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_MASK (0x3C00U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_SHIFT (10U)
/*! SAI4_MCLK2 - SAI4 master clock 2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_MASK (0x3C000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_SHIFT (14U)
/*! SAI4_MCLK3 - SAI4 master clock 3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI4_MCLK3_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_SHIFT (18U)
/*! SAI5_MCLK1 - SAI5 master clock 1 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK1_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_MASK (0x780000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_SHIFT (19U)
/*! SAI5_MCLK2 - SAI5 master clock 2 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK2_MASK)

#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_MASK (0x7800000U)
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_SHIFT (23U)
/*! SAI5_MCLK3 - SAI5 master clock 3 source selection */
#define BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_SHIFT)) & BLK_CTRL_WAKEUPMIX_SAI_CLK_SEL_SAI5_MCLK3_MASK)
/*! @} */

/*! @name VOLT_DETECT - Voltage detectors output */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_SHIFT (0U)
/*! supply_detector_AON - Voltage detectors output of AON */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_AON_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_SHIFT (1U)
/*! supply_detector_GPIO - Voltage detectors output of GPIO */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_GPIO_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_SHIFT (2U)
/*! supply_detector_SD2 - Voltage detectors output of SD2 */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_SD2_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_SHIFT (3U)
/*! supply_detector_WAKEUP - Voltage detectors output of WAKEUP */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_WAKEUP_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_SHIFT (4U)
/*! supply_detector_CCM_DAP - Voltage detectors output of CCM DAP */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_CCM_DAP_MASK)

#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_SHIFT (5U)
/*! supply_detector_ENET - Voltage detectors output of ENET */
#define BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_SHIFT)) & BLK_CTRL_WAKEUPMIX_VOLT_DETECT_supply_detector_ENET_MASK)
/*! @} */

/*! @name AXI_ATTR_CFG - AXI CACHE CONTROL BIT */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_SHIFT (0U)
/*! arcache_usdhc1 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc1
 *  0b0..Non-cacheable reads
 *  0b1..Cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_SHIFT (1U)
/*! awcache_usdhc1 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc1
 *  0b0..Non-cacheable writes
 *  0b1..Cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc1_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_SHIFT (2U)
/*! arcache_usdhc2 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc2
 *  0b0..Non-cacheable reads
 *  0b1..Cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_SHIFT (3U)
/*! awcache_usdhc2 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc2
 *  0b0..Non-cacheable writes
 *  0b1..Cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc2_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_SHIFT (4U)
/*! arcache_usdhc3 - Static value of arcache[1] = CACHEABLE (C) for AXI initiator usdhc3
 *  0b0..Non-cacheable reads
 *  0b1..Cacheable reads
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_arcache_usdhc3_MASK)

#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_SHIFT (5U)
/*! awcache_usdhc3 - Static value of awcache[1] = CACHEABLE (C) for AXI initiator usdhc3
 *  0b0..Non-cacheable writes
 *  0b1..Cacheable writes
 */
#define BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_SHIFT)) & BLK_CTRL_WAKEUPMIX_AXI_ATTR_CFG_awcache_usdhc3_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM33_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C0 - IPG DEBUG mask bit for CA55 core0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C0_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C1 - IPG DEBUG mask bit for CA55 core1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C1_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C2 - IPG DEBUG mask bit for CA55 core2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C2_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C3 - IPG DEBUG mask bit for CA55 core3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C3_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C4 - IPG DEBUG mask bit for CA55 core4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C4_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C5 - IPG DEBUG mask bit for CA55 core5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CA55C5_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can2_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can2_SHIFT (0U)
/*! can2 - CAN2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can3_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can3_SHIFT (1U)
/*! can3 - CAN3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can4_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can4_SHIFT (2U)
/*! can4 - CAN4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can5_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can5_SHIFT (3U)
/*! can5 - CAN5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_can5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio1_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio1_SHIFT (4U)
/*! flexio1 - FlexIO1 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio1_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio1_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio2_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio2_SHIFT (5U)
/*! flexio2 - FlexIO2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_flexio2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c3_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c3_SHIFT (6U)
/*! lpi2c3 - I2C3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c4_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c4_SHIFT (7U)
/*! lpi2c4 - I2C4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c5_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c5_SHIFT (8U)
/*! lpi2c5 - I2C5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c6_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c6_SHIFT (9U)
/*! lpi2c6 - I2C6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c7_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c7_SHIFT (10U)
/*! lpi2c7 - I2C7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c8_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c8_SHIFT (11U)
/*! lpi2c8 - I2C8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpi2c8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpit2_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpit2_SHIFT (12U)
/*! lpit2 - IT2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpit2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpit2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpit2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi3_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi3_SHIFT (13U)
/*! lpspi3 - SPI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi4_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi4_SHIFT (14U)
/*! lpspi4 - SPI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi5_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi5_SHIFT (15U)
/*! lpspi5 - SPI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi6_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi6_SHIFT (16U)
/*! lpspi6 - SPI6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi7_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi7_SHIFT (17U)
/*! lpspi7 - SPI7 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi7_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi7_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi8_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi8_SHIFT (18U)
/*! lpspi8 - SPI8 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi8_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lpspi8_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lptmr2_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lptmr2_SHIFT (19U)
/*! lptmr2 - TMR2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lptmr2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lptmr2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_lptmr2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm3_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm3_SHIFT (20U)
/*! tpm3 - TPM3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm4_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm4_SHIFT (21U)
/*! tpm4 - TPM4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm5_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm5_SHIFT (22U)
/*! tpm5 - TPM5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm6_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm6_SHIFT (23U)
/*! tpm6 - TPM6 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm6_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_tpm6_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog3_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog3_SHIFT (24U)
/*! wdog3 - WDOG3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog4_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog4_SHIFT (25U)
/*! wdog4 - WDOG4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog5_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog5_SHIFT (26U)
/*! wdog5 - WDOG5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_wdog5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_i3c2_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_i3c2_SHIFT (27U)
/*! i3c2 - I3C2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_i3c2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_i3c2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_i3c2_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai3_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai3_SHIFT (28U)
/*! sai3 - SAI3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai3_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai4_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai4_SHIFT (29U)
/*! sai4 - SAI4 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai4_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai4_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai5_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai5_SHIFT (30U)
/*! sai5 - SAI5 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai5_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_sai5_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_edma2_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_edma2_SHIFT (31U)
/*! edma2 - EDMA2 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_edma2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_edma2_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_CM7_edma2_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM33 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM33_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C0 - IPG DEBUG mask bit for CA55 core0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C0_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C1 - IPG DEBUG mask bit for CA55 core1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C1_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C2 - IPG DEBUG mask bit for CA55 core2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C2_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C3 - IPG DEBUG mask bit for CA55 core3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C3_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C4 - IPG DEBUG mask bit for CA55 core4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C4_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CA55C5 - IPG DEBUG mask bit for CA55 core5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CA55C5_edma3_MASK)
/*! @} */

/*! @name IPG_DEBUG_2_CM7 - IPG DEBUG mask bit */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_edma3_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_edma3_SHIFT (0U)
/*! edma3 - EDMA3 debug */
#define BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_edma3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_edma3_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DEBUG_2_CM7_edma3_MASK)
/*! @} */

/*! @name DBG_TRACE_CTL - DEBUG TRACE control */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_SHIFT (0U)
/*! clken_csswo - Enable control of the debug/trace CSSWO clock. 0: trace_en_swo disabled, trace
 *    port clock OFF 1: trace_en_swo enabled, trace port clock ON
 */
#define BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_SHIFT)) & BLK_CTRL_WAKEUPMIX_DBG_TRACE_CTL_clken_csswo_MASK)
/*! @} */

/*! @name SMMU_TBU_IRQ_SETUP - SMMU TBU IRQ resynchronization setup */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_stretch_ratio_MASK (0x3U)
#define BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_stretch_ratio_SHIFT (0U)
/*! stretch_ratio - SMMU TBU IRQ stretch ratio for resynchronization
 *  0b00..Stretch IRQ pulse by 2
 *  0b01..Stretch IRQ pulse by 4
 *  0b10..Stretch IRQ pulse by 8
 *  0b11..Stretch IRQ pulse by 16
 */
#define BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_stretch_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_stretch_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_SMMU_TBU_IRQ_SETUP_stretch_ratio_MASK)
/*! @} */

/*! @name INITIATOR_TIMEOUT - NOC initiator timeout status */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_timeout_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_timeout_SHIFT (0U)
/*! ma0_timeout - Initiator timeout for ma0_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma0_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1a_timeout_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1a_timeout_SHIFT (1U)
/*! ma1a_timeout - Initiator timeout for ma1a_timeout (TBU path) */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1a_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1a_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1a_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1b_timeout_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1b_timeout_SHIFT (2U)
/*! ma1b_timeout - Initiator timeout for ma1b_timeout (ATU path) */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1b_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1b_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma1b_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2a_timeout_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2a_timeout_SHIFT (3U)
/*! ma2a_timeout - Initiator timeout for ma2a_timeout (TBU path) */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2a_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2a_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2a_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2b_timeout_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2b_timeout_SHIFT (4U)
/*! ma2b_timeout - Initiator timeout for ma2b_timeout (ATU path) */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2b_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2b_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_ma2b_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_SHIFT (16U)
/*! md0_timeout - Initiator timeout for md0_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md0_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_SHIFT (17U)
/*! md1_timeout - Initiator timeout for md1_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md1_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_SHIFT (18U)
/*! md2_timeout - Initiator timeout for md2_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md2_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_SHIFT (19U)
/*! md3_timeout - Initiator timeout for md3_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md3_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_SHIFT (20U)
/*! md4_timeout - Initiator timeout for md4_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md4_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md5_timeout_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md5_timeout_SHIFT (21U)
/*! md5_timeout - Initiator timeout for md5_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md5_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md5_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md5_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_SHIFT (22U)
/*! md6_timeout - Initiator timeout for md6_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md6_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_SHIFT (23U)
/*! md7_timeout - Initiator timeout for md7_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md7_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md8_timeout_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md8_timeout_SHIFT (24U)
/*! md8_timeout - Initiator timeout for md8_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md8_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md8_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md8_timeout_MASK)

#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md9_timeout_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md9_timeout_SHIFT (25U)
/*! md9_timeout - Initiator timeout for md9_timeout */
#define BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md9_timeout(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md9_timeout_SHIFT)) & BLK_CTRL_WAKEUPMIX_INITIATOR_TIMEOUT_md9_timeout_MASK)
/*! @} */

/*! @name NIU_TO_MA0 - Timeout Control for NOC main NIU master m_a_0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA0_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA1 - Timeout Control for NOC main NIU master m_a_1x */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA1_dis_MASK)
/*! @} */

/*! @name NIU_TO_MA2 - Timeout Control for NOC main NIU master m_a_2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MA2_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD0 - Timeout Control for NOC mega NIU master m_d_0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD0_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD1 - Timeout Control for NOC mega NIU master m_d_1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD1_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD2 - Timeout Control for NOC mega NIU master m_d_2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD2_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD3 - Timeout Control for NOC mega NIU master m_d_3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD3_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD4 - Timeout Control for NOC mega NIU master m_d_4 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD4_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD5 - Timeout Control for NOC mega NIU master m_d_5 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD5_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD6 - Timeout Control for NOC mega NIU master m_d_6 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD6_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD7 - Timeout Control for NOC mega NIU master m_d_7 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD7_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD8 - Timeout Control for NOC mega NIU master m_d_8 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD8_dis_MASK)
/*! @} */

/*! @name NIU_TO_MD9 - Timeout Control for NOC mega NIU master m_d_9 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_clk_div_ratio_MASK (0x7U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_clk_div_ratio_SHIFT (0U)
/*! clk_div_ratio - Timeout clock divider ratio selection
 *  0b000..Div by 4
 *  0b001..Div by 8
 *  0b010..Div by 16 (default)
 *  0b011..Div by 32
 *  0b100..Div by 64
 *  0b101..Div by 128
 *  0b110..Div by 256
 *  0b111..Div by 512
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_clk_div_ratio(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_clk_div_ratio_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_clk_div_ratio_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_upd_MASK   (0x8000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_upd_SHIFT  (15U)
/*! upd - Timeout divider selection update control */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_upd(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_upd_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_upd_MASK)

#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_dis_MASK   (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_dis_SHIFT  (31U)
/*! dis - Timeout disable
 *  0b0..Timeout feature is enabled
 *  0b1..Timeout feature is disabled
 */
#define BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_dis(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_dis_SHIFT)) & BLK_CTRL_WAKEUPMIX_NIU_TO_MD9_dis_MASK)
/*! @} */

/*! @name IPG_STOP_CTL_0 - IPG_STOP control register 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can2_stop_enable_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can2_stop_enable_SHIFT (0U)
/*! can2_stop_enable - CAN2 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can2_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can2_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can2_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can3_stop_enable_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can3_stop_enable_SHIFT (1U)
/*! can3_stop_enable - CAN3 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can3_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can3_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can3_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can4_stop_enable_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can4_stop_enable_SHIFT (2U)
/*! can4_stop_enable - CAN4 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can4_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can4_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can4_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can5_stop_enable_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can5_stop_enable_SHIFT (3U)
/*! can5_stop_enable - CAN5 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can5_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can5_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_can5_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma2_stop_enable_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma2_stop_enable_SHIFT (4U)
/*! edma2_stop_enable - EDMA2 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma2_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma2_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma2_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma3_stop_enable_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma3_stop_enable_SHIFT (5U)
/*! edma3_stop_enable - EDMA3 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma3_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma3_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_edma3_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_flexspi1_stop_enable_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_flexspi1_stop_enable_SHIFT (8U)
/*! flexspi1_stop_enable - FlexSPI1 ipg_stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_flexspi1_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_flexspi1_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_0_flexspi1_stop_enable_MASK)
/*! @} */

/*! @name IPG_STOP_ACK_STATUS_0 - IPG_STOP_ACK status 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can2_stop_ack_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can2_stop_ack_SHIFT (0U)
/*! can2_stop_ack - CAN2 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can2_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can2_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can2_stop_ack_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can3_stop_ack_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can3_stop_ack_SHIFT (1U)
/*! can3_stop_ack - CAN3 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can3_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can3_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can3_stop_ack_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can4_stop_ack_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can4_stop_ack_SHIFT (2U)
/*! can4_stop_ack - CAN4 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can4_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can4_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can4_stop_ack_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can5_stop_ack_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can5_stop_ack_SHIFT (3U)
/*! can5_stop_ack - CAN5 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can5_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can5_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_can5_stop_ack_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma2_stop_ack_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma2_stop_ack_SHIFT (4U)
/*! edma2_stop_ack - EDMA2 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma2_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma2_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma2_stop_ack_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma3_stop_ack_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma3_stop_ack_SHIFT (5U)
/*! edma3_stop_ack - EDMA3 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma3_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma3_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_edma3_stop_ack_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_flexspi1_stop_ack_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_flexspi1_stop_ack_SHIFT (8U)
/*! flexspi1_stop_ack - FlexSPI1 ipg_stop_ack status */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_flexspi1_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_flexspi1_stop_ack_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_ACK_STATUS_0_flexspi1_stop_ack_MASK)
/*! @} */

/*! @name IPG_DOZE_CTL_0 - IPG_DOZE control 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can2_doze_enable_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can2_doze_enable_SHIFT (0U)
/*! can2_doze_enable - CAN2 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can2_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can2_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can2_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can3_doze_enable_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can3_doze_enable_SHIFT (1U)
/*! can3_doze_enable - CAN3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can3_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can3_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can3_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can4_doze_enable_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can4_doze_enable_SHIFT (2U)
/*! can4_doze_enable - CAN4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can4_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can4_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can4_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can5_doze_enable_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can5_doze_enable_SHIFT (3U)
/*! can5_doze_enable - CAN5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can5_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can5_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_can5_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio1_doze_enable_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio1_doze_enable_SHIFT (6U)
/*! flexio1_doze_enable - FlexIO1 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio1_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio1_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio1_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio2_doze_enable_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio2_doze_enable_SHIFT (7U)
/*! flexio2_doze_enable - FlexIO2 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio2_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio2_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexio2_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexspi1_doze_enable_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexspi1_doze_enable_SHIFT (8U)
/*! flexspi1_doze_enable - FlexSPI1 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexspi1_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexspi1_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_flexspi1_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c3_doze_enable_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c3_doze_enable_SHIFT (9U)
/*! lpi2c3_doze_enable - LPI2C3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c3_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c3_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c3_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c4_doze_enable_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c4_doze_enable_SHIFT (10U)
/*! lpi2c4_doze_enable - LPI2C4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c4_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c4_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c4_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c5_doze_enable_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c5_doze_enable_SHIFT (11U)
/*! lpi2c5_doze_enable - LPI2C5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c5_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c5_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c5_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c6_doze_enable_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c6_doze_enable_SHIFT (12U)
/*! lpi2c6_doze_enable - LPI2C6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c6_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c6_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c6_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c7_doze_enable_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c7_doze_enable_SHIFT (13U)
/*! lpi2c7_doze_enable - LPI2C7 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c7_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c7_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c7_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c8_doze_enable_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c8_doze_enable_SHIFT (14U)
/*! lpi2c8_doze_enable - LPI2C8 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c8_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c8_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpi2c8_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpit2_doze_enable_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpit2_doze_enable_SHIFT (15U)
/*! lpit2_doze_enable - LPIT2 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpit2_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpit2_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpit2_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi3_doze_enable_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi3_doze_enable_SHIFT (16U)
/*! lpspi3_doze_enable - LPSPI3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi3_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi3_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi3_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi4_doze_enable_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi4_doze_enable_SHIFT (17U)
/*! lpspi4_doze_enable - LPSPI4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi4_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi4_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi4_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi5_doze_enable_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi5_doze_enable_SHIFT (18U)
/*! lpspi5_doze_enable - LPSPI5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi5_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi5_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi5_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi6_doze_enable_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi6_doze_enable_SHIFT (19U)
/*! lpspi6_doze_enable - LPSPI6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi6_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi6_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi6_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi7_doze_enable_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi7_doze_enable_SHIFT (20U)
/*! lpspi7_doze_enable - LPSPI7 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi7_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi7_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi7_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi8_doze_enable_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi8_doze_enable_SHIFT (21U)
/*! lpspi8_doze_enable - LPSPI8 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi8_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi8_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpspi8_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart3_doze_enable_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart3_doze_enable_SHIFT (22U)
/*! lpuart3_doze_enable - LPUART3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart3_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart3_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart3_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart4_doze_enable_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart4_doze_enable_SHIFT (23U)
/*! lpuart4_doze_enable - LPUART4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart4_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart4_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart4_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart5_doze_enable_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart5_doze_enable_SHIFT (24U)
/*! lpuart5_doze_enable - LPUART5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart5_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart5_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart5_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart6_doze_enable_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart6_doze_enable_SHIFT (25U)
/*! lpuart6_doze_enable - LPUART6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart6_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart6_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart6_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart7_doze_enable_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart7_doze_enable_SHIFT (26U)
/*! lpuart7_doze_enable - LPUART7 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart7_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart7_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart7_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart8_doze_enable_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart8_doze_enable_SHIFT (27U)
/*! lpuart8_doze_enable - LPUART8 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart8_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart8_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_0_lpuart8_doze_enable_MASK)
/*! @} */

/*! @name IPG_STOP_CTL_1 - IPG_STOP control register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm3_stop_enable_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm3_stop_enable_SHIFT (3U)
/*! tpm3_stop_enable - TPM3 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm3_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm3_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm3_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm4_stop_enable_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm4_stop_enable_SHIFT (4U)
/*! tpm4_stop_enable - TPM4 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm4_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm4_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm4_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm5_stop_enable_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm5_stop_enable_SHIFT (5U)
/*! tpm5_stop_enable - TPM5 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm5_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm5_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm5_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm6_stop_enable_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm6_stop_enable_SHIFT (6U)
/*! tpm6_stop_enable - TPM6 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm6_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm6_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_tpm6_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog3_stop_enable_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog3_stop_enable_SHIFT (7U)
/*! wdog3_stop_enable - WDOG3 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog3_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog3_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog3_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog4_stop_enable_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog4_stop_enable_SHIFT (8U)
/*! wdog4_stop_enable - WDOG4 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog4_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog4_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog4_stop_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog5_stop_enable_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog5_stop_enable_SHIFT (9U)
/*! wdog5_stop_enable - WDOG5 stop control */
#define BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog5_stop_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog5_stop_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_STOP_CTL_1_wdog5_stop_enable_MASK)
/*! @} */

/*! @name IPG_DOZE_CTL_1 - IPG_DOZE control 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm3_doze_enable_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm3_doze_enable_SHIFT (3U)
/*! tpm3_doze_enable - TPM3 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm3_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm3_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm3_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm4_doze_enable_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm4_doze_enable_SHIFT (4U)
/*! tpm4_doze_enable - TPM4 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm4_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm4_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm4_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm5_doze_enable_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm5_doze_enable_SHIFT (5U)
/*! tpm5_doze_enable - TPM5 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm5_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm5_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm5_doze_enable_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm6_doze_enable_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm6_doze_enable_SHIFT (6U)
/*! tpm6_doze_enable - TPM6 ipg_doze control */
#define BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm6_doze_enable(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm6_doze_enable_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_DOZE_CTL_1_tpm6_doze_enable_MASK)
/*! @} */

/*! @name IPG_WAIT_CTL_1 - IPG_WAIT control 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog3_wait_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog3_wait_SHIFT (7U)
/*! wdog3_wait - WDOG3 ipg_wait control */
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog3_wait(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog3_wait_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog3_wait_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog4_wait_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog4_wait_SHIFT (8U)
/*! wdog4_wait - WDOG4 ipg_wait control */
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog4_wait(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog4_wait_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog4_wait_MASK)

#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog5_wait_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog5_wait_SHIFT (9U)
/*! wdog5_wait - WDOG5 ipg_wait control */
#define BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog5_wait(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog5_wait_SHIFT)) & BLK_CTRL_WAKEUPMIX_IPG_WAIT_CTL_1_wdog5_wait_MASK)
/*! @} */

/*! @name QREQ_CTL_0 - QREQ control register 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can2_qreq_n_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can2_qreq_n_SHIFT (0U)
/*! can2_qreq_n - CAN2 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can2_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can2_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can2_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can3_qreq_n_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can3_qreq_n_SHIFT (1U)
/*! can3_qreq_n - CAN3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can4_qreq_n_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can4_qreq_n_SHIFT (2U)
/*! can4_qreq_n - CAN4 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can5_qreq_n_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can5_qreq_n_SHIFT (3U)
/*! can5_qreq_n - CAN5 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_can5_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma2_qreq_n_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma2_qreq_n_SHIFT (4U)
/*! edma2_qreq_n - EDMA2 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma2_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma2_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma2_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma3_qreq_n_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma3_qreq_n_SHIFT (5U)
/*! edma3_qreq_n - EDMA3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_edma3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio1_qreq_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio1_qreq_n_SHIFT (6U)
/*! flexio1_qreq_n - FlexIO1 flexio qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio1_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio1_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio1_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio2_qreq_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio2_qreq_n_SHIFT (7U)
/*! flexio2_qreq_n - FlexIO2 flexio qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio2_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio2_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexio2_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexspi1_qreq_n_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexspi1_qreq_n_SHIFT (8U)
/*! flexspi1_qreq_n - FlexSPI1 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexspi1_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexspi1_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_flexspi1_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c3_qreq_n_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c3_qreq_n_SHIFT (9U)
/*! lpi2c3_qreq_n - LPI2C3 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c4_qreq_n_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c4_qreq_n_SHIFT (10U)
/*! lpi2c4_qreq_n - LPI2C4 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c5_qreq_n_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c5_qreq_n_SHIFT (11U)
/*! lpi2c5_qreq_n - LPI2C5 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c5_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c6_qreq_n_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c6_qreq_n_SHIFT (12U)
/*! lpi2c6_qreq_n - LPI2C6 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c6_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c6_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c6_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c7_qreq_n_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c7_qreq_n_SHIFT (13U)
/*! lpi2c7_qreq_n - LPI2C7 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c7_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c7_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c7_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c8_qreq_n_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c8_qreq_n_SHIFT (14U)
/*! lpi2c8_qreq_n - LPI2C8 lpi2c qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c8_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c8_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpi2c8_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpit2_qreq_n_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpit2_qreq_n_SHIFT (15U)
/*! lpit2_qreq_n - LPIT2 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpit2_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpit2_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpit2_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi3_qreq_n_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi3_qreq_n_SHIFT (16U)
/*! lpspi3_qreq_n - LPSPI3 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi4_qreq_n_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi4_qreq_n_SHIFT (17U)
/*! lpspi4_qreq_n - LPSPI4 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi5_qreq_n_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi5_qreq_n_SHIFT (18U)
/*! lpspi5_qreq_n - LPSPI5 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi5_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi6_qreq_n_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi6_qreq_n_SHIFT (19U)
/*! lpspi6_qreq_n - LPSPI6 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi6_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi6_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi6_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi7_qreq_n_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi7_qreq_n_SHIFT (20U)
/*! lpspi7_qreq_n - LPSPI7 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi7_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi7_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi7_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi8_qreq_n_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi8_qreq_n_SHIFT (21U)
/*! lpspi8_qreq_n - LPSPI8 lpspi qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi8_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi8_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpspi8_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart3_qreq_n_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart3_qreq_n_SHIFT (22U)
/*! lpuart3_qreq_n - LPUART3 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart4_qreq_n_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart4_qreq_n_SHIFT (23U)
/*! lpuart4_qreq_n - LPUART4 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart5_qreq_n_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart5_qreq_n_SHIFT (24U)
/*! lpuart5_qreq_n - LPUART5 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart5_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart6_qreq_n_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart6_qreq_n_SHIFT (25U)
/*! lpuart6_qreq_n - LPUART6 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart6_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart6_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart6_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart7_qreq_n_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart7_qreq_n_SHIFT (26U)
/*! lpuart7_qreq_n - LPUART7 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart7_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart7_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart7_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart8_qreq_n_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart8_qreq_n_SHIFT (27U)
/*! lpuart8_qreq_n - LPUART8 lpuart qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart8_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart8_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_lpuart8_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio2_qreq_n_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio2_qreq_n_SHIFT (28U)
/*! gpio2_qreq_n - GPIO2 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio2_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio2_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio2_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio3_qreq_n_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio3_qreq_n_SHIFT (29U)
/*! gpio3_qreq_n - GPIO3 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio4_qreq_n_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio4_qreq_n_SHIFT (30U)
/*! gpio4_qreq_n - GPIO4 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio5_qreq_n_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio5_qreq_n_SHIFT (31U)
/*! gpio5_qreq_n - GPIO5 AHB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_0_gpio5_qreq_n_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_0 - QACCEPT status register 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can2_qaccept_n_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can2_qaccept_n_SHIFT (0U)
/*! can2_qaccept_n - CAN2 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can2_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can2_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can2_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can3_qaccept_n_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can3_qaccept_n_SHIFT (1U)
/*! can3_qaccept_n - CAN3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can4_qaccept_n_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can4_qaccept_n_SHIFT (2U)
/*! can4_qaccept_n - CAN4 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can5_qaccept_n_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can5_qaccept_n_SHIFT (3U)
/*! can5_qaccept_n - CAN5 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_can5_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma2_qaccept_n_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma2_qaccept_n_SHIFT (4U)
/*! edma2_qaccept_n - EDMA2 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma2_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma2_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma2_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma3_qaccept_n_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma3_qaccept_n_SHIFT (5U)
/*! edma3_qaccept_n - EDMA3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_edma3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio1_qaccept_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio1_qaccept_n_SHIFT (6U)
/*! flexio1_qaccept_n - FlexIO1 flexio qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio1_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio1_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio1_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio2_qaccept_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio2_qaccept_n_SHIFT (7U)
/*! flexio2_qaccept_n - FlexIO2 flexio qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio2_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio2_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexio2_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexspi1_qaccept_n_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexspi1_qaccept_n_SHIFT (8U)
/*! flexspi1_qaccept_n - FlexSPI1 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexspi1_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexspi1_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_flexspi1_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c3_qaccept_n_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c3_qaccept_n_SHIFT (9U)
/*! lpi2c3_qaccept_n - LPI2C3 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c4_qaccept_n_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c4_qaccept_n_SHIFT (10U)
/*! lpi2c4_qaccept_n - LPI2C4 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c5_qaccept_n_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c5_qaccept_n_SHIFT (11U)
/*! lpi2c5_qaccept_n - LPI2C5 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c5_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c6_qaccept_n_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c6_qaccept_n_SHIFT (12U)
/*! lpi2c6_qaccept_n - LPI2C6 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c6_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c6_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c6_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c7_qaccept_n_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c7_qaccept_n_SHIFT (13U)
/*! lpi2c7_qaccept_n - LPI2C7 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c7_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c7_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c7_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c8_qaccept_n_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c8_qaccept_n_SHIFT (14U)
/*! lpi2c8_qaccept_n - LPI2C8 lpi2c qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c8_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c8_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpi2c8_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpit2_qaccept_n_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpit2_qaccept_n_SHIFT (15U)
/*! lpit2_qaccept_n - LPIT2 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpit2_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpit2_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpit2_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi3_qaccept_n_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi3_qaccept_n_SHIFT (16U)
/*! lpspi3_qaccept_n - LPSPI3 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi4_qaccept_n_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi4_qaccept_n_SHIFT (17U)
/*! lpspi4_qaccept_n - LPSPI4 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi5_qaccept_n_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi5_qaccept_n_SHIFT (18U)
/*! lpspi5_qaccept_n - LPSPI5 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi5_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi6_qaccept_n_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi6_qaccept_n_SHIFT (19U)
/*! lpspi6_qaccept_n - LPSPI6 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi6_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi6_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi6_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi7_qaccept_n_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi7_qaccept_n_SHIFT (20U)
/*! lpspi7_qaccept_n - LPSPI7 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi7_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi7_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi7_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi8_qaccept_n_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi8_qaccept_n_SHIFT (21U)
/*! lpspi8_qaccept_n - LPSPI8 lpspi qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi8_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi8_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpspi8_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart3_qaccept_n_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart3_qaccept_n_SHIFT (22U)
/*! lpuart3_qaccept_n - LPUART3 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart4_qaccept_n_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart4_qaccept_n_SHIFT (23U)
/*! lpuart4_qaccept_n - LPUART4 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart5_qaccept_n_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart5_qaccept_n_SHIFT (24U)
/*! lpuart5_qaccept_n - LPUART5 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart5_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart6_qaccept_n_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart6_qaccept_n_SHIFT (25U)
/*! lpuart6_qaccept_n - LPUART6 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart6_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart6_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart6_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart7_qaccept_n_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart7_qaccept_n_SHIFT (26U)
/*! lpuart7_qaccept_n - LPUART7 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart7_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart7_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart7_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart8_qaccept_n_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart8_qaccept_n_SHIFT (27U)
/*! lpuart8_qaccept_n - LPUART8 lpuart qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart8_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart8_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_lpuart8_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio2_qaccept_n_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio2_qaccept_n_SHIFT (28U)
/*! gpio2_qaccept_n - GPIO2 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio2_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio2_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio2_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio3_qaccept_n_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio3_qaccept_n_SHIFT (29U)
/*! gpio3_qaccept_n - GPIO3 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio4_qaccept_n_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio4_qaccept_n_SHIFT (30U)
/*! gpio4_qaccept_n - GPIO4 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio5_qaccept_n_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio5_qaccept_n_SHIFT (31U)
/*! gpio5_qaccept_n - GPIO5 AHB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_0_gpio5_qaccept_n_MASK)
/*! @} */

/*! @name QDENY_STATUS_0 - QDENY status register 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can2_qdeny_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can2_qdeny_SHIFT (0U)
/*! can2_qdeny - CAN2 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can2_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can2_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can2_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can3_qdeny_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can3_qdeny_SHIFT (1U)
/*! can3_qdeny - CAN3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can4_qdeny_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can4_qdeny_SHIFT (2U)
/*! can4_qdeny - CAN4 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can5_qdeny_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can5_qdeny_SHIFT (3U)
/*! can5_qdeny - CAN5 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_can5_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma2_qdeny_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma2_qdeny_SHIFT (4U)
/*! edma2_qdeny - EDMA2 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma2_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma2_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma2_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma3_qdeny_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma3_qdeny_SHIFT (5U)
/*! edma3_qdeny - EDMA3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_edma3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio1_qdeny_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio1_qdeny_SHIFT (6U)
/*! flexio1_qdeny - FlexIO1 flexio qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio1_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio1_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio1_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio2_qdeny_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio2_qdeny_SHIFT (7U)
/*! flexio2_qdeny - FlexIO2 flexio qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio2_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio2_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexio2_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexspi1_qdeny_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexspi1_qdeny_SHIFT (8U)
/*! flexspi1_qdeny - FlexSPI1 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexspi1_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexspi1_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_flexspi1_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c3_qdeny_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c3_qdeny_SHIFT (9U)
/*! lpi2c3_qdeny - LPI2C3 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c4_qdeny_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c4_qdeny_SHIFT (10U)
/*! lpi2c4_qdeny - LPI2C4 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c5_qdeny_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c5_qdeny_SHIFT (11U)
/*! lpi2c5_qdeny - LPI2C5 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c5_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c6_qdeny_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c6_qdeny_SHIFT (12U)
/*! lpi2c6_qdeny - LPI2C6 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c6_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c6_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c6_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c7_qdeny_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c7_qdeny_SHIFT (13U)
/*! lpi2c7_qdeny - LPI2C7 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c7_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c7_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c7_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c8_qdeny_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c8_qdeny_SHIFT (14U)
/*! lpi2c8_qdeny - LPI2C8 lpi2c qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c8_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c8_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpi2c8_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpit2_qdeny_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpit2_qdeny_SHIFT (15U)
/*! lpit2_qdeny - LPIT2 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpit2_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpit2_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpit2_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi3_qdeny_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi3_qdeny_SHIFT (16U)
/*! lpspi3_qdeny - LPSPI3 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi4_qdeny_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi4_qdeny_SHIFT (17U)
/*! lpspi4_qdeny - LPSPI4 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi5_qdeny_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi5_qdeny_SHIFT (18U)
/*! lpspi5_qdeny - LPSPI5 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi5_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi6_qdeny_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi6_qdeny_SHIFT (19U)
/*! lpspi6_qdeny - LPSPI6 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi6_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi6_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi6_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi7_qdeny_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi7_qdeny_SHIFT (20U)
/*! lpspi7_qdeny - LPSPI7 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi7_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi7_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi7_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi8_qdeny_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi8_qdeny_SHIFT (21U)
/*! lpspi8_qdeny - LPSPI8 lpspi qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi8_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi8_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpspi8_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart3_qdeny_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart3_qdeny_SHIFT (22U)
/*! lpuart3_qdeny - LPUART3 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart4_qdeny_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart4_qdeny_SHIFT (23U)
/*! lpuart4_qdeny - LPUART4 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart5_qdeny_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart5_qdeny_SHIFT (24U)
/*! lpuart5_qdeny - LPUART5 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart5_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart6_qdeny_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart6_qdeny_SHIFT (25U)
/*! lpuart6_qdeny - LPUART6 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart6_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart6_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart6_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart7_qdeny_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart7_qdeny_SHIFT (26U)
/*! lpuart7_qdeny - LPUART7 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart7_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart7_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart7_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart8_qdeny_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart8_qdeny_SHIFT (27U)
/*! lpuart8_qdeny - LPUART8 lpuart qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart8_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart8_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_lpuart8_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio2_qdeny_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio2_qdeny_SHIFT (28U)
/*! gpio2_qdeny - GPIO2 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio2_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio2_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio2_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio3_qdeny_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio3_qdeny_SHIFT (29U)
/*! gpio3_qdeny - GPIO3 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio4_qdeny_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio4_qdeny_SHIFT (30U)
/*! gpio4_qdeny - GPIO4 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio5_qdeny_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio5_qdeny_SHIFT (31U)
/*! gpio5_qdeny - GPIO5 AHB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_0_gpio5_qdeny_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_0 - QACTIVE status register 0 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can2_qactive_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can2_qactive_SHIFT (0U)
/*! can2_qactive - CAN2 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can2_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can2_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can2_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can3_qactive_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can3_qactive_SHIFT (1U)
/*! can3_qactive - CAN3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can4_qactive_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can4_qactive_SHIFT (2U)
/*! can4_qactive - CAN4 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can5_qactive_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can5_qactive_SHIFT (3U)
/*! can5_qactive - CAN5 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_can5_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma2_qactive_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma2_qactive_SHIFT (4U)
/*! edma2_qactive - EDMA2 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma2_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma2_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma2_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma3_qactive_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma3_qactive_SHIFT (5U)
/*! edma3_qactive - EDMA3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_edma3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio1_qactive_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio1_qactive_SHIFT (6U)
/*! flexio1_qactive - FlexIO1 flexio qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio1_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio1_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio1_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio2_qactive_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio2_qactive_SHIFT (7U)
/*! flexio2_qactive - FlexIO2 flexio qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio2_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio2_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexio2_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexspi1_qactive_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexspi1_qactive_SHIFT (8U)
/*! flexspi1_qactive - FlexSPI1 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexspi1_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexspi1_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_flexspi1_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c3_qactive_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c3_qactive_SHIFT (9U)
/*! lpi2c3_qactive - LPI2C3 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c4_qactive_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c4_qactive_SHIFT (10U)
/*! lpi2c4_qactive - LPI2C4 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c5_qactive_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c5_qactive_SHIFT (11U)
/*! lpi2c5_qactive - LPI2C5 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c5_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c6_qactive_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c6_qactive_SHIFT (12U)
/*! lpi2c6_qactive - LPI2C6 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c6_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c6_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c6_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c7_qactive_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c7_qactive_SHIFT (13U)
/*! lpi2c7_qactive - LPI2C7 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c7_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c7_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c7_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c8_qactive_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c8_qactive_SHIFT (14U)
/*! lpi2c8_qactive - LPI2C8 lpi2c qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c8_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c8_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpi2c8_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpit2_qactive_MASK (0x8000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpit2_qactive_SHIFT (15U)
/*! lpit2_qactive - LPIT2 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpit2_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpit2_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpit2_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi3_qactive_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi3_qactive_SHIFT (16U)
/*! lpspi3_qactive - LPSPI3 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi4_qactive_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi4_qactive_SHIFT (17U)
/*! lpspi4_qactive - LPSPI4 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi5_qactive_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi5_qactive_SHIFT (18U)
/*! lpspi5_qactive - LPSPI5 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi5_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi6_qactive_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi6_qactive_SHIFT (19U)
/*! lpspi6_qactive - LPSPI6 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi6_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi6_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi6_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi7_qactive_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi7_qactive_SHIFT (20U)
/*! lpspi7_qactive - LPSPI7 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi7_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi7_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi7_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi8_qactive_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi8_qactive_SHIFT (21U)
/*! lpspi8_qactive - LPSPI8 lpspi qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi8_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi8_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpspi8_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart3_qactive_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart3_qactive_SHIFT (22U)
/*! lpuart3_qactive - LPUART3 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart4_qactive_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart4_qactive_SHIFT (23U)
/*! lpuart4_qactive - LPUART4 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart5_qactive_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart5_qactive_SHIFT (24U)
/*! lpuart5_qactive - LPUART5 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart5_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart6_qactive_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart6_qactive_SHIFT (25U)
/*! lpuart6_qactive - LPUART6 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart6_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart6_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart6_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart7_qactive_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart7_qactive_SHIFT (26U)
/*! lpuart7_qactive - LPUART7 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart7_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart7_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart7_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart8_qactive_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart8_qactive_SHIFT (27U)
/*! lpuart8_qactive - LPUART8 lpuart qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart8_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart8_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_lpuart8_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio2_qactive_MASK (0x10000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio2_qactive_SHIFT (28U)
/*! gpio2_qactive - GPIO2 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio2_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio2_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio2_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio3_qactive_MASK (0x20000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio3_qactive_SHIFT (29U)
/*! gpio3_qactive - GPIO3 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio4_qactive_MASK (0x40000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio4_qactive_SHIFT (30U)
/*! gpio4_qactive - GPIO4 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio5_qactive_MASK (0x80000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio5_qactive_SHIFT (31U)
/*! gpio5_qactive - GPIO5 AHB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_0_gpio5_qactive_MASK)
/*! @} */

/*! @name QREQ_CTL_1 - QREQ control register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai3_qreq_n_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai3_qreq_n_SHIFT (0U)
/*! sai3_qreq_n - SAI3 sai qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai4_qreq_n_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai4_qreq_n_SHIFT (1U)
/*! sai4_qreq_n - SAI4 sai qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai5_qreq_n_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai5_qreq_n_SHIFT (2U)
/*! sai5_qreq_n - SAI5 sai qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_sai5_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm3_qreq_n_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm3_qreq_n_SHIFT (3U)
/*! tpm3_qreq_n - TPM3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm4_qreq_n_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm4_qreq_n_SHIFT (4U)
/*! tpm4_qreq_n - TPM4 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm5_qreq_n_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm5_qreq_n_SHIFT (5U)
/*! tpm5_qreq_n - TPM5 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm5_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm6_qreq_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm6_qreq_n_SHIFT (6U)
/*! tpm6_qreq_n - TPM6 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm6_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm6_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_tpm6_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog3_qreq_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog3_qreq_n_SHIFT (7U)
/*! wdog3_qreq_n - WDOG3 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog3_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog3_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog3_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog4_qreq_n_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog4_qreq_n_SHIFT (8U)
/*! wdog4_qreq_n - WDOG4 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog4_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog4_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog4_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog5_qreq_n_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog5_qreq_n_SHIFT (9U)
/*! wdog5_qreq_n - WDOG5 qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog5_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog5_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_1_wdog5_qreq_n_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_1 - QACCEPT status register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai3_qaccept_n_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai3_qaccept_n_SHIFT (0U)
/*! sai3_qaccept_n - SAI3 sai qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai4_qaccept_n_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai4_qaccept_n_SHIFT (1U)
/*! sai4_qaccept_n - SAI4 sai qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai5_qaccept_n_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai5_qaccept_n_SHIFT (2U)
/*! sai5_qaccept_n - SAI5 sai qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_sai5_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm3_qaccept_n_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm3_qaccept_n_SHIFT (3U)
/*! tpm3_qaccept_n - TPM3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm4_qaccept_n_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm4_qaccept_n_SHIFT (4U)
/*! tpm4_qaccept_n - TPM4 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm5_qaccept_n_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm5_qaccept_n_SHIFT (5U)
/*! tpm5_qaccept_n - TPM5 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm5_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm6_qaccept_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm6_qaccept_n_SHIFT (6U)
/*! tpm6_qaccept_n - TPM6 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm6_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm6_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_tpm6_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog3_qaccept_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog3_qaccept_n_SHIFT (7U)
/*! wdog3_qaccept_n - WDOG3 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog3_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog3_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog3_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog4_qaccept_n_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog4_qaccept_n_SHIFT (8U)
/*! wdog4_qaccept_n - WDOG4 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog4_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog4_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog4_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog5_qaccept_n_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog5_qaccept_n_SHIFT (9U)
/*! wdog5_qaccept_n - WDOG5 qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog5_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog5_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_1_wdog5_qaccept_n_MASK)
/*! @} */

/*! @name QDENY_STATUS_1 - QDENY status register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai3_qdeny_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai3_qdeny_SHIFT (0U)
/*! sai3_qdeny - SAI3 sai qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai4_qdeny_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai4_qdeny_SHIFT (1U)
/*! sai4_qdeny - SAI4 sai qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai5_qdeny_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai5_qdeny_SHIFT (2U)
/*! sai5_qdeny - SAI5 sai qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_sai5_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm3_qdeny_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm3_qdeny_SHIFT (3U)
/*! tpm3_qdeny - TPM3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm4_qdeny_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm4_qdeny_SHIFT (4U)
/*! tpm4_qdeny - TPM4 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm5_qdeny_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm5_qdeny_SHIFT (5U)
/*! tpm5_qdeny - TPM5 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm5_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm6_qdeny_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm6_qdeny_SHIFT (6U)
/*! tpm6_qdeny - TPM6 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm6_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm6_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_tpm6_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog3_qdeny_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog3_qdeny_SHIFT (7U)
/*! wdog3_qdeny - WDOG3 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog3_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog3_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog3_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog4_qdeny_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog4_qdeny_SHIFT (8U)
/*! wdog4_qdeny - WDOG4 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog4_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog4_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog4_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog5_qdeny_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog5_qdeny_SHIFT (9U)
/*! wdog5_qdeny - WDOG5 qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog5_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog5_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_1_wdog5_qdeny_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_1 - QACTIVE status register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai3_qactive_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai3_qactive_SHIFT (0U)
/*! sai3_qactive - SAI3 sai qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai4_qactive_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai4_qactive_SHIFT (1U)
/*! sai4_qactive - SAI4 sai qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai5_qactive_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai5_qactive_SHIFT (2U)
/*! sai5_qactive - SAI5 sai qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_sai5_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm3_qactive_MASK (0x8U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm3_qactive_SHIFT (3U)
/*! tpm3_qactive - TPM3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm4_qactive_MASK (0x10U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm4_qactive_SHIFT (4U)
/*! tpm4_qactive - TPM4 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm5_qactive_MASK (0x20U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm5_qactive_SHIFT (5U)
/*! tpm5_qactive - TPM5 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm5_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm6_qactive_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm6_qactive_SHIFT (6U)
/*! tpm6_qactive - TPM6 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm6_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm6_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_tpm6_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog3_qactive_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog3_qactive_SHIFT (7U)
/*! wdog3_qactive - WDOG3 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog3_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog3_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog3_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog4_qactive_MASK (0x100U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog4_qactive_SHIFT (8U)
/*! wdog4_qactive - WDOG4 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog4_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog4_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog4_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog5_qactive_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog5_qactive_SHIFT (9U)
/*! wdog5_qactive - WDOG5 qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog5_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog5_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_1_wdog5_qactive_MASK)
/*! @} */

/*! @name QREQ_CTL_2 - QREQ control register 2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio1_apb_qreq_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio1_apb_qreq_n_SHIFT (6U)
/*! flexio1_apb_qreq_n - FlexIO1 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio1_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio1_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio1_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio2_apb_qreq_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio2_apb_qreq_n_SHIFT (7U)
/*! flexio2_apb_qreq_n - FlexIO2 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio2_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio2_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_flexio2_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c3_ips_qreq_n_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c3_ips_qreq_n_SHIFT (9U)
/*! lpi2c3_ips_qreq_n - LPI2C3 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c3_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c3_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c3_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c4_ips_qreq_n_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c4_ips_qreq_n_SHIFT (10U)
/*! lpi2c4_ips_qreq_n - LPI2C4 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c4_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c4_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c4_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c5_ips_qreq_n_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c5_ips_qreq_n_SHIFT (11U)
/*! lpi2c5_ips_qreq_n - LPI2C5 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c5_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c5_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c5_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c6_ips_qreq_n_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c6_ips_qreq_n_SHIFT (12U)
/*! lpi2c6_ips_qreq_n - LPI2C6 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c6_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c6_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c6_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c7_ips_qreq_n_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c7_ips_qreq_n_SHIFT (13U)
/*! lpi2c7_ips_qreq_n - LPI2C7 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c7_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c7_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c7_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c8_ips_qreq_n_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c8_ips_qreq_n_SHIFT (14U)
/*! lpi2c8_ips_qreq_n - LPI2C8 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c8_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c8_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpi2c8_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi3_ips_qreq_n_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi3_ips_qreq_n_SHIFT (16U)
/*! lpspi3_ips_qreq_n - LPSPI3 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi3_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi3_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi3_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi4_ips_qreq_n_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi4_ips_qreq_n_SHIFT (17U)
/*! lpspi4_ips_qreq_n - LPSPI4 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi4_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi4_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi4_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi5_ips_qreq_n_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi5_ips_qreq_n_SHIFT (18U)
/*! lpspi5_ips_qreq_n - LPSPI5 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi5_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi5_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi5_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi6_ips_qreq_n_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi6_ips_qreq_n_SHIFT (19U)
/*! lpspi6_ips_qreq_n - LPSPI6 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi6_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi6_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi6_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi7_ips_qreq_n_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi7_ips_qreq_n_SHIFT (20U)
/*! lpspi7_ips_qreq_n - LPSPI7 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi7_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi7_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi7_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi8_ips_qreq_n_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi8_ips_qreq_n_SHIFT (21U)
/*! lpspi8_ips_qreq_n - LPSPI8 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi8_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi8_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpspi8_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart3_apb_qreq_n_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart3_apb_qreq_n_SHIFT (22U)
/*! lpuart3_apb_qreq_n - LPUART3 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart3_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart3_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart3_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart4_apb_qreq_n_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart4_apb_qreq_n_SHIFT (23U)
/*! lpuart4_apb_qreq_n - LPUART4 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart4_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart4_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart4_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart5_apb_qreq_n_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart5_apb_qreq_n_SHIFT (24U)
/*! lpuart5_apb_qreq_n - LPUART5 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart5_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart5_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart5_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart6_apb_qreq_n_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart6_apb_qreq_n_SHIFT (25U)
/*! lpuart6_apb_qreq_n - LPUART6 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart6_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart6_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart6_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart7_apb_qreq_n_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart7_apb_qreq_n_SHIFT (26U)
/*! lpuart7_apb_qreq_n - LPUART7 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart7_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart7_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart7_apb_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart8_apb_qreq_n_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart8_apb_qreq_n_SHIFT (27U)
/*! lpuart8_apb_qreq_n - LPUART8 APB qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart8_apb_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart8_apb_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_2_lpuart8_apb_qreq_n_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_2 - QACCEPT status register 2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio1_apb_qaccept_n_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio1_apb_qaccept_n_SHIFT (6U)
/*! flexio1_apb_qaccept_n - FlexIO1 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio1_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio1_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio1_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio2_apb_qaccept_n_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio2_apb_qaccept_n_SHIFT (7U)
/*! flexio2_apb_qaccept_n - FlexIO2 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio2_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio2_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_flexio2_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c3_ips_qaccept_n_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c3_ips_qaccept_n_SHIFT (9U)
/*! lpi2c3_ips_qaccept_n - LPI2C3 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c3_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c3_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c3_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c4_ips_qaccept_n_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c4_ips_qaccept_n_SHIFT (10U)
/*! lpi2c4_ips_qaccept_n - LPI2C4 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c4_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c4_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c4_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c5_ips_qaccept_n_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c5_ips_qaccept_n_SHIFT (11U)
/*! lpi2c5_ips_qaccept_n - LPI2C5 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c5_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c5_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c5_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c6_ips_qaccept_n_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c6_ips_qaccept_n_SHIFT (12U)
/*! lpi2c6_ips_qaccept_n - LPI2C6 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c6_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c6_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c6_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c7_ips_qaccept_n_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c7_ips_qaccept_n_SHIFT (13U)
/*! lpi2c7_ips_qaccept_n - LPI2C7 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c7_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c7_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c7_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c8_ips_qaccept_n_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c8_ips_qaccept_n_SHIFT (14U)
/*! lpi2c8_ips_qaccept_n - LPI2C8 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c8_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c8_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpi2c8_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi3_ips_qaccept_n_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi3_ips_qaccept_n_SHIFT (16U)
/*! lpspi3_ips_qaccept_n - LPSPI3 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi3_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi3_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi3_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi4_ips_qaccept_n_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi4_ips_qaccept_n_SHIFT (17U)
/*! lpspi4_ips_qaccept_n - LPSPI4 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi4_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi4_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi4_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi5_ips_qaccept_n_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi5_ips_qaccept_n_SHIFT (18U)
/*! lpspi5_ips_qaccept_n - LPSPI5 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi5_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi5_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi5_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi6_ips_qaccept_n_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi6_ips_qaccept_n_SHIFT (19U)
/*! lpspi6_ips_qaccept_n - LPSPI6 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi6_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi6_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi6_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi7_ips_qaccept_n_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi7_ips_qaccept_n_SHIFT (20U)
/*! lpspi7_ips_qaccept_n - LPSPI7 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi7_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi7_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi7_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi8_ips_qaccept_n_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi8_ips_qaccept_n_SHIFT (21U)
/*! lpspi8_ips_qaccept_n - LPSPI8 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi8_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi8_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpspi8_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart3_apb_qaccept_n_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart3_apb_qaccept_n_SHIFT (22U)
/*! lpuart3_apb_qaccept_n - LPUART3 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart3_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart3_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart3_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart4_apb_qaccept_n_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart4_apb_qaccept_n_SHIFT (23U)
/*! lpuart4_apb_qaccept_n - LPUART4 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart4_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart4_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart4_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart5_apb_qaccept_n_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart5_apb_qaccept_n_SHIFT (24U)
/*! lpuart5_apb_qaccept_n - LPUART5 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart5_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart5_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart5_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart6_apb_qaccept_n_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart6_apb_qaccept_n_SHIFT (25U)
/*! lpuart6_apb_qaccept_n - LPUART6 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart6_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart6_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart6_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart7_apb_qaccept_n_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart7_apb_qaccept_n_SHIFT (26U)
/*! lpuart7_apb_qaccept_n - LPUART7 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart7_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart7_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart7_apb_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart8_apb_qaccept_n_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart8_apb_qaccept_n_SHIFT (27U)
/*! lpuart8_apb_qaccept_n - LPUART8 APB qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart8_apb_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart8_apb_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_2_lpuart8_apb_qaccept_n_MASK)
/*! @} */

/*! @name QDENY_STATUS_2 - QDENY status register 2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio1_apb_qdeny_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio1_apb_qdeny_SHIFT (6U)
/*! flexio1_apb_qdeny - FlexIO1 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio1_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio1_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio1_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio2_apb_qdeny_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio2_apb_qdeny_SHIFT (7U)
/*! flexio2_apb_qdeny - FlexIO2 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio2_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio2_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_flexio2_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c3_ips_qdeny_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c3_ips_qdeny_SHIFT (9U)
/*! lpi2c3_ips_qdeny - LPI2C3 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c3_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c3_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c3_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c4_ips_qdeny_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c4_ips_qdeny_SHIFT (10U)
/*! lpi2c4_ips_qdeny - LPI2C4 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c4_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c4_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c4_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c5_ips_qdeny_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c5_ips_qdeny_SHIFT (11U)
/*! lpi2c5_ips_qdeny - LPI2C5 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c5_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c5_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c5_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c6_ips_qdeny_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c6_ips_qdeny_SHIFT (12U)
/*! lpi2c6_ips_qdeny - LPI2C6 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c6_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c6_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c6_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c7_ips_qdeny_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c7_ips_qdeny_SHIFT (13U)
/*! lpi2c7_ips_qdeny - LPI2C7 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c7_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c7_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c7_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c8_ips_qdeny_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c8_ips_qdeny_SHIFT (14U)
/*! lpi2c8_ips_qdeny - LPI2C8 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c8_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c8_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpi2c8_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi3_ips_qdeny_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi3_ips_qdeny_SHIFT (16U)
/*! lpspi3_ips_qdeny - LPSPI3 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi3_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi3_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi3_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi4_ips_qdeny_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi4_ips_qdeny_SHIFT (17U)
/*! lpspi4_ips_qdeny - LPSPI4 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi4_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi4_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi4_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi5_ips_qdeny_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi5_ips_qdeny_SHIFT (18U)
/*! lpspi5_ips_qdeny - LPSPI5 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi5_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi5_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi5_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi6_ips_qdeny_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi6_ips_qdeny_SHIFT (19U)
/*! lpspi6_ips_qdeny - LPSPI6 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi6_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi6_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi6_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi7_ips_qdeny_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi7_ips_qdeny_SHIFT (20U)
/*! lpspi7_ips_qdeny - LPSPI7 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi7_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi7_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi7_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi8_ips_qdeny_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi8_ips_qdeny_SHIFT (21U)
/*! lpspi8_ips_qdeny - LPSPI8 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi8_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi8_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpspi8_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart3_apb_qdeny_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart3_apb_qdeny_SHIFT (22U)
/*! lpuart3_apb_qdeny - LPUART3 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart3_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart3_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart3_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart4_apb_qdeny_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart4_apb_qdeny_SHIFT (23U)
/*! lpuart4_apb_qdeny - LPUART4 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart4_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart4_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart4_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart5_apb_qdeny_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart5_apb_qdeny_SHIFT (24U)
/*! lpuart5_apb_qdeny - LPUART5 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart5_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart5_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart5_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart6_apb_qdeny_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart6_apb_qdeny_SHIFT (25U)
/*! lpuart6_apb_qdeny - LPUART6 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart6_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart6_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart6_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart7_apb_qdeny_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart7_apb_qdeny_SHIFT (26U)
/*! lpuart7_apb_qdeny - LPUART7 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart7_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart7_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart7_apb_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart8_apb_qdeny_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart8_apb_qdeny_SHIFT (27U)
/*! lpuart8_apb_qdeny - LPUART8 APB qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart8_apb_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart8_apb_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_2_lpuart8_apb_qdeny_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_2 - QACTIVE status register 2 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio1_apb_qactive_MASK (0x40U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio1_apb_qactive_SHIFT (6U)
/*! flexio1_apb_qactive - FlexIO1 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio1_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio1_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio1_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio2_apb_qactive_MASK (0x80U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio2_apb_qactive_SHIFT (7U)
/*! flexio2_apb_qactive - FlexIO2 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio2_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio2_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_flexio2_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c3_ips_qactive_MASK (0x200U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c3_ips_qactive_SHIFT (9U)
/*! lpi2c3_ips_qactive - LPI2C3 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c3_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c3_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c3_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c4_ips_qactive_MASK (0x400U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c4_ips_qactive_SHIFT (10U)
/*! lpi2c4_ips_qactive - LPI2C4 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c4_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c4_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c4_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c5_ips_qactive_MASK (0x800U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c5_ips_qactive_SHIFT (11U)
/*! lpi2c5_ips_qactive - LPI2C5 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c5_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c5_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c5_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c6_ips_qactive_MASK (0x1000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c6_ips_qactive_SHIFT (12U)
/*! lpi2c6_ips_qactive - LPI2C6 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c6_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c6_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c6_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c7_ips_qactive_MASK (0x2000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c7_ips_qactive_SHIFT (13U)
/*! lpi2c7_ips_qactive - LPI2C7 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c7_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c7_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c7_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c8_ips_qactive_MASK (0x4000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c8_ips_qactive_SHIFT (14U)
/*! lpi2c8_ips_qactive - LPI2C8 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c8_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c8_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpi2c8_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi3_ips_qactive_MASK (0x10000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi3_ips_qactive_SHIFT (16U)
/*! lpspi3_ips_qactive - LPSPI3 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi3_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi3_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi3_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi4_ips_qactive_MASK (0x20000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi4_ips_qactive_SHIFT (17U)
/*! lpspi4_ips_qactive - LPSPI4 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi4_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi4_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi4_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi5_ips_qactive_MASK (0x40000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi5_ips_qactive_SHIFT (18U)
/*! lpspi5_ips_qactive - LPSPI5 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi5_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi5_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi5_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi6_ips_qactive_MASK (0x80000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi6_ips_qactive_SHIFT (19U)
/*! lpspi6_ips_qactive - LPSPI6 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi6_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi6_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi6_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi7_ips_qactive_MASK (0x100000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi7_ips_qactive_SHIFT (20U)
/*! lpspi7_ips_qactive - LPSPI7 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi7_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi7_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi7_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi8_ips_qactive_MASK (0x200000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi8_ips_qactive_SHIFT (21U)
/*! lpspi8_ips_qactive - LPSPI8 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi8_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi8_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpspi8_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart3_apb_qactive_MASK (0x400000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart3_apb_qactive_SHIFT (22U)
/*! lpuart3_apb_qactive - LPUART3 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart3_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart3_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart3_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart4_apb_qactive_MASK (0x800000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart4_apb_qactive_SHIFT (23U)
/*! lpuart4_apb_qactive - LPUART4 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart4_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart4_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart4_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart5_apb_qactive_MASK (0x1000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart5_apb_qactive_SHIFT (24U)
/*! lpuart5_apb_qactive - LPUART5 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart5_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart5_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart5_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart6_apb_qactive_MASK (0x2000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart6_apb_qactive_SHIFT (25U)
/*! lpuart6_apb_qactive - LPUART6 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart6_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart6_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart6_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart7_apb_qactive_MASK (0x4000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart7_apb_qactive_SHIFT (26U)
/*! lpuart7_apb_qactive - LPUART7 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart7_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart7_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart7_apb_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart8_apb_qactive_MASK (0x8000000U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart8_apb_qactive_SHIFT (27U)
/*! lpuart8_apb_qactive - LPUART8 APB qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart8_apb_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart8_apb_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_2_lpuart8_apb_qactive_MASK)
/*! @} */

/*! @name QREQ_CTL_3 - QREQ control register 3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai3_ips_qreq_n_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai3_ips_qreq_n_SHIFT (0U)
/*! sai3_ips_qreq_n - SAI3 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai3_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai3_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai3_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai4_ips_qreq_n_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai4_ips_qreq_n_SHIFT (1U)
/*! sai4_ips_qreq_n - SAI4 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai4_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai4_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai4_ips_qreq_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai5_ips_qreq_n_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai5_ips_qreq_n_SHIFT (2U)
/*! sai5_ips_qreq_n - SAI5 IPS qreq_n control */
#define BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai5_ips_qreq_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai5_ips_qreq_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QREQ_CTL_3_sai5_ips_qreq_n_MASK)
/*! @} */

/*! @name QACCEPT_STATUS_3 - QACCEPT status register 1 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai3_ips_qaccept_n_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai3_ips_qaccept_n_SHIFT (0U)
/*! sai3_ips_qaccept_n - SAI3 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai3_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai3_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai3_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai4_ips_qaccept_n_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai4_ips_qaccept_n_SHIFT (1U)
/*! sai4_ips_qaccept_n - SAI4 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai4_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai4_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai4_ips_qaccept_n_MASK)

#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai5_ips_qaccept_n_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai5_ips_qaccept_n_SHIFT (2U)
/*! sai5_ips_qaccept_n - SAI5 IPS qaccept_n status */
#define BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai5_ips_qaccept_n(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai5_ips_qaccept_n_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACCEPT_STATUS_3_sai5_ips_qaccept_n_MASK)
/*! @} */

/*! @name QDENY_STATUS_3 - QDENY status register 3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai3_ips_qdeny_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai3_ips_qdeny_SHIFT (0U)
/*! sai3_ips_qdeny - SAI3 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai3_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai3_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai3_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai4_ips_qdeny_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai4_ips_qdeny_SHIFT (1U)
/*! sai4_ips_qdeny - SAI4 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai4_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai4_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai4_ips_qdeny_MASK)

#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai5_ips_qdeny_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai5_ips_qdeny_SHIFT (2U)
/*! sai5_ips_qdeny - SAI5 IPS qdeny status */
#define BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai5_ips_qdeny(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai5_ips_qdeny_SHIFT)) & BLK_CTRL_WAKEUPMIX_QDENY_STATUS_3_sai5_ips_qdeny_MASK)
/*! @} */

/*! @name QACTIVE_STATUS_3 - QACTIVE status register 3 */
/*! @{ */

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai3_ips_qactive_MASK (0x1U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai3_ips_qactive_SHIFT (0U)
/*! sai3_ips_qactive - SAI3 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai3_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai3_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai3_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai4_ips_qactive_MASK (0x2U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai4_ips_qactive_SHIFT (1U)
/*! sai4_ips_qactive - SAI4 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai4_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai4_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai4_ips_qactive_MASK)

#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai5_ips_qactive_MASK (0x4U)
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai5_ips_qactive_SHIFT (2U)
/*! sai5_ips_qactive - SAI5 IPS qactive status */
#define BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai5_ips_qactive(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai5_ips_qactive_SHIFT)) & BLK_CTRL_WAKEUPMIX_QACTIVE_STATUS_3_sai5_ips_qactive_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_WAKEUPMIX_Register_Masks */


/*!
 * @}
 */ /* end of group BLK_CTRL_WAKEUPMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_BLK_CTRL_WAKEUPMIX_H_ */

