   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"system_XMC4500.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SystemCoreSetup,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.weak	SystemCoreSetup
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemCoreSetup:
  27              	.LFB125:
  28              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XM
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /**************************************************************************************************
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @file     system_XMC4500.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File for the Infineon XMC4500 De
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @version  V3.1.3
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @date     19. Jun 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @cond
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  **************************************************************************************************
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Copyright (c) 2014-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * All rights reserved.
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * following conditions are met:
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * disclaimer.
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * products derived from this software without specific prior written permission.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * Infineon Technologies AG dave@infineon.com).
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  ********************** Version History ***************************************
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.0, Dec 2014, Added options to configure clock settings
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.1, 01. Jun 2016, Fix masking of OSCHPCTRL value 
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.2, 09. Feb 2017, Fix activation of USBPLL when SDMMC clock is enabled
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * V3.1.3, 19. Jun 2017, Rely on cmsis_compiler.h instead of defining __WEAK
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *                       Added support for ARM Compiler 6 (armclang) 
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  ******************************************************************************
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * @endcond
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  */
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * HEADER FILES
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #include <string.h>
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #include <XMC4500.h>
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #include "system_XMC4500.h"
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * MACROS
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define CHIPID_LOC ((uint8_t *)0x20000000UL)
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PMU_FLASH_WS          (0x3U)
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FPLL_FREQUENCY        (120000000U)
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOSCREF               (2500000U)
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_50MHZ  (2500UL)
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_150US_50MHZ (7500UL)
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_60MHZ  (3000UL)
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_90MHZ  (4500UL)
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define DELAY_CNT_50US_120MHZ (6000UL)
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                                      SCU_PLL_PLLSTAT_PLLLV_Msk | \
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                                      SCU_PLL_PLLSTAT_PLLSP_Msk)
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** // <h> Clock configuration
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> External crystal frequency [Hz]
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <8000000=> 8MHz
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <12000000=> 12MHz
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <16000000=> 16MHz
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Defines external crystal frequency
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: 8MHz
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define OSCHP_FREQUENCY (12000000U)
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if OSCHP_FREQUENCY == 8000000U
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_PDIV (1U)
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_NDIV (95U)
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_DIV (3U)
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 12000000U
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_PDIV (1U)
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_NDIV (63U)
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_DIV (3U)
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 16000000U
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_PDIV (1U)
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_NDIV (47U)
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USB_DIV (3U)
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #error "External crystal frequency not supported"
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> System clock (fSYS) source selection
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> Backup clock (24MHz)
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> Maximum clock frequency using PLL (120MHz)
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: Maximum clock frequency using PLL (120MHz)
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SYS_CLOCK_SRC 1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SYS_CLOCK_SRC_OFI 0
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SYS_CLOCK_SRC_PLL 1
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> Backup clock calibration mode
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> Factory calibration
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> Automatic calibration
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: Automatic calibration
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE 1
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE_FACTORY 0
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE_AUTOMATIC 1
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> Standby clock (fSTDBY) source selection
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> Internal slow oscillator (32768Hz)
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> External crystal (32768Hz)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: Internal slow oscillator (32768Hz)
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define STDBY_CLOCK_SRC 0
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define STDBY_CLOCK_SRC_OSI 0
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define STDBY_CLOCK_SRC_OSCULP 1
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <o> PLL clock source selection
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <0=> External crystal
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <1=> External direct input
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //       <2=> Internal fast oscillator
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <i> Default: External crystal
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC 0
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC_EXT_XTAL 0
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC_EXT_DIRECT 1
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_CLOCK_SRC_OFI 2
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if OSCHP_FREQUENCY == 8000000U
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (89U)
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (2U)
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 12000000U
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (79U)
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (3U)
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 16000000U
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (59U)
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (3U)
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #error "External crystal frequency not supported"
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define VCO ((OSCHP_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_PDIV (1U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_NDIV (39U)
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV (3U)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define VCO ((OFI_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_OFI */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV_0 ((VCO / OFI_FREQUENCY) - 1UL)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV_1 ((VCO / 60000000U) - 1UL)
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PLL_K2DIV_2 ((VCO / 90000000U) - 1UL)
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_USBCLK SCU_CLK_CLKCLR_USBCDI_Msk
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_MMCCLK SCU_CLK_CLKCLR_MMCCDI_Msk
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_ETHCLK SCU_CLK_CLKCLR_ETH0CDI_Msk
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_EBUCLK SCU_CLK_CLKCLR_EBUCDI_Msk
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_CCUCLK SCU_CLK_CLKCLR_CCUCDI_Msk
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_WDTCLK SCU_CLK_CLKCLR_WDTCDI_Msk
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_USBCLKCR_USBSEL_USBPLL (0U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_USBCLKCR_USBSEL_PLL    (1U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_OFI      (0U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_STANDBY  (1U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_PLL      (2U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_SYS      (0U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_USBPLL   (2U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_PLL      (3U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLK_PIN_P0_8  (0)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLK_PIN_P1_15 (1)
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    <h> Clock tree
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <o1.0> CPU clock divider
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                   <0=> fCPU = fSYS
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                   <1=> fCPU = fSYS / 2
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <o2.0>  Peripheral clock divider
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <0=> fPB	= fCPU
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <1=> fPB	= fCPU / 2
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.4> Enable CCU clock
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o3.0>  CCU clock divider
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <0=> fCCU = fCPU
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                     <1=> fCCU = fCPU / 2
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.5> Enable WDT clock
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o4.0..7>  WDT clock divider <1-256><#-1>
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o4.16..17> WDT clock source <0=> fOFI
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                                          <1=> fSTDBY
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                                          <2=> fPLL
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.3> Enable EBU clock
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o5.0..5>  EBU clock divider  <1-64><#-1>
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.2> Enable ETH clock
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.1> Enable MMC clock
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e.0> Enable USB clock
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //             <o6.16> USB clock source <0=> USBPLL
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                                      <1=> PLL
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        <e7> External Clock configuration
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <o8.0..1> External Clock Source Selection
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <0=> System clock
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <2=> USB PLL clock
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <3=> PLL clock
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <o8.16..24> External Clock divider <1-512><#-1>
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <i> Only valid for USB PLL and PLL clocks
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //            <o9.0> External Clock Pin Selection
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <0=> P0.8
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //                  <1=> P1.15
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //        </e>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //    </h>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_SCUCLK (0U)
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define CPUCLKDIV (0U)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define PBCLKDIV (0U)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define CCUCLKDIV (0U)
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define WDTCLKDIV (0U | SCU_CLK_WDTCLKCR_WDTSEL_OFI)
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EBUCLKDIV (0U)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define USBCLKDIV (0U | SCU_CLK_USBCLKCR_USBSEL_USBPLL | USB_DIV)
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_EXTCLK (0U)
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLKDIV (0U | SCU_CLK_EXTCLKCR_ECKSEL_SYS)
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define EXTCLK_PIN (0U)
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_PLL \
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL) || \
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     ((ENABLE_SCUCLK & SCU_CLK_CLKSET_EBUCEN_Msk) != 0) || \
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     (((ENABLE_SCUCLK & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Ms
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     (((ENABLE_SCUCLK & SCU_CLK_CLKSET_WDTCEN_Msk) != 0) && ((WDTCLKDIV & SCU_CLK_WDTCLKCR_WDTSEL_Ms
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #define ENABLE_USBPLL \
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     ((((ENABLE_SCUCLK & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_M
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****      (((ENABLE_SCUCLK & SCU_CLK_CLKCLR_ENABLE_MMCCLK) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSE
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** // </h>
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** //-------- <<< end of configuration section >>> ------------------
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** */
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                                      
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * GLOBAL VARIABLES
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if defined ( __CC_ARM )
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((at(0x2000FFC0)));
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((at(0x2000FFC4)));
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((section(".ARM.__at_0x2000FFC0")));
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((section(".ARM.__at_0x2000FFC4")));
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined ( __ICCARM__ )
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __no_init uint32_t SystemCoreClock;
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __no_init uint8_t g_chipid[16];
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined ( __GNUC__ )
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((section(".no_init")));
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((section(".no_init")));
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #elif defined ( __TASKING__ )
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint32_t SystemCoreClock __at( 0x2000FFC0 );
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** uint8_t g_chipid[16] __at( 0x2000FFC4 );
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** extern uint32_t __Vectors;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * LOCAL FUNCTIONS
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** static void delay(uint32_t cycles)
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   volatile uint32_t i;
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   for(i = 0UL; i < cycles ;++i)
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     __NOP();
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** /*******************************************************************************
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  * API IMPLEMENTATION
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****  *******************************************************************************/
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemInit(void)
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreSetup();
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClockSetup(); 
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemCoreSetup(void)
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
  29              		.loc 1 331 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t temp;
  34              		.loc 1 332 3 view .LVU1
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* relocate vector table */
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   __disable_irq();
  35              		.loc 1 335 3 view .LVU2
  36              	.LBB18:
  37              	.LBI18:
  38              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.1
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * @date     02. February 2017
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /*
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  *
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   @{
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  39              		.loc 2 94 53 view .LVU3
  40              	.LBB19:
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 96 3 view .LVU4
  42              		.syntax unified
  43              	@ 96 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.LBE19:
  49              	.LBE18:
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
  50              		.loc 1 336 3 view .LVU5
  51              		.loc 1 336 13 is_stmt 0 view .LVU6
  52 0002 0C4B     		ldr	r3, .L3
  53              		.loc 1 336 15 view .LVU7
  54 0004 0C4A     		ldr	r2, .L3+4
  55              		.loc 1 336 13 view .LVU8
  56 0006 9A60     		str	r2, [r3, #8]
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   __DSB();
  57              		.loc 1 337 3 is_stmt 1 view .LVU9
  58              	.LBB20:
  59              	.LBI20:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   return(result);
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****    return(0U);
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   @{
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** */
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #else
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #endif
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //{
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** //}
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** 
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** /**
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****  */
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  60              		.loc 2 751 53 view .LVU10
  61              	.LBB21:
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  62              		.loc 2 753 3 view .LVU11
  63              		.syntax unified
  64              	@ 753 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h" 1
  65 0008 BFF34F8F 		dsb 0xF
  66              	@ 0 "" 2
  67              		.thumb
  68              		.syntax unified
  69              	.LBE21:
  70              	.LBE20:
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   __enable_irq();
  71              		.loc 1 338 3 view .LVU12
  72              	.LBB22:
  73              	.LBI22:
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** {
  74              		.loc 2 83 53 view .LVU13
  75              	.LBB23:
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h **** }
  76              		.loc 2 85 3 view .LVU14
  77              		.syntax unified
  78              	@ 85 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/cmsis_gcc.h" 1
  79 000c 62B6     		cpsie i
  80              	@ 0 "" 2
  81              		.thumb
  82              		.syntax unified
  83              	.LBE23:
  84              	.LBE22:
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
  85              		.loc 1 341 3 view .LVU15
  86              		.loc 1 341 14 is_stmt 0 view .LVU16
  87 000e D3F88820 		ldr	r2, [r3, #136]
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                  (3UL << 11*2)  );               /* set CP11 Full Access */
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = FLASH0->FCON;
  88              		.loc 1 348 8 view .LVU17
  89 0012 0A49     		ldr	r1, .L3+8
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                  (3UL << 11*2)  );               /* set CP11 Full Access */
  90              		.loc 1 341 14 view .LVU18
  91 0014 42F47002 		orr	r2, r2, #15728640
  92 0018 C3F88820 		str	r2, [r3, #136]
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  93              		.loc 1 346 3 is_stmt 1 view .LVU19
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
  94              		.loc 1 346 12 is_stmt 0 view .LVU20
  95 001c 5A69     		ldr	r2, [r3, #20]
  96 001e 22F00802 		bic	r2, r2, #8
  97 0022 5A61     		str	r2, [r3, #20]
  98              		.loc 1 348 3 is_stmt 1 view .LVU21
  99              		.loc 1 348 8 is_stmt 0 view .LVU22
 100 0024 4B69     		ldr	r3, [r1, #20]
 101              	.LVL0:
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 102              		.loc 1 349 3 is_stmt 1 view .LVU23
 103              		.loc 1 349 8 is_stmt 0 view .LVU24
 104 0026 23F00F03 		bic	r3, r3, #15
 105              	.LVL1:
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp |= PMU_FLASH_WS;
 106              		.loc 1 350 3 is_stmt 1 view .LVU25
 107              		.loc 1 350 8 is_stmt 0 view .LVU26
 108 002a 43F00303 		orr	r3, r3, #3
 109              	.LVL2:
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   FLASH0->FCON = temp;
 110              		.loc 1 351 3 is_stmt 1 view .LVU27
 111              		.loc 1 351 16 is_stmt 0 view .LVU28
 112 002e 4B61     		str	r3, [r1, #20]
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 113              		.loc 1 352 1 view .LVU29
 114 0030 7047     		bx	lr
 115              	.L4:
 116 0032 00BF     		.align	2
 117              	.L3:
 118 0034 00ED00E0 		.word	-536810240
 119 0038 00000000 		.word	__Vectors
 120 003c 00200058 		.word	1476403200
 121              		.cfi_endproc
 122              	.LFE125:
 124              		.section	.text.OSCHP_GetFrequency,"ax",%progbits
 125              		.align	1
 126              		.p2align 2,,3
 127              		.weak	OSCHP_GetFrequency
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	OSCHP_GetFrequency:
 133              	.LFB128:
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemCoreClockSetup(void)
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable factory calibration */
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FOTR_Msk;
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Automatic calibration uses the fSTDBY */
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable HIB domain */
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Power up HIB domain if and only if it is currently powered down */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* wait until HIB domain is enabled */
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Remove the reset only if HIB domain were in a state of reset */
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     delay(DELAY_CNT_150US_50MHZ);
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable OSC_ULP */
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0UL)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /*enable OSC_ULP*/
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* Check if the clock is OK using OSCULP Oscillator Watchdog*/
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait till clock is stable */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     do
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       {
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****         /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       }
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       SCU_HIBERNATE->HDCLR |= SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       delay(DELAY_CNT_50US_50MHZ);
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* now OSC_ULP is running and can be used*/
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Select OSC_ULP as the clock source for RTC and STDBY*/
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable automatic calibration of internal fast oscillator */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_50MHZ);
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_PLL
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* enable PLL */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* enable OSC_HP */
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* select OSC_HP clock as PLL input */
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* restart OSC Watchdog */
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* wait till OSC_HP output frequency is usable */
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else /* PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* select backup clock as PLL input */
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Go to bypass the Main PLL */
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* disconnect Oscillator from PLL */
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Setup divider settings for main PLL */
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Set OSCDISCDIS */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* connect Oscillator to PLL */
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* restart PLL Lock detection */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Disable bypass- put PLL clock back */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for normal mode */
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Switch system clock to PLL */
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Switch system clock to backup clock */
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Before scaling to final frequency we need to setup the clock dividers */
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->PBCLKCR = PBCLKDIV;
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CPUCLKCR = CPUCLKDIV;
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CCUCLKCR = CCUCLKDIV;
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->WDTCLKCR = WDTCLKDIV;
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->EBUCLKCR = EBUCLKDIV;
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->USBCLKCR = USBCLKDIV;
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_PLL
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* PLL frequency stepping...*/
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Reset OSCDISCDIS */
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_60MHZ);
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_90MHZ);
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   delay(DELAY_CNT_50US_120MHZ);
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_USBPLL
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* enable USB PLL first */
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* USB PLL uses as clock input the OSC_HP */
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* check and if not already running enable OSC_HP */
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* check if Main PLL is switched on for OSC WDG*/
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* enable PLL first */
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* restart OSC Watchdog */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* wait till OSC_HP output frequency is usable */
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Setup USB PLL */
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Go to bypass the USB PLL */
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* disconnect Oscillator from USB PLL */
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Setup Divider settings for USB PLL */
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                         (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Set OSCDISCDIS */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* connect Oscillator to USB PLL */
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* restart PLL Lock detection */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* wait for PLL Lock */
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Enable selected clocks */
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CLKSET = ENABLE_SCUCLK;
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if ENABLE_EXTCLK == 1
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* Configure external clock */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->EXTCLKCR = EXTCLKDIV;
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if EXTCLK_PIN == EXTCLK_PIN_P1_15
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* P1.15 */
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT1->PDR1 &= ~PORT1_PDR1_PD15_Msk;
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT1->IOCR12 = (PORT1->IOCR12 & ~PORT0_IOCR12_PC15_Msk) | (0x11U << PORT0_IOCR12_PC15_Pos);
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   /* P0.8 */
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT0->HWSEL &= ~PORT0_HWSEL_HW8_Msk;
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif  /* ENABLE_EXTCLK == 1  */
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClockUpdate();
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK void SystemCoreClockUpdate(void)
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t pdiv;
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t ndiv;
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t kdiv;
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t temp;
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* fPLL is clock source for fSYS */
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL input clock is the backup clock (fOFI) */
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = OFI_FREQUENCY;
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     else
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL input clock is the high performance osicllator (fOSCHP) */
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = OSCHP_GetFrequency();
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* check if PLL is locked */
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL normal mode */
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* read back divider settings */
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = (temp / (pdiv * kdiv)) * ndiv;
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     else
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* PLL prescalar mode */
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       /* read back divider settings */
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       temp = (temp / kdiv);
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   else
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     /* fOFI is clock source for fSYS */    
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     temp = OFI_FREQUENCY;
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClock = temp;
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 134              		.loc 1 679 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              		@ link register save eliminated.
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   return OSCHP_FREQUENCY;
 139              		.loc 1 680 3 view .LVU31
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 140              		.loc 1 681 1 is_stmt 0 view .LVU32
 141 0000 0048     		ldr	r0, .L6
 142 0002 7047     		bx	lr
 143              	.L7:
 144              		.align	2
 145              	.L6:
 146 0004 001BB700 		.word	12000000
 147              		.cfi_endproc
 148              	.LFE128:
 150              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 151              		.align	1
 152              		.p2align 2,,3
 153              		.weak	SystemCoreClockUpdate
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	SystemCoreClockUpdate:
 159              	.LFB127:
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t pdiv;
 160              		.loc 1 626 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t ndiv;
 164              		.loc 1 627 3 view .LVU34
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t kdiv;
 165              		.loc 1 628 3 view .LVU35
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t temp;
 166              		.loc 1 629 3 view .LVU36
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 167              		.loc 1 630 3 view .LVU37
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 168              		.loc 1 632 3 view .LVU38
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 169              		.loc 1 632 14 is_stmt 0 view .LVU39
 170 0000 1C4B     		ldr	r3, .L16
 171 0002 DB68     		ldr	r3, [r3, #12]
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 172              		.loc 1 632 6 view .LVU40
 173 0004 D903     		lsls	r1, r3, #15
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   uint32_t pdiv;
 174              		.loc 1 626 1 view .LVU41
 175 0006 10B5     		push	{r4, lr}
 176              	.LCFI0:
 177              		.cfi_def_cfa_offset 8
 178              		.cfi_offset 4, -8
 179              		.cfi_offset 14, -4
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 180              		.loc 1 632 6 view .LVU42
 181 0008 19D5     		bpl	.L12
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 182              		.loc 1 635 5 is_stmt 1 view .LVU43
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 183              		.loc 1 635 15 is_stmt 0 view .LVU44
 184 000a 1B4B     		ldr	r3, .L16+4
 185 000c DB69     		ldr	r3, [r3, #28]
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 186              		.loc 1 635 7 view .LVU45
 187 000e DA07     		lsls	r2, r3, #31
 188 0010 2CD5     		bpl	.L15
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 189              		.loc 1 638 12 view .LVU46
 190 0012 1A48     		ldr	r0, .L16+8
 191              	.L10:
 192              	.LVL3:
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 193              		.loc 1 647 5 is_stmt 1 view .LVU47
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 194              		.loc 1 647 16 is_stmt 0 view .LVU48
 195 0014 1849     		ldr	r1, .L16+4
 196 0016 0B69     		ldr	r3, [r1, #16]
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 197              		.loc 1 647 8 view .LVU49
 198 0018 5B07     		lsls	r3, r3, #29
 199 001a 20D5     		bpl	.L11
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 200              		.loc 1 651 7 is_stmt 1 view .LVU50
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 201              		.loc 1 651 23 is_stmt 0 view .LVU51
 202 001c 8C69     		ldr	r4, [r1, #24]
 203              	.LVL4:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 204              		.loc 1 652 7 is_stmt 1 view .LVU52
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 205              		.loc 1 652 23 is_stmt 0 view .LVU53
 206 001e 8B69     		ldr	r3, [r1, #24]
 207              	.LVL5:
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 208              		.loc 1 653 7 is_stmt 1 view .LVU54
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 209              		.loc 1 653 23 is_stmt 0 view .LVU55
 210 0020 8A69     		ldr	r2, [r1, #24]
 211              	.LVL6:
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 212              		.loc 1 655 7 is_stmt 1 view .LVU56
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 213              		.loc 1 653 62 is_stmt 0 view .LVU57
 214 0022 C2F30642 		ubfx	r2, r2, #16, #7
 215              	.LVL7:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 216              		.loc 1 652 61 view .LVU58
 217 0026 C3F30621 		ubfx	r1, r3, #8, #7
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 218              		.loc 1 651 61 view .LVU59
 219 002a C4F3036C 		ubfx	ip, r4, #24, #4
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 220              		.loc 1 653 12 view .LVU60
 221 002e 0132     		adds	r2, r2, #1
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 222              		.loc 1 655 28 view .LVU61
 223 0030 0CFB0223 		mla	r3, ip, r2, r2
 224              	.LVL8:
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 225              		.loc 1 655 20 view .LVU62
 226 0034 B0FBF3F3 		udiv	r3, r0, r3
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 227              		.loc 1 655 12 view .LVU63
 228 0038 01FB0333 		mla	r3, r1, r3, r3
 229              	.LVL9:
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 230              		.loc 1 655 12 view .LVU64
 231 003c 00E0     		b	.L9
 232              	.LVL10:
 233              	.L12:
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 234              		.loc 1 669 10 view .LVU65
 235 003e 0F4B     		ldr	r3, .L16+8
 236              	.L9:
 237              	.LVL11:
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 238              		.loc 1 672 3 is_stmt 1 view .LVU66
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 239              		.loc 1 672 26 is_stmt 0 view .LVU67
 240 0040 0C4A     		ldr	r2, .L16
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 241              		.loc 1 675 19 view .LVU68
 242 0042 0F49     		ldr	r1, .L16+12
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 243              		.loc 1 672 26 view .LVU69
 244 0044 D068     		ldr	r0, [r2, #12]
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 245              		.loc 1 673 26 view .LVU70
 246 0046 1269     		ldr	r2, [r2, #16]
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 247              		.loc 1 672 37 view .LVU71
 248 0048 C0B2     		uxtb	r0, r0
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 249              		.loc 1 673 37 view .LVU72
 250 004a 02F00102 		and	r2, r2, #1
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 251              		.loc 1 672 68 view .LVU73
 252 004e 0130     		adds	r0, r0, #1
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 253              		.loc 1 673 68 view .LVU74
 254 0050 0132     		adds	r2, r2, #1
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 255              		.loc 1 672 8 view .LVU75
 256 0052 B3FBF0F3 		udiv	r3, r3, r0
 257              	.LVL12:
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 258              		.loc 1 673 3 is_stmt 1 view .LVU76
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 259              		.loc 1 675 3 view .LVU77
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 260              		.loc 1 673 8 is_stmt 0 view .LVU78
 261 0056 B3FBF2F3 		udiv	r3, r3, r2
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 262              		.loc 1 675 19 view .LVU79
 263 005a 0B60     		str	r3, [r1]
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 264              		.loc 1 676 1 view .LVU80
 265 005c 10BD     		pop	{r4, pc}
 266              	.LVL13:
 267              	.L11:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       
 268              		.loc 1 661 7 is_stmt 1 view .LVU81
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       
 269              		.loc 1 661 24 is_stmt 0 view .LVU82
 270 005e 8B69     		ldr	r3, [r1, #24]
 271              	.LVL14:
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 272              		.loc 1 663 7 is_stmt 1 view .LVU83
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       
 273              		.loc 1 661 63 is_stmt 0 view .LVU84
 274 0060 03F07F03 		and	r3, r3, #127
 275              	.LVL15:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****       
 276              		.loc 1 661 13 view .LVU85
 277 0064 0133     		adds	r3, r3, #1
 278              	.LVL16:
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 279              		.loc 1 663 12 view .LVU86
 280 0066 B0FBF3F3 		udiv	r3, r0, r3
 281              	.LVL17:
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 282              		.loc 1 663 12 view .LVU87
 283 006a E9E7     		b	.L9
 284              	.LVL18:
 285              	.L15:
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 286              		.loc 1 643 7 is_stmt 1 view .LVU88
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 287              		.loc 1 643 14 is_stmt 0 view .LVU89
 288 006c FFF7FEFF 		bl	OSCHP_GetFrequency
 289              	.LVL19:
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     }
 290              		.loc 1 643 14 view .LVU90
 291 0070 D0E7     		b	.L10
 292              	.L17:
 293 0072 00BF     		.align	2
 294              	.L16:
 295 0074 00460050 		.word	1342195200
 296 0078 00470050 		.word	1342195456
 297 007c 00366E01 		.word	24000000
 298 0080 00000000 		.word	.LANCHOR0
 299              		.cfi_endproc
 300              	.LFE127:
 302              		.section	.text.SystemCoreClockSetup,"ax",%progbits
 303              		.align	1
 304              		.p2align 2,,3
 305              		.weak	SystemCoreClockSetup
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	SystemCoreClockSetup:
 311              	.LFB126:
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 312              		.loc 1 355 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 24
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 316              		.loc 1 364 3 view .LVU92
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 317              		.loc 1 355 1 is_stmt 0 view .LVU93
 318 0000 10B5     		push	{r4, lr}
 319              	.LCFI1:
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 4, -8
 322              		.cfi_offset 14, -4
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 323              		.loc 1 364 16 view .LVU94
 324 0002 6C4A     		ldr	r2, .L63
 325 0004 1368     		ldr	r3, [r2]
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 326              		.loc 1 364 5 view .LVU95
 327 0006 D807     		lsls	r0, r3, #31
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 328              		.loc 1 355 1 view .LVU96
 329 0008 86B0     		sub	sp, sp, #24
 330              	.LCFI2:
 331              		.cfi_def_cfa_offset 32
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 332              		.loc 1 364 5 view .LVU97
 333 000a 06D4     		bmi	.L19
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 334              		.loc 1 366 5 is_stmt 1 view .LVU98
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 335              		.loc 1 366 23 is_stmt 0 view .LVU99
 336 000c 5368     		ldr	r3, [r2, #4]
 337 000e 43F00103 		orr	r3, r3, #1
 338 0012 5360     		str	r3, [r2, #4]
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 339              		.loc 1 368 5 is_stmt 1 view .LVU100
 340              	.L20:
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 341              		.loc 1 371 5 discriminator 1 view .LVU101
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 342              		.loc 1 368 10 discriminator 1 view .LVU102
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 343              		.loc 1 368 21 is_stmt 0 discriminator 1 view .LVU103
 344 0014 1368     		ldr	r3, [r2]
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 345              		.loc 1 368 10 discriminator 1 view .LVU104
 346 0016 D907     		lsls	r1, r3, #31
 347 0018 FCD5     		bpl	.L20
 348              	.L19:
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 349              		.loc 1 375 3 is_stmt 1 view .LVU105
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 350              		.loc 1 375 16 is_stmt 0 view .LVU106
 351 001a 674B     		ldr	r3, .L63+4
 352 001c 1A68     		ldr	r2, [r3]
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 353              		.loc 1 375 5 view .LVU107
 354 001e 9205     		lsls	r2, r2, #22
 355 0020 11D5     		bpl	.L21
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     delay(DELAY_CNT_150US_50MHZ);
 356              		.loc 1 377 5 is_stmt 1 view .LVU108
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     delay(DELAY_CNT_150US_50MHZ);
 357              		.loc 1 377 23 is_stmt 0 view .LVU109
 358 0022 9A68     		ldr	r2, [r3, #8]
 359              	.LBB24:
 360              	.LBB25:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 361              		.loc 1 312 9 view .LVU110
 362 0024 0021     		movs	r1, #0
 363              	.LBE25:
 364              	.LBE24:
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     delay(DELAY_CNT_150US_50MHZ);
 365              		.loc 1 377 23 view .LVU111
 366 0026 42F40072 		orr	r2, r2, #512
 367 002a 9A60     		str	r2, [r3, #8]
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 368              		.loc 1 378 5 is_stmt 1 view .LVU112
 369              	.LVL20:
 370              	.LBB27:
 371              	.LBI24:
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 372              		.loc 1 308 13 view .LVU113
 373              	.LBB26:
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 374              		.loc 1 310 3 view .LVU114
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 375              		.loc 1 312 3 view .LVU115
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 376              		.loc 1 312 9 is_stmt 0 view .LVU116
 377 002c 0191     		str	r1, [sp, #4]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 378              		.loc 1 312 16 is_stmt 1 view .LVU117
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 379              		.loc 1 312 18 is_stmt 0 view .LVU118
 380 002e 019B     		ldr	r3, [sp, #4]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 381              		.loc 1 312 3 view .LVU119
 382 0030 41F64B52 		movw	r2, #7499
 383 0034 9342     		cmp	r3, r2
 384 0036 06D8     		bhi	.L21
 385              	.L22:
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 386              		.loc 1 314 5 is_stmt 1 view .LVU120
 387              		.syntax unified
 388              	@ 314 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC45
 389 0038 00BF     		nop
 390              	@ 0 "" 2
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 391              		.loc 1 312 28 view .LVU121
 392              		.thumb
 393              		.syntax unified
 394 003a 019B     		ldr	r3, [sp, #4]
 395 003c 0133     		adds	r3, r3, #1
 396 003e 0193     		str	r3, [sp, #4]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 397              		.loc 1 312 16 view .LVU122
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 398              		.loc 1 312 18 is_stmt 0 view .LVU123
 399 0040 019B     		ldr	r3, [sp, #4]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 400              		.loc 1 312 3 view .LVU124
 401 0042 9342     		cmp	r3, r2
 402 0044 F8D9     		bls	.L22
 403              	.LVL21:
 404              	.L21:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 405              		.loc 1 312 3 view .LVU125
 406              	.LBE26:
 407              	.LBE27:
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 408              		.loc 1 425 3 is_stmt 1 view .LVU126
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 409              		.loc 1 425 20 is_stmt 0 view .LVU127
 410 0046 5D49     		ldr	r1, .L63+8
 411 0048 4B69     		ldr	r3, [r1, #20]
 412              	.LBB28:
 413              	.LBB29:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 414              		.loc 1 312 9 view .LVU128
 415 004a 0020     		movs	r0, #0
 416              	.LBE29:
 417              	.LBE28:
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 418              		.loc 1 425 20 view .LVU129
 419 004c 43F40023 		orr	r3, r3, #524288
 420 0050 4B61     		str	r3, [r1, #20]
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 421              		.loc 1 428 3 is_stmt 1 view .LVU130
 422              	.LVL22:
 423              	.LBB31:
 424              	.LBI28:
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 425              		.loc 1 308 13 view .LVU131
 426              	.LBB30:
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 427              		.loc 1 310 3 view .LVU132
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 428              		.loc 1 312 3 view .LVU133
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 429              		.loc 1 312 9 is_stmt 0 view .LVU134
 430 0052 0290     		str	r0, [sp, #8]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 431              		.loc 1 312 16 is_stmt 1 view .LVU135
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 432              		.loc 1 312 18 is_stmt 0 view .LVU136
 433 0054 029B     		ldr	r3, [sp, #8]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 434              		.loc 1 312 3 view .LVU137
 435 0056 40F6C312 		movw	r2, #2499
 436 005a 9342     		cmp	r3, r2
 437 005c 06D8     		bhi	.L23
 438              	.L24:
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 439              		.loc 1 314 5 is_stmt 1 view .LVU138
 440              		.syntax unified
 441              	@ 314 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC45
 442 005e 00BF     		nop
 443              	@ 0 "" 2
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 444              		.loc 1 312 28 view .LVU139
 445              		.thumb
 446              		.syntax unified
 447 0060 029B     		ldr	r3, [sp, #8]
 448 0062 0133     		adds	r3, r3, #1
 449 0064 0293     		str	r3, [sp, #8]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 450              		.loc 1 312 16 view .LVU140
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 451              		.loc 1 312 18 is_stmt 0 view .LVU141
 452 0066 029B     		ldr	r3, [sp, #8]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 453              		.loc 1 312 3 view .LVU142
 454 0068 9342     		cmp	r3, r2
 455 006a F8D9     		bls	.L24
 456              	.L23:
 457              	.LVL23:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 458              		.loc 1 312 3 view .LVU143
 459              	.LBE30:
 460              	.LBE31:
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 461              		.loc 1 433 3 is_stmt 1 view .LVU144
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 462              		.loc 1 433 20 is_stmt 0 view .LVU145
 463 006c 534C     		ldr	r4, .L63+8
 464 006e 6369     		ldr	r3, [r4, #20]
 465 0070 23F48033 		bic	r3, r3, #65536
 466 0074 23F00203 		bic	r3, r3, #2
 467 0078 6361     		str	r3, [r4, #20]
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 468              		.loc 1 437 3 is_stmt 1 view .LVU146
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 469              		.loc 1 437 15 is_stmt 0 view .LVU147
 470 007a 6368     		ldr	r3, [r4, #4]
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 471              		.loc 1 437 6 view .LVU148
 472 007c 13F0300F 		tst	r3, #48
 473 0080 77D1     		bne	.L62
 474              	.L25:
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 475              		.loc 1 460 3 is_stmt 1 view .LVU149
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 476              		.loc 1 460 20 is_stmt 0 view .LVU150
 477 0082 4E4B     		ldr	r3, .L63+8
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 478              		.loc 1 466 20 view .LVU151
 479 0084 4E49     		ldr	r1, .L63+12
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 480              		.loc 1 460 20 view .LVU152
 481 0086 5A69     		ldr	r2, [r3, #20]
 482 0088 42F00102 		orr	r2, r2, #1
 483 008c 5A61     		str	r2, [r3, #20]
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 484              		.loc 1 463 3 is_stmt 1 view .LVU153
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 485              		.loc 1 463 20 is_stmt 0 view .LVU154
 486 008e 5A69     		ldr	r2, [r3, #20]
 487 0090 42F01002 		orr	r2, r2, #16
 488 0094 5A61     		str	r2, [r3, #20]
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 489              		.loc 1 466 3 is_stmt 1 view .LVU155
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****                       (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 490              		.loc 1 466 20 is_stmt 0 view .LVU156
 491 0096 9961     		str	r1, [r3, #24]
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 492              		.loc 1 471 3 is_stmt 1 view .LVU157
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 493              		.loc 1 471 20 is_stmt 0 view .LVU158
 494 0098 5A69     		ldr	r2, [r3, #20]
 495 009a 42F04002 		orr	r2, r2, #64
 496 009e 5A61     		str	r2, [r3, #20]
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 497              		.loc 1 474 3 is_stmt 1 view .LVU159
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 498              		.loc 1 474 20 is_stmt 0 view .LVU160
 499 00a0 5A69     		ldr	r2, [r3, #20]
 500 00a2 22F01002 		bic	r2, r2, #16
 501 00a6 5A61     		str	r2, [r3, #20]
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 502              		.loc 1 477 3 is_stmt 1 view .LVU161
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 503              		.loc 1 477 20 is_stmt 0 view .LVU162
 504 00a8 5A69     		ldr	r2, [r3, #20]
 505 00aa 42F48022 		orr	r2, r2, #262144
 506 00ae 5A61     		str	r2, [r3, #20]
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 507              		.loc 1 479 3 is_stmt 1 view .LVU163
 508              	.L27:
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 509              		.loc 1 482 3 discriminator 1 view .LVU164
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 510              		.loc 1 479 9 discriminator 1 view .LVU165
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 511              		.loc 1 479 18 is_stmt 0 discriminator 1 view .LVU166
 512 00b0 1A69     		ldr	r2, [r3, #16]
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 513              		.loc 1 479 9 discriminator 1 view .LVU167
 514 00b2 5407     		lsls	r4, r2, #29
 515 00b4 FCD5     		bpl	.L27
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 516              		.loc 1 485 3 is_stmt 1 view .LVU168
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 517              		.loc 1 485 20 is_stmt 0 view .LVU169
 518 00b6 5969     		ldr	r1, [r3, #20]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 519              		.loc 1 486 18 view .LVU170
 520 00b8 404A     		ldr	r2, .L63+8
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 521              		.loc 1 485 20 view .LVU171
 522 00ba 21F00101 		bic	r1, r1, #1
 523 00be 5961     		str	r1, [r3, #20]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 524              		.loc 1 486 3 is_stmt 1 view .LVU172
 525              	.L28:
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 526              		.loc 1 489 3 discriminator 1 view .LVU173
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 527              		.loc 1 486 9 discriminator 1 view .LVU174
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 528              		.loc 1 486 18 is_stmt 0 discriminator 1 view .LVU175
 529 00c0 1369     		ldr	r3, [r2, #16]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 530              		.loc 1 486 9 discriminator 1 view .LVU176
 531 00c2 13F00103 		ands	r3, r3, #1
 532 00c6 FBD1     		bne	.L28
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 533              		.loc 1 494 3 is_stmt 1 view .LVU177
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 534              		.loc 1 494 21 is_stmt 0 view .LVU178
 535 00c8 3E49     		ldr	r1, .L63+16
 536 00ca C868     		ldr	r0, [r1, #12]
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 537              		.loc 1 506 21 view .LVU179
 538 00cc 0324     		movs	r4, #3
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #else
 539              		.loc 1 494 21 view .LVU180
 540 00ce 40F48030 		orr	r0, r0, #65536
 541 00d2 C860     		str	r0, [r1, #12]
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CPUCLKCR = CPUCLKDIV;
 542              		.loc 1 501 3 is_stmt 1 view .LVU181
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CPUCLKCR = CPUCLKDIV;
 543              		.loc 1 501 20 is_stmt 0 view .LVU182
 544 00d4 4B61     		str	r3, [r1, #20]
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CCUCLKCR = CCUCLKDIV;
 545              		.loc 1 502 3 is_stmt 1 view .LVU183
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->CCUCLKCR = CCUCLKDIV;
 546              		.loc 1 502 21 is_stmt 0 view .LVU184
 547 00d6 0B61     		str	r3, [r1, #16]
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->WDTCLKCR = WDTCLKDIV;
 548              		.loc 1 503 3 is_stmt 1 view .LVU185
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->WDTCLKCR = WDTCLKDIV;
 549              		.loc 1 503 21 is_stmt 0 view .LVU186
 550 00d8 0B62     		str	r3, [r1, #32]
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->EBUCLKCR = EBUCLKDIV;
 551              		.loc 1 504 3 is_stmt 1 view .LVU187
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->EBUCLKCR = EBUCLKDIV;
 552              		.loc 1 504 21 is_stmt 0 view .LVU188
 553 00da 4B62     		str	r3, [r1, #36]
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->USBCLKCR = USBCLKDIV;
 554              		.loc 1 505 3 is_stmt 1 view .LVU189
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SCU_CLK->USBCLKCR = USBCLKDIV;
 555              		.loc 1 505 21 is_stmt 0 view .LVU190
 556 00dc CB61     		str	r3, [r1, #28]
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 557              		.loc 1 506 3 is_stmt 1 view .LVU191
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 558              		.loc 1 506 21 is_stmt 0 view .LVU192
 559 00de 8C61     		str	r4, [r1, #24]
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 560              		.loc 1 511 3 is_stmt 1 view .LVU193
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 561              		.loc 1 511 20 is_stmt 0 view .LVU194
 562 00e0 5169     		ldr	r1, [r2, #20]
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 563              		.loc 1 513 20 view .LVU195
 564 00e2 3948     		ldr	r0, .L63+20
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 565              		.loc 1 511 20 view .LVU196
 566 00e4 21F04001 		bic	r1, r1, #64
 567 00e8 5161     		str	r1, [r2, #20]
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 568              		.loc 1 513 3 is_stmt 1 view .LVU197
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 569              		.loc 1 513 20 is_stmt 0 view .LVU198
 570 00ea 9061     		str	r0, [r2, #24]
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 571              		.loc 1 518 3 is_stmt 1 view .LVU199
 572              	.LVL24:
 573              	.LBB32:
 574              	.LBI32:
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 575              		.loc 1 308 13 view .LVU200
 576              	.LBB33:
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 577              		.loc 1 310 3 view .LVU201
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 578              		.loc 1 312 3 view .LVU202
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 579              		.loc 1 312 9 is_stmt 0 view .LVU203
 580 00ec 0393     		str	r3, [sp, #12]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 581              		.loc 1 312 16 is_stmt 1 view .LVU204
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 582              		.loc 1 312 18 is_stmt 0 view .LVU205
 583 00ee 039B     		ldr	r3, [sp, #12]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 584              		.loc 1 312 3 view .LVU206
 585 00f0 40F6B732 		movw	r2, #2999
 586 00f4 9342     		cmp	r3, r2
 587 00f6 06D8     		bhi	.L29
 588              	.L30:
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 589              		.loc 1 314 5 is_stmt 1 view .LVU207
 590              		.syntax unified
 591              	@ 314 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC45
 592 00f8 00BF     		nop
 593              	@ 0 "" 2
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 594              		.loc 1 312 28 view .LVU208
 595              		.thumb
 596              		.syntax unified
 597 00fa 039B     		ldr	r3, [sp, #12]
 598 00fc 0133     		adds	r3, r3, #1
 599 00fe 0393     		str	r3, [sp, #12]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 600              		.loc 1 312 16 view .LVU209
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 601              		.loc 1 312 18 is_stmt 0 view .LVU210
 602 0100 039B     		ldr	r3, [sp, #12]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 603              		.loc 1 312 3 view .LVU211
 604 0102 9342     		cmp	r3, r2
 605 0104 F8D9     		bls	.L30
 606              	.L29:
 607              	.LBE33:
 608              	.LBE32:
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 609              		.loc 1 519 18 view .LVU212
 610 0106 2D4A     		ldr	r2, .L63+8
 611              	.LVL25:
 612              	.L31:
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 613              		.loc 1 522 3 is_stmt 1 discriminator 1 view .LVU213
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 614              		.loc 1 519 9 discriminator 1 view .LVU214
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 615              		.loc 1 519 18 is_stmt 0 discriminator 1 view .LVU215
 616 0108 1369     		ldr	r3, [r2, #16]
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 617              		.loc 1 519 9 discriminator 1 view .LVU216
 618 010a 5807     		lsls	r0, r3, #29
 619 010c FCD5     		bpl	.L31
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 620              		.loc 1 524 3 is_stmt 1 view .LVU217
 621              	.LBB34:
 622              	.LBB35:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 623              		.loc 1 312 9 is_stmt 0 view .LVU218
 624 010e 0023     		movs	r3, #0
 625              	.LBE35:
 626              	.LBE34:
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 627              		.loc 1 524 20 view .LVU219
 628 0110 2E49     		ldr	r1, .L63+24
 629 0112 9161     		str	r1, [r2, #24]
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 630              		.loc 1 529 3 is_stmt 1 view .LVU220
 631              	.LVL26:
 632              	.LBB37:
 633              	.LBI34:
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 634              		.loc 1 308 13 view .LVU221
 635              	.LBB36:
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 636              		.loc 1 310 3 view .LVU222
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 637              		.loc 1 312 3 view .LVU223
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 638              		.loc 1 312 9 is_stmt 0 view .LVU224
 639 0114 0493     		str	r3, [sp, #16]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 640              		.loc 1 312 16 is_stmt 1 view .LVU225
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 641              		.loc 1 312 18 is_stmt 0 view .LVU226
 642 0116 049B     		ldr	r3, [sp, #16]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 643              		.loc 1 312 3 view .LVU227
 644 0118 41F29312 		movw	r2, #4499
 645 011c 9342     		cmp	r3, r2
 646 011e 06D8     		bhi	.L32
 647              	.L33:
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 648              		.loc 1 314 5 is_stmt 1 view .LVU228
 649              		.syntax unified
 650              	@ 314 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC45
 651 0120 00BF     		nop
 652              	@ 0 "" 2
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 653              		.loc 1 312 28 view .LVU229
 654              		.thumb
 655              		.syntax unified
 656 0122 049B     		ldr	r3, [sp, #16]
 657 0124 0133     		adds	r3, r3, #1
 658 0126 0493     		str	r3, [sp, #16]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 659              		.loc 1 312 16 view .LVU230
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 660              		.loc 1 312 18 is_stmt 0 view .LVU231
 661 0128 049B     		ldr	r3, [sp, #16]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 662              		.loc 1 312 3 view .LVU232
 663 012a 9342     		cmp	r3, r2
 664 012c F8D9     		bls	.L33
 665              	.L32:
 666              	.LBE36:
 667              	.LBE37:
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 668              		.loc 1 530 18 view .LVU233
 669 012e 234A     		ldr	r2, .L63+8
 670              	.LVL27:
 671              	.L34:
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 672              		.loc 1 533 3 is_stmt 1 discriminator 1 view .LVU234
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 673              		.loc 1 530 9 discriminator 1 view .LVU235
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 674              		.loc 1 530 18 is_stmt 0 discriminator 1 view .LVU236
 675 0130 1369     		ldr	r3, [r2, #16]
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 676              		.loc 1 530 9 discriminator 1 view .LVU237
 677 0132 5907     		lsls	r1, r3, #29
 678 0134 FCD5     		bpl	.L34
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 679              		.loc 1 535 3 is_stmt 1 view .LVU238
 680              	.LBB38:
 681              	.LBB39:
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 682              		.loc 1 312 9 is_stmt 0 view .LVU239
 683 0136 0023     		movs	r3, #0
 684              	.LBE39:
 685              	.LBE38:
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 686              		.loc 1 535 20 view .LVU240
 687 0138 2549     		ldr	r1, .L63+28
 688 013a 9161     		str	r1, [r2, #24]
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 689              		.loc 1 540 3 is_stmt 1 view .LVU241
 690              	.LVL28:
 691              	.LBB41:
 692              	.LBI38:
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** {
 693              		.loc 1 308 13 view .LVU242
 694              	.LBB40:
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 695              		.loc 1 310 3 view .LVU243
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 696              		.loc 1 312 3 view .LVU244
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 697              		.loc 1 312 9 is_stmt 0 view .LVU245
 698 013c 0593     		str	r3, [sp, #20]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 699              		.loc 1 312 16 is_stmt 1 view .LVU246
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 700              		.loc 1 312 18 is_stmt 0 view .LVU247
 701 013e 059B     		ldr	r3, [sp, #20]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 702              		.loc 1 312 3 view .LVU248
 703 0140 41F26F72 		movw	r2, #5999
 704 0144 9342     		cmp	r3, r2
 705 0146 06D8     		bhi	.L35
 706              	.L36:
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 707              		.loc 1 314 5 is_stmt 1 view .LVU249
 708              		.syntax unified
 709              	@ 314 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC45
 710 0148 00BF     		nop
 711              	@ 0 "" 2
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 712              		.loc 1 312 28 view .LVU250
 713              		.thumb
 714              		.syntax unified
 715 014a 059B     		ldr	r3, [sp, #20]
 716 014c 0133     		adds	r3, r3, #1
 717 014e 0593     		str	r3, [sp, #20]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 718              		.loc 1 312 16 view .LVU251
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 719              		.loc 1 312 18 is_stmt 0 view .LVU252
 720 0150 059B     		ldr	r3, [sp, #20]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 721              		.loc 1 312 3 view .LVU253
 722 0152 9342     		cmp	r3, r2
 723 0154 F8D9     		bls	.L36
 724              	.L35:
 725              	.LBE40:
 726              	.LBE41:
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 727              		.loc 1 541 18 view .LVU254
 728 0156 194A     		ldr	r2, .L63+8
 729              	.LVL29:
 730              	.L37:
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 731              		.loc 1 544 3 is_stmt 1 discriminator 1 view .LVU255
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 732              		.loc 1 541 9 discriminator 1 view .LVU256
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 733              		.loc 1 541 18 is_stmt 0 discriminator 1 view .LVU257
 734 0158 1369     		ldr	r3, [r2, #16]
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   {
 735              		.loc 1 541 9 discriminator 1 view .LVU258
 736 015a 5B07     		lsls	r3, r3, #29
 737 015c FCD5     		bpl	.L37
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 738              		.loc 1 546 3 is_stmt 1 view .LVU259
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 739              		.loc 1 546 21 is_stmt 0 view .LVU260
 740 015e 1D49     		ldr	r1, .L63+32
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 741              		.loc 1 603 19 view .LVU261
 742 0160 184B     		ldr	r3, .L63+16
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 743              		.loc 1 546 21 view .LVU262
 744 0162 0520     		movs	r0, #5
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 745              		.loc 1 603 19 view .LVU263
 746 0164 0022     		movs	r2, #0
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** #endif /* ENABLE_PLL */
 747              		.loc 1 546 21 view .LVU264
 748 0166 C866     		str	r0, [r1, #108]
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 749              		.loc 1 603 3 is_stmt 1 view .LVU265
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 750              		.loc 1 603 19 is_stmt 0 view .LVU266
 751 0168 5A60     		str	r2, [r3, #4]
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 752              		.loc 1 622 3 is_stmt 1 view .LVU267
 753 016a FFF7FEFF 		bl	SystemCoreClockUpdate
 754              	.LVL30:
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 755              		.loc 1 623 1 is_stmt 0 view .LVU268
 756 016e 06B0     		add	sp, sp, #24
 757              	.LCFI3:
 758              		.cfi_remember_state
 759              		.cfi_def_cfa_offset 8
 760              		@ sp needed
 761 0170 10BD     		pop	{r4, pc}
 762              	.L62:
 763              	.LCFI4:
 764              		.cfi_restore_state
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 765              		.loc 1 439 5 is_stmt 1 view .LVU269
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 766              		.loc 1 439 24 is_stmt 0 view .LVU270
 767 0172 6368     		ldr	r3, [r4, #4]
 768 0174 23F47023 		bic	r3, r3, #983040
 769 0178 23F03003 		bic	r3, r3, #48
 770 017c 6360     		str	r3, [r4, #4]
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 771              		.loc 1 440 5 is_stmt 1 view .LVU271
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 772              		.loc 1 440 29 is_stmt 0 view .LVU272
 773 017e FFF7FEFF 		bl	OSCHP_GetFrequency
 774              	.LVL31:
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 775              		.loc 1 440 50 view .LVU273
 776 0182 154B     		ldr	r3, .L63+36
 777 0184 A3FB0023 		umull	r2, r3, r3, r0
 778 0188 1B0D     		lsrs	r3, r3, #20
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 779              		.loc 1 440 24 view .LVU274
 780 018a 6268     		ldr	r2, [r4, #4]
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 781              		.loc 1 440 61 view .LVU275
 782 018c 013B     		subs	r3, r3, #1
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 783              		.loc 1 440 24 view .LVU276
 784 018e 42EA0343 		orr	r3, r2, r3, lsl #16
 785 0192 6360     		str	r3, [r4, #4]
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 786              		.loc 1 443 5 is_stmt 1 view .LVU277
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 787              		.loc 1 443 22 is_stmt 0 view .LVU278
 788 0194 E369     		ldr	r3, [r4, #28]
 789 0196 23F00103 		bic	r3, r3, #1
 790 019a E361     		str	r3, [r4, #28]
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 791              		.loc 1 446 5 is_stmt 1 view .LVU279
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 792              		.loc 1 446 22 is_stmt 0 view .LVU280
 793 019c 6369     		ldr	r3, [r4, #20]
 794 019e 23F40033 		bic	r3, r3, #131072
 795 01a2 6361     		str	r3, [r4, #20]
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 796              		.loc 1 448 5 is_stmt 1 view .LVU281
 797              	.L26:
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   }
 798              		.loc 1 451 5 discriminator 1 view .LVU282
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 799              		.loc 1 448 11 discriminator 1 view .LVU283
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 800              		.loc 1 448 20 is_stmt 0 discriminator 1 view .LVU284
 801 01a4 2369     		ldr	r3, [r4, #16]
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 802              		.loc 1 448 30 discriminator 1 view .LVU285
 803 01a6 03F46073 		and	r3, r3, #896
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****     {
 804              		.loc 1 448 11 discriminator 1 view .LVU286
 805 01aa B3F5607F 		cmp	r3, #896
 806 01ae F9D1     		bne	.L26
 807 01b0 67E7     		b	.L25
 808              	.L64:
 809 01b2 00BF     		.align	2
 810              	.L63:
 811 01b4 00420050 		.word	1342194176
 812 01b8 00440050 		.word	1342194688
 813 01bc 00470050 		.word	1342195456
 814 01c0 004F1301 		.word	18042624
 815 01c4 00460050 		.word	1342195200
 816 01c8 004F0701 		.word	17256192
 817 01cc 004F0401 		.word	17059584
 818 01d0 004F0301 		.word	16994048
 819 01d4 00410050 		.word	1342193920
 820 01d8 6BCA5F6B 		.word	1801439851
 821              		.cfi_endproc
 822              	.LFE126:
 824              		.section	.text.SystemInit,"ax",%progbits
 825              		.align	1
 826              		.p2align 2,,3
 827              		.weak	SystemInit
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	SystemInit:
 833              	.LFB124:
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 834              		.loc 1 323 1 is_stmt 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 0
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 838              		.loc 1 324 3 view .LVU288
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 839              		.loc 1 323 1 is_stmt 0 view .LVU289
 840 0000 10B5     		push	{r4, lr}
 841              	.LCFI5:
 842              		.cfi_def_cfa_offset 8
 843              		.cfi_offset 4, -8
 844              		.cfi_offset 14, -4
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 845              		.loc 1 324 3 view .LVU290
 846 0002 4FF00053 		mov	r3, #536870912
 847 0006 0FCB     		ldm	r3, {r0, r1, r2, r3}
 848 0008 034C     		ldr	r4, .L67
 849 000a 84E80F00 		stm	r4, {r0, r1, r2, r3}
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c ****   SystemCoreClockSetup(); 
 850              		.loc 1 326 3 is_stmt 1 view .LVU291
 851 000e FFF7FEFF 		bl	SystemCoreSetup
 852              	.LVL32:
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** }
 853              		.loc 1 327 3 view .LVU292
 854 0012 FFF7FEFF 		bl	SystemCoreClockSetup
 855              	.LVL33:
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Source/system_XMC4500.c **** 
 856              		.loc 1 328 1 is_stmt 0 view .LVU293
 857 0016 10BD     		pop	{r4, pc}
 858              	.L68:
 859              		.align	2
 860              	.L67:
 861 0018 04000000 		.word	.LANCHOR0+4
 862              		.cfi_endproc
 863              	.LFE124:
 865              		.global	g_chipid
 866              		.global	SystemCoreClock
 867              		.section	.no_init,"aw"
 868              		.align	2
 869              		.set	.LANCHOR0,. + 0
 872              	SystemCoreClock:
 873 0000 00000000 		.space	4
 876              	g_chipid:
 877 0004 00000000 		.space	16
 877      00000000 
 877      00000000 
 877      00000000 
 878              		.text
 879              	.Letext0:
 880              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 881              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 882              		.file 5 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
 883              		.file 6 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_X
 884              		.file 7 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500.
DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_XMC4500.c
     /tmp/ccGJNFra.s:19     .text.SystemCoreSetup:0000000000000000 $t
     /tmp/ccGJNFra.s:26     .text.SystemCoreSetup:0000000000000000 SystemCoreSetup
     /tmp/ccGJNFra.s:118    .text.SystemCoreSetup:0000000000000034 $d
     /tmp/ccGJNFra.s:125    .text.OSCHP_GetFrequency:0000000000000000 $t
     /tmp/ccGJNFra.s:132    .text.OSCHP_GetFrequency:0000000000000000 OSCHP_GetFrequency
     /tmp/ccGJNFra.s:146    .text.OSCHP_GetFrequency:0000000000000004 $d
     /tmp/ccGJNFra.s:151    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccGJNFra.s:158    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccGJNFra.s:295    .text.SystemCoreClockUpdate:0000000000000074 $d
     /tmp/ccGJNFra.s:303    .text.SystemCoreClockSetup:0000000000000000 $t
     /tmp/ccGJNFra.s:310    .text.SystemCoreClockSetup:0000000000000000 SystemCoreClockSetup
     /tmp/ccGJNFra.s:811    .text.SystemCoreClockSetup:00000000000001b4 $d
     /tmp/ccGJNFra.s:825    .text.SystemInit:0000000000000000 $t
     /tmp/ccGJNFra.s:832    .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccGJNFra.s:861    .text.SystemInit:0000000000000018 $d
     /tmp/ccGJNFra.s:876    .no_init:0000000000000004 g_chipid
     /tmp/ccGJNFra.s:872    .no_init:0000000000000000 SystemCoreClock
     /tmp/ccGJNFra.s:868    .no_init:0000000000000000 $d
                           .group:0000000000000000 wm4.0.4841640436a64d53c1d2fc86e9addfab
                           .group:0000000000000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:0000000000000000 wm4.newlib.h.18.1c9fedb6b3cd797cff253cc0fd593ef2
                           .group:0000000000000000 wm4.ieeefp.h.77.c88535c35f465c05b101960cf0179075
                           .group:0000000000000000 wm4.features.h.22.026edb2397769f4ae13f35900dbdb560
                           .group:0000000000000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:0000000000000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:0000000000000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:0000000000000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:0000000000000000 wm4.cdefs.h.49.a54b2d5c07711bc7320a3fea9f12cb56
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.core_cm4.h.64.5e0cbcf8bebbf5a079d72775fef0c8d7
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a

UNDEFINED SYMBOLS
__Vectors
