Classic Timing Analyzer report for AA2380-MAXV_TSTQ9
Fri Apr 04 08:10:14 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+-----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.241 ns                         ; direction ; count[2]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.419 ns                         ; count[0]  ; outputs[2] ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.726 ns                        ; direction ; count[2]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 196.89 MHz ( period = 5.079 ns ) ; count[1]  ; count[4]   ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM2210F324C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                       ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 196.89 MHz ( period = 5.079 ns ) ; count[1] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 4.636 ns                ;
; N/A   ; 199.04 MHz ( period = 5.024 ns ) ; count[0] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 4.581 ns                ;
; N/A   ; 203.13 MHz ( period = 4.923 ns ) ; count[3] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 4.480 ns                ;
; N/A   ; 203.62 MHz ( period = 4.911 ns ) ; count[1] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 4.468 ns                ;
; N/A   ; 205.93 MHz ( period = 4.856 ns ) ; count[0] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 4.413 ns                ;
; N/A   ; 216.83 MHz ( period = 4.612 ns ) ; count[2] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 4.169 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns ) ; count[3] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns ) ; count[3] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns ) ; count[3] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns ) ; count[3] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 4.123 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns ) ; count[0] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 4.116 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns ) ; count[0] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 4.116 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns ) ; count[0] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 4.116 ns                ;
; N/A   ; 223.66 MHz ( period = 4.471 ns ) ; count[1] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 4.028 ns                ;
; N/A   ; 227.63 MHz ( period = 4.393 ns ) ; count[1] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.950 ns                ;
; N/A   ; 227.63 MHz ( period = 4.393 ns ) ; count[1] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.950 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns ) ; count[2] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns ) ; count[2] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns ) ; count[2] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns ) ; count[2] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 236.07 MHz ( period = 4.236 ns ) ; count[4] ; count[0] ; clock      ; clock    ; None                        ; None                      ; 3.793 ns                ;
; N/A   ; 236.07 MHz ( period = 4.236 ns ) ; count[4] ; count[4] ; clock      ; clock    ; None                        ; None                      ; 3.793 ns                ;
; N/A   ; 236.07 MHz ( period = 4.236 ns ) ; count[4] ; count[3] ; clock      ; clock    ; None                        ; None                      ; 3.793 ns                ;
; N/A   ; 236.07 MHz ( period = 4.236 ns ) ; count[4] ; count[1] ; clock      ; clock    ; None                        ; None                      ; 3.793 ns                ;
; N/A   ; 236.07 MHz ( period = 4.236 ns ) ; count[4] ; count[2] ; clock      ; clock    ; None                        ; None                      ; 3.793 ns                ;
+-------+----------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+-----------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To       ; To Clock ;
+-------+--------------+------------+-----------+----------+----------+
; N/A   ; None         ; 2.241 ns   ; direction ; count[0] ; clock    ;
; N/A   ; None         ; 2.241 ns   ; direction ; count[4] ; clock    ;
; N/A   ; None         ; 2.241 ns   ; direction ; count[3] ; clock    ;
; N/A   ; None         ; 2.241 ns   ; direction ; count[1] ; clock    ;
; N/A   ; None         ; 2.241 ns   ; direction ; count[2] ; clock    ;
+-------+--------------+------------+-----------+----------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+----------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To          ; From Clock ;
+-------+--------------+------------+----------+-------------+------------+
; N/A   ; None         ; 9.419 ns   ; count[0] ; outputs[2]  ; clock      ;
; N/A   ; None         ; 9.363 ns   ; count[0] ; outputs[21] ; clock      ;
; N/A   ; None         ; 9.210 ns   ; count[1] ; outputs[2]  ; clock      ;
; N/A   ; None         ; 9.199 ns   ; count[2] ; outputs[2]  ; clock      ;
; N/A   ; None         ; 9.190 ns   ; count[3] ; outputs[2]  ; clock      ;
; N/A   ; None         ; 9.153 ns   ; count[1] ; outputs[21] ; clock      ;
; N/A   ; None         ; 9.142 ns   ; count[2] ; outputs[21] ; clock      ;
; N/A   ; None         ; 9.133 ns   ; count[3] ; outputs[21] ; clock      ;
; N/A   ; None         ; 9.122 ns   ; count[3] ; outputs[3]  ; clock      ;
; N/A   ; None         ; 8.930 ns   ; count[1] ; outputs[3]  ; clock      ;
; N/A   ; None         ; 8.877 ns   ; count[3] ; outputs[16] ; clock      ;
; N/A   ; None         ; 8.856 ns   ; count[2] ; outputs[3]  ; clock      ;
; N/A   ; None         ; 8.810 ns   ; count[0] ; outputs[3]  ; clock      ;
; N/A   ; None         ; 8.787 ns   ; count[2] ; outputs[16] ; clock      ;
; N/A   ; None         ; 8.661 ns   ; count[0] ; outputs[16] ; clock      ;
; N/A   ; None         ; 8.655 ns   ; count[0] ; outputs[5]  ; clock      ;
; N/A   ; None         ; 8.655 ns   ; count[3] ; outputs[0]  ; clock      ;
; N/A   ; None         ; 8.640 ns   ; count[4] ; outputs[16] ; clock      ;
; N/A   ; None         ; 8.638 ns   ; count[4] ; outputs[2]  ; clock      ;
; N/A   ; None         ; 8.620 ns   ; count[4] ; outputs[21] ; clock      ;
; N/A   ; None         ; 8.583 ns   ; count[1] ; outputs[9]  ; clock      ;
; N/A   ; None         ; 8.571 ns   ; count[0] ; outputs[9]  ; clock      ;
; N/A   ; None         ; 8.565 ns   ; count[2] ; outputs[0]  ; clock      ;
; N/A   ; None         ; 8.459 ns   ; count[1] ; outputs[16] ; clock      ;
; N/A   ; None         ; 8.455 ns   ; count[4] ; outputs[6]  ; clock      ;
; N/A   ; None         ; 8.445 ns   ; count[1] ; outputs[5]  ; clock      ;
; N/A   ; None         ; 8.439 ns   ; count[0] ; outputs[0]  ; clock      ;
; N/A   ; None         ; 8.434 ns   ; count[2] ; outputs[5]  ; clock      ;
; N/A   ; None         ; 8.425 ns   ; count[3] ; outputs[5]  ; clock      ;
; N/A   ; None         ; 8.418 ns   ; count[3] ; outputs[9]  ; clock      ;
; N/A   ; None         ; 8.414 ns   ; count[4] ; outputs[13] ; clock      ;
; N/A   ; None         ; 8.409 ns   ; count[0] ; outputs[13] ; clock      ;
; N/A   ; None         ; 8.402 ns   ; count[2] ; outputs[6]  ; clock      ;
; N/A   ; None         ; 8.390 ns   ; count[3] ; outputs[6]  ; clock      ;
; N/A   ; None         ; 8.387 ns   ; count[2] ; outputs[22] ; clock      ;
; N/A   ; None         ; 8.375 ns   ; count[3] ; outputs[22] ; clock      ;
; N/A   ; None         ; 8.365 ns   ; count[3] ; outputs[8]  ; clock      ;
; N/A   ; None         ; 8.358 ns   ; count[2] ; outputs[9]  ; clock      ;
; N/A   ; None         ; 8.348 ns   ; count[0] ; outputs[6]  ; clock      ;
; N/A   ; None         ; 8.343 ns   ; count[4] ; outputs[23] ; clock      ;
; N/A   ; None         ; 8.333 ns   ; count[0] ; outputs[22] ; clock      ;
; N/A   ; None         ; 8.308 ns   ; count[4] ; outputs[10] ; clock      ;
; N/A   ; None         ; 8.285 ns   ; count[3] ; outputs[23] ; clock      ;
; N/A   ; None         ; 8.273 ns   ; count[2] ; outputs[23] ; clock      ;
; N/A   ; None         ; 8.272 ns   ; count[4] ; outputs[0]  ; clock      ;
; N/A   ; None         ; 8.268 ns   ; count[3] ; outputs[13] ; clock      ;
; N/A   ; None         ; 8.244 ns   ; count[0] ; outputs[8]  ; clock      ;
; N/A   ; None         ; 8.237 ns   ; count[0] ; outputs[23] ; clock      ;
; N/A   ; None         ; 8.237 ns   ; count[1] ; outputs[0]  ; clock      ;
; N/A   ; None         ; 8.221 ns   ; count[0] ; outputs[10] ; clock      ;
; N/A   ; None         ; 8.209 ns   ; count[3] ; outputs[10] ; clock      ;
; N/A   ; None         ; 8.208 ns   ; count[2] ; outputs[13] ; clock      ;
; N/A   ; None         ; 8.185 ns   ; count[4] ; outputs[3]  ; clock      ;
; N/A   ; None         ; 8.181 ns   ; count[4] ; outputs[12] ; clock      ;
; N/A   ; None         ; 8.175 ns   ; count[4] ; outputs[15] ; clock      ;
; N/A   ; None         ; 8.162 ns   ; count[0] ; outputs[11] ; clock      ;
; N/A   ; None         ; 8.136 ns   ; count[0] ; outputs[18] ; clock      ;
; N/A   ; None         ; 8.134 ns   ; count[3] ; outputs[17] ; clock      ;
; N/A   ; None         ; 8.117 ns   ; count[3] ; outputs[7]  ; clock      ;
; N/A   ; None         ; 8.105 ns   ; count[2] ; outputs[7]  ; clock      ;
; N/A   ; None         ; 8.097 ns   ; count[2] ; outputs[10] ; clock      ;
; N/A   ; None         ; 8.085 ns   ; count[1] ; outputs[8]  ; clock      ;
; N/A   ; None         ; 8.081 ns   ; count[0] ; outputs[4]  ; clock      ;
; N/A   ; None         ; 8.069 ns   ; count[0] ; outputs[7]  ; clock      ;
; N/A   ; None         ; 8.044 ns   ; count[2] ; outputs[17] ; clock      ;
; N/A   ; None         ; 8.035 ns   ; count[2] ; outputs[8]  ; clock      ;
; N/A   ; None         ; 8.035 ns   ; count[1] ; outputs[6]  ; clock      ;
; N/A   ; None         ; 8.022 ns   ; count[3] ; outputs[11] ; clock      ;
; N/A   ; None         ; 8.020 ns   ; count[1] ; outputs[22] ; clock      ;
; N/A   ; None         ; 7.994 ns   ; count[3] ; outputs[4]  ; clock      ;
; N/A   ; None         ; 7.981 ns   ; count[1] ; outputs[12] ; clock      ;
; N/A   ; None         ; 7.973 ns   ; count[1] ; outputs[15] ; clock      ;
; N/A   ; None         ; 7.962 ns   ; count[2] ; outputs[11] ; clock      ;
; N/A   ; None         ; 7.957 ns   ; count[1] ; outputs[13] ; clock      ;
; N/A   ; None         ; 7.931 ns   ; count[1] ; outputs[23] ; clock      ;
; N/A   ; None         ; 7.930 ns   ; count[4] ; outputs[22] ; clock      ;
; N/A   ; None         ; 7.930 ns   ; count[4] ; outputs[5]  ; clock      ;
; N/A   ; None         ; 7.929 ns   ; count[0] ; outputs[14] ; clock      ;
; N/A   ; None         ; 7.928 ns   ; count[4] ; outputs[8]  ; clock      ;
; N/A   ; None         ; 7.927 ns   ; count[1] ; outputs[18] ; clock      ;
; N/A   ; None         ; 7.926 ns   ; count[4] ; outputs[7]  ; clock      ;
; N/A   ; None         ; 7.919 ns   ; count[0] ; outputs[15] ; clock      ;
; N/A   ; None         ; 7.917 ns   ; count[0] ; outputs[17] ; clock      ;
; N/A   ; None         ; 7.916 ns   ; count[2] ; outputs[18] ; clock      ;
; N/A   ; None         ; 7.910 ns   ; count[0] ; outputs[12] ; clock      ;
; N/A   ; None         ; 7.907 ns   ; count[3] ; outputs[18] ; clock      ;
; N/A   ; None         ; 7.847 ns   ; count[1] ; outputs[10] ; clock      ;
; N/A   ; None         ; 7.819 ns   ; count[3] ; outputs[14] ; clock      ;
; N/A   ; None         ; 7.804 ns   ; count[1] ; outputs[4]  ; clock      ;
; N/A   ; None         ; 7.799 ns   ; count[2] ; outputs[12] ; clock      ;
; N/A   ; None         ; 7.793 ns   ; count[2] ; outputs[15] ; clock      ;
; N/A   ; None         ; 7.763 ns   ; count[1] ; outputs[7]  ; clock      ;
; N/A   ; None         ; 7.714 ns   ; count[1] ; outputs[17] ; clock      ;
; N/A   ; None         ; 7.712 ns   ; count[1] ; outputs[11] ; clock      ;
; N/A   ; None         ; 7.705 ns   ; count[2] ; outputs[4]  ; clock      ;
; N/A   ; None         ; 7.644 ns   ; count[2] ; outputs[14] ; clock      ;
; N/A   ; None         ; 7.529 ns   ; count[3] ; outputs[12] ; clock      ;
; N/A   ; None         ; 7.527 ns   ; count[3] ; outputs[15] ; clock      ;
; N/A   ; None         ; 7.475 ns   ; count[4] ; outputs[14] ; clock      ;
; N/A   ; None         ; 7.470 ns   ; count[4] ; outputs[9]  ; clock      ;
; N/A   ; None         ; 7.454 ns   ; count[4] ; outputs[11] ; clock      ;
; N/A   ; None         ; 7.425 ns   ; count[1] ; outputs[14] ; clock      ;
; N/A   ; None         ; 7.378 ns   ; count[3] ; outputs[1]  ; clock      ;
; N/A   ; None         ; 7.320 ns   ; count[4] ; outputs[17] ; clock      ;
; N/A   ; None         ; 7.307 ns   ; count[4] ; outputs[4]  ; clock      ;
; N/A   ; None         ; 7.288 ns   ; count[2] ; outputs[1]  ; clock      ;
; N/A   ; None         ; 7.281 ns   ; count[0] ; outputs[20] ; clock      ;
; N/A   ; None         ; 7.225 ns   ; count[4] ; outputs[18] ; clock      ;
; N/A   ; None         ; 7.194 ns   ; count[3] ; outputs[20] ; clock      ;
; N/A   ; None         ; 7.161 ns   ; count[0] ; outputs[1]  ; clock      ;
; N/A   ; None         ; 7.004 ns   ; count[1] ; outputs[20] ; clock      ;
; N/A   ; None         ; 6.958 ns   ; count[1] ; outputs[1]  ; clock      ;
; N/A   ; None         ; 6.931 ns   ; count[3] ; outputs[19] ; clock      ;
; N/A   ; None         ; 6.905 ns   ; count[2] ; outputs[20] ; clock      ;
; N/A   ; None         ; 6.739 ns   ; count[1] ; outputs[19] ; clock      ;
; N/A   ; None         ; 6.665 ns   ; count[2] ; outputs[19] ; clock      ;
; N/A   ; None         ; 6.619 ns   ; count[0] ; outputs[19] ; clock      ;
; N/A   ; None         ; 6.564 ns   ; count[4] ; outputs[1]  ; clock      ;
; N/A   ; None         ; 6.250 ns   ; count[4] ; outputs[20] ; clock      ;
; N/A   ; None         ; 6.243 ns   ; count[4] ; outputs[19] ; clock      ;
+-------+--------------+------------+----------+-------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+-----------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To       ; To Clock ;
+---------------+-------------+-----------+-----------+----------+----------+
; N/A           ; None        ; -1.726 ns ; direction ; count[0] ; clock    ;
; N/A           ; None        ; -1.726 ns ; direction ; count[4] ; clock    ;
; N/A           ; None        ; -1.726 ns ; direction ; count[3] ; clock    ;
; N/A           ; None        ; -1.726 ns ; direction ; count[1] ; clock    ;
; N/A           ; None        ; -1.726 ns ; direction ; count[2] ; clock    ;
+---------------+-------------+-----------+-----------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 04 08:10:14 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 196.89 MHz between source register "count[1]" and destination register "count[4]" (period= 5.079 ns)
    Info: + Longest register to register delay is 4.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y12_N1; Fanout = 23; REG Node = 'count[1]'
        Info: 2: + IC(1.626 ns) + CELL(0.467 ns) = 2.093 ns; Loc. = LC_X15_Y13_N1; Fanout = 2; COMB Node = 'Add1~7'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.170 ns; Loc. = LC_X15_Y13_N2; Fanout = 2; COMB Node = 'Add1~12'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.247 ns; Loc. = LC_X15_Y13_N3; Fanout = 1; COMB Node = 'Add1~17'
        Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 2.756 ns; Loc. = LC_X15_Y13_N4; Fanout = 1; COMB Node = 'Add1~20'
        Info: 6: + IC(1.705 ns) + CELL(0.175 ns) = 4.636 ns; Loc. = LC_X14_Y12_N4; Fanout = 28; REG Node = 'count[4]'
        Info: Total cell delay = 1.305 ns ( 28.15 % )
        Info: Total interconnect delay = 3.331 ns ( 71.85 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y12_N4; Fanout = 28; REG Node = 'count[4]'
            Info: Total cell delay = 1.301 ns ( 52.63 % )
            Info: Total interconnect delay = 1.171 ns ( 47.37 % )
        Info: - Longest clock path from clock "clock" to source register is 2.472 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 5; CLK Node = 'clock'
            Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y12_N1; Fanout = 23; REG Node = 'count[1]'
            Info: Total cell delay = 1.301 ns ( 52.63 % )
            Info: Total interconnect delay = 1.171 ns ( 47.37 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: tsu for register "count[0]" (data pin = "direction", clock pin = "clock") is 2.241 ns
    Info: + Longest pin to register delay is 4.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E11; Fanout = 6; PIN Node = 'direction'
        Info: 2: + IC(1.281 ns) + CELL(0.319 ns) = 2.308 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; COMB Node = 'count[0]~10'
        Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.624 ns; Loc. = LC_X15_Y13_N9; Fanout = 5; COMB Node = 'count[0]~11'
        Info: 4: + IC(1.104 ns) + CELL(0.777 ns) = 4.505 ns; Loc. = LC_X14_Y12_N0; Fanout = 23; REG Node = 'count[0]'
        Info: Total cell delay = 1.929 ns ( 42.82 % )
        Info: Total interconnect delay = 2.576 ns ( 57.18 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y12_N0; Fanout = 23; REG Node = 'count[0]'
        Info: Total cell delay = 1.301 ns ( 52.63 % )
        Info: Total interconnect delay = 1.171 ns ( 47.37 % )
Info: tco from clock "clock" to destination pin "outputs[2]" through register "count[0]" is 9.419 ns
    Info: + Longest clock path from clock "clock" to source register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y12_N0; Fanout = 23; REG Node = 'count[0]'
        Info: Total cell delay = 1.301 ns ( 52.63 % )
        Info: Total interconnect delay = 1.171 ns ( 47.37 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 6.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y12_N0; Fanout = 23; REG Node = 'count[0]'
        Info: 2: + IC(1.693 ns) + CELL(0.319 ns) = 2.012 ns; Loc. = LC_X13_Y13_N4; Fanout = 2; COMB Node = 'Decoder0~4'
        Info: 3: + IC(0.334 ns) + CELL(0.125 ns) = 2.471 ns; Loc. = LC_X13_Y13_N5; Fanout = 1; COMB Node = 'Decoder0~5'
        Info: 4: + IC(2.787 ns) + CELL(1.454 ns) = 6.712 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'outputs[2]'
        Info: Total cell delay = 1.898 ns ( 28.28 % )
        Info: Total interconnect delay = 4.814 ns ( 71.72 % )
Info: th for register "count[0]" (data pin = "direction", clock pin = "clock") is -1.726 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 5; CLK Node = 'clock'
        Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X14_Y12_N0; Fanout = 23; REG Node = 'count[0]'
        Info: Total cell delay = 1.301 ns ( 52.63 % )
        Info: Total interconnect delay = 1.171 ns ( 47.37 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 4.336 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E11; Fanout = 6; PIN Node = 'direction'
        Info: 2: + IC(2.436 ns) + CELL(1.192 ns) = 4.336 ns; Loc. = LC_X14_Y12_N0; Fanout = 23; REG Node = 'count[0]'
        Info: Total cell delay = 1.900 ns ( 43.82 % )
        Info: Total interconnect delay = 2.436 ns ( 56.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Fri Apr 04 08:10:14 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


