# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do singlecycle_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+D:/CTMT/Milstone2/singlecycle/00_src {D:/CTMT/Milstone2/singlecycle/00_src/singlecycle.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module singlecycle
# ** Error: D:/CTMT/Milstone2/singlecycle/00_src/singlecycle.sv(121): 'br_less' already declared in this scope (singlecycle).
# ** Error: D:/CTMT/Milstone2/singlecycle/00_src/singlecycle.sv(121): 'br_equal' already declared in this scope (singlecycle).
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./singlecycle_run_msim_rtl_verilog.do line 8
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/CTMT/Milstone2/singlecycle/00_src {D:/CTMT/Milstone2/singlecycle/00_src/singlecycle.sv}"
# Loading project TESTBENCH
