<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="impl_1" LaunchDir="C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.23 FULL ADDER USING always_process/HDL_Example 4_23_FULL_ADDER_always/HDL_Example 4_23_FULL_ADDER_always.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

