VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {November 10, 2020}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.590}
    {-} {Setup} {0.941}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.598}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.995}
    {=} {Slack Time} {-0.396}
  END_SLK_CLC
  SLK -0.396
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.396} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.396} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.091} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.591} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.550} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.229} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.237} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {2.975} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {2.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.202} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.392} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.680} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.348} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.017} {0.000} {0.915} {0.387} {4.761} {4.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.337} {} {4.994} {4.598} {} {1} {(392.40, 730.50) (385.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.337} {0.024} {4.995} {4.598} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.396} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.396} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.702} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.284} {0.000} {1.316} {5.559} {0.590} {0.986} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.591}
    {-} {Setup} {0.943}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.598}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.985}
    {=} {Slack Time} {-0.387}
  END_SLK_CLC
  SLK -0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.387} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.387} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.081} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.600} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.559} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.238} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {2.984} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.211} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.213} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.402} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.689} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.357} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.016} {0.000} {0.915} {0.387} {4.760} {4.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.330} {} {4.984} {4.598} {} {1} {(358.80, 670.50) (366.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.000} {0.000} {0.330} {0.020} {4.985} {4.598} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.387} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.387} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.692} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.286} {0.000} {1.316} {5.559} {0.591} {0.978} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.592}
    {-} {Setup} {0.945}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.596}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.972}
    {=} {Slack Time} {-0.376}
  END_SLK_CLC
  SLK -0.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.070} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.570} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.249} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {2.996} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.288} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.478} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {3.738} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {3.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.357} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.015} {0.000} {0.851} {0.354} {4.747} {4.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.319} {} {4.971} {4.596} {} {1} {(387.60, 631.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.319} {0.023} {4.972} {4.596} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.376} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.376} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.681} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.286} {0.000} {1.316} {5.559} {0.592} {0.967} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.690}
    {-} {Setup} {0.984}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.656}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.028}
    {=} {Slack Time} {-0.372}
  END_SLK_CLC
  SLK -0.372
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.372} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.372} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.066} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.615} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.574} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.253} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.000} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.294} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.468} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {3.772} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {3.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.404} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.025} {0.000} {0.875} {0.365} {4.801} {4.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.324} {} {5.027} {4.655} {} {1} {(550.80, 730.50) (558.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.324} {0.023} {5.028} {4.656} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.372} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.372} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.677} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.385} {0.000} {1.387} {5.559} {0.690} {1.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.592}
    {-} {Setup} {0.946}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.596}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.966}
    {=} {Slack Time} {-0.370}
  END_SLK_CLC
  SLK -0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.370} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.370} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.064} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.617} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.576} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.255} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.001} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.022} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.294} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.484} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {3.743} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {3.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.362} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.013} {0.000} {0.851} {0.354} {4.745} {4.375} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.316} {} {4.965} {4.596} {} {1} {(366.00, 571.50) (358.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.316} {0.022} {4.966} {4.596} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.370} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.370} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.676} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.286} {0.000} {1.316} {5.559} {0.592} {0.962} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.663}
    {-} {Setup} {0.970}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.643}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.999}
    {=} {Slack Time} {-0.356}
  END_SLK_CLC
  SLK -0.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.356} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.050} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.631} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.590} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.269} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.015} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.034} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.242} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.433} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.720} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.388} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.019} {0.000} {0.915} {0.387} {4.763} {4.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.339} {} {4.998} {4.642} {} {1} {(476.40, 691.50) (469.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.339} {0.025} {4.999} {4.643} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.356} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.662} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.357} {0.000} {1.368} {5.559} {0.663} {1.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.661}
    {-} {Setup} {0.971}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.640}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.995}
    {=} {Slack Time} {-0.355}
  END_SLK_CLC
  SLK -0.355
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.355} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.050} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.632} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.591} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.597} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.270} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.016} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.243} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.244} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.434} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.721} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.389} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.019} {0.000} {0.915} {0.387} {4.763} {4.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.336} {} {4.995} {4.639} {} {1} {(474.00, 730.50) (481.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.336} {0.023} {4.995} {4.640} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.355} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.661} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.356} {0.000} {1.368} {5.559} {0.661} {1.016} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.662}
    {-} {Setup} {0.976}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.637}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.968}
    {=} {Slack Time} {-0.331}
  END_SLK_CLC
  SLK -0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.331} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.331} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.026} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.656} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.615} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.294} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.040} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.060} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.333} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.523} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {3.782} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {3.783} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.401} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.016} {0.000} {0.851} {0.354} {4.749} {4.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.219} {0.000} {0.315} {} {4.967} {4.636} {} {1} {(466.80, 610.50) (459.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.315} {0.021} {4.968} {4.637} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.331} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.331} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.637} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.357} {0.000} {1.368} {5.559} {0.662} {0.993} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.772}
    {-} {Setup} {1.004}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.718}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.048}
    {=} {Slack Time} {-0.330}
  END_SLK_CLC
  SLK -0.330
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.330} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.024} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.657} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.616} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.295} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.041} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.057} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.334} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.545} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.808} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.458} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.031} {0.000} {0.906} {0.379} {4.819} {4.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.332} {} {5.047} {4.717} {} {1} {(637.20, 730.50) (644.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.000} {0.000} {0.332} {0.022} {5.048} {4.718} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.330} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.330} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.636} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.467} {0.000} {1.425} {5.559} {0.772} {1.102} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.750}
    {-} {Setup} {0.999}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.700}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.029}
    {=} {Slack Time} {-0.329}
  END_SLK_CLC
  SLK -0.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.329} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.329} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.023} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.658} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.617} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.296} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.042} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.336} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.510} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {3.815} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {3.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.447} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.024} {0.000} {0.875} {0.365} {4.800} {4.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.327} {} {5.028} {4.699} {} {1} {(582.00, 691.50) (589.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.327} {0.024} {5.029} {4.700} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.329} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.329} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.635} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.444} {0.000} {1.414} {5.559} {0.750} {1.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.778}
    {-} {Setup} {1.007}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.722}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.041}
    {=} {Slack Time} {-0.319}
  END_SLK_CLC
  SLK -0.319
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.319} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.319} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.014} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.627} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.306} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.052} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.345} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.555} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.819} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.820} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.469} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.030} {0.000} {0.906} {0.379} {4.818} {4.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.327} {} {5.040} {4.721} {} {1} {(697.20, 730.50) (704.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.000} {0.000} {0.327} {0.020} {5.041} {4.722} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.319} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.319} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.625} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.473} {0.000} {1.428} {5.559} {0.778} {1.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.796}
    {-} {Setup} {1.005}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.741}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.029}
    {=} {Slack Time} {-0.289}
  END_SLK_CLC
  SLK -0.289
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.289} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.289} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.017} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.698} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.657} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.336} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.083} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.106} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.377} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.378} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.551} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {3.855} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {3.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.487} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.023} {0.000} {0.875} {0.365} {4.799} {4.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.328} {} {5.029} {4.740} {} {1} {(591.60, 631.50) (598.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.001} {0.000} {0.328} {0.025} {5.029} {4.741} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.289} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.289} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.594} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.491} {0.000} {1.425} {5.559} {0.796} {1.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.971}
    {-} {Setup} {0.378}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.544}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.830}
    {=} {Slack Time} {-0.286}
  END_SLK_CLC
  SLK -0.286
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.286} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.286} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.019} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.666} {0.000} {1.476} {5.559} {0.971} {0.685} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.623} {0.000} {0.077} {} {1.595} {1.308} {} {1} {(982.80, 733.50) (1006.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN2_nfifo_full} {} {0.000} {0.000} {0.077} {0.020} {1.595} {1.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC2_nfifo_full} {A} {^} {Y} {^} {} {BUFX2} {0.447} {0.000} {0.480} {} {2.042} {1.755} {} {2} {(1021.20, 727.50) (1026.00, 730.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.016} {0.000} {0.480} {0.353} {2.057} {1.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.244} {0.000} {0.206} {} {2.301} {2.015} {} {1} {(838.80, 568.50) (836.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN14_wenable_fifo} {} {0.000} {0.000} {0.206} {0.021} {2.301} {2.015} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC14_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.765} {0.000} {0.832} {} {3.066} {2.780} {} {11} {(817.20, 574.50) (812.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.017} {0.000} {0.833} {0.624} {3.084} {2.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.496} {0.000} {0.407} {} {3.580} {3.293} {} {2} {(831.60, 790.50) (834.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.407} {0.094} {3.582} {3.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.371} {0.000} {0.365} {} {3.952} {3.666} {} {2} {(872.40, 814.50) (874.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.002} {0.000} {0.365} {0.103} {3.955} {3.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.256} {0.000} {0.225} {} {4.211} {3.925} {} {1} {(908.40, 844.50) (906.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.225} {0.062} {4.213} {3.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.505} {0.000} {0.647} {} {4.718} {4.432} {} {5} {(930.00, 871.50) (939.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.002} {0.000} {0.647} {0.236} {4.721} {4.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.372} {0.000} {0.263} {} {5.093} {4.806} {} {2} {(942.00, 850.50) (949.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.263} {0.092} {5.095} {4.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.338} {0.000} {0.292} {} {5.433} {5.147} {} {2} {(980.40, 850.50) (973.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.292} {0.107} {5.437} {5.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.209} {0.000} {0.144} {} {5.647} {5.360} {} {1} {(968.40, 811.50) (975.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.001} {0.000} {0.144} {0.029} {5.647} {5.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.096} {0.000} {0.110} {} {5.743} {5.457} {} {1} {(973.20, 784.50) (975.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.110} {0.034} {5.743} {5.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.086} {0.000} {0.099} {} {5.830} {5.543} {} {1} {(978.00, 754.50) (975.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.000} {0.000} {0.099} {0.020} {5.830} {5.544} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.286} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.286} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.592} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.666} {0.000} {1.476} {5.559} {0.971} {1.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.822}
    {-} {Setup} {1.006}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.049}
    {=} {Slack Time} {-0.283}
  END_SLK_CLC
  SLK -0.283
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.283} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.283} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.023} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.704} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.663} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.342} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.088} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.104} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.381} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.592} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.855} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.505} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.029} {0.000} {0.906} {0.379} {4.816} {4.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.335} {} {5.048} {4.765} {} {1} {(702.00, 631.50) (709.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.335} {0.024} {5.049} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.283} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.283} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.589} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.516} {0.000} {1.429} {5.559} {0.822} {1.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.779}
    {-} {Setup} {1.009}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.720}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.981}
    {=} {Slack Time} {-0.262}
  END_SLK_CLC
  SLK -0.262
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.262} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.044} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.684} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.363} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.110} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.395} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.585} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.855} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.478} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.021} {0.000} {0.860} {0.357} {4.761} {4.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.317} {} {4.981} {4.720} {} {1} {(735.60, 691.50) (728.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.317} {0.021} {4.981} {4.720} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.262} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.262} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.567} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.473} {0.000} {1.428} {5.559} {0.779} {1.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.826}
    {-} {Setup} {1.008}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.768}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.992}
    {=} {Slack Time} {-0.225}
  END_SLK_CLC
  SLK -0.225
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.225} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.225} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.081} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.762} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.721} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.400} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.146} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.432} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.622} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.623} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.892} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.515} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.022} {0.000} {0.860} {0.357} {4.761} {4.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.325} {} {4.991} {4.767} {} {1} {(814.80, 670.50) (822.00, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.325} {0.026} {4.992} {4.768} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.225} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.225} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.530} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.520} {0.000} {1.429} {5.559} {0.826} {1.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.820}
    {-} {Setup} {1.008}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.762}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.984}
    {=} {Slack Time} {-0.223}
  END_SLK_CLC
  SLK -0.223
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.083} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.764} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.723} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.402} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.149} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.163} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.434} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.435} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.624} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.894} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.517} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.015} {0.000} {0.860} {0.357} {4.755} {4.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.325} {} {4.984} {4.761} {} {1} {(754.80, 571.50) (747.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.325} {0.025} {4.984} {4.762} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.223} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.223} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.528} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.514} {0.000} {1.429} {5.559} {0.820} {1.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.840}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.779}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.986}
    {=} {Slack Time} {-0.207}
  END_SLK_CLC
  SLK -0.207
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.207} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.207} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.099} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.780} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.739} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.746} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.418} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.164} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.451} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.452} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.659} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {3.932} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {3.934} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.537} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.014} {0.000} {0.836} {0.345} {4.758} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.319} {} {4.985} {4.779} {} {1} {(862.80, 571.50) (855.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.319} {0.026} {4.986} {4.779} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.207} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.207} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.512} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.535} {0.000} {1.432} {5.559} {0.840} {1.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.873}
    {-} {Setup} {1.025}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.992}
    {=} {Slack Time} {-0.195}
  END_SLK_CLC
  SLK -0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.195} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.111} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.751} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.430} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.177} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.190} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.463} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.672} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {3.944} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {3.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.549} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.019} {0.000} {0.835} {0.345} {4.763} {4.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.320} {} {4.991} {4.797} {} {1} {(870.00, 730.50) (862.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.320} {0.026} {4.992} {4.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.195} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.500} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.567} {0.000} {1.457} {5.559} {0.873} {1.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.873}
    {-} {Setup} {1.025}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.985}
    {=} {Slack Time} {-0.187}
  END_SLK_CLC
  SLK -0.187
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.187} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.187} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.119} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.800} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.759} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.438} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.446} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.184} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.198} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.470} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.660} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.930} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.932} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.553} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.022} {0.000} {0.860} {0.357} {4.761} {4.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.320} {} {4.984} {4.797} {} {1} {(798.00, 691.50) (790.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.000} {0.000} {0.320} {0.022} {4.985} {4.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.187} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.187} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.492} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.567} {0.000} {1.457} {5.559} {0.873} {1.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.917}
    {-} {Setup} {1.007}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.860}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.038}
    {=} {Slack Time} {-0.178}
  END_SLK_CLC
  SLK -0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.178} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.128} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.810} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.768} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.447} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.194} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.487} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.488} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.697} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.960} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.610} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.007} {0.000} {0.906} {0.379} {4.795} {4.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.242} {0.000} {0.343} {} {5.037} {4.859} {} {1} {(649.20, 370.50) (656.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.343} {0.028} {5.038} {4.860} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.178} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.483} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.612} {0.000} {1.436} {5.559} {0.918} {1.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.918}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.857}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.033}
    {=} {Slack Time} {-0.175}
  END_SLK_CLC
  SLK -0.175
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.175} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.175} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.812} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.770} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.449} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.196} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.489} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.699} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.962} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.964} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.612} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.017} {0.000} {0.906} {0.379} {4.805} {4.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.331} {} {5.032} {4.857} {} {1} {(687.60, 430.50) (680.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.000} {0.000} {0.331} {0.022} {5.033} {4.857} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.175} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.175} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.481} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.612} {0.000} {1.436} {5.559} {0.918} {1.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.876}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.980}
    {=} {Slack Time} {-0.165}
  END_SLK_CLC
  SLK -0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.165} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.165} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.141} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.822} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.781} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.787} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.460} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.206} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.220} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.491} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.682} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.952} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.575} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.013} {0.000} {0.860} {0.357} {4.753} {4.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.322} {} {4.979} {4.814} {} {1} {(766.80, 550.50) (774.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.322} {0.024} {4.980} {4.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.165} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.165} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.471} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.571} {0.000} {1.434} {5.559} {0.876} {1.041} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.973}
    {-} {Setup} {1.032}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.891}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.052}
    {=} {Slack Time} {-0.161}
  END_SLK_CLC
  SLK -0.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.161} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.161} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.144} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.826} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.785} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.464} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.210} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.507} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.717} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {3.970} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.636} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.025} {0.000} {0.920} {0.388} {4.822} {4.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.336} {} {5.052} {4.890} {} {1} {(968.40, 631.50) (975.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.000} {0.000} {0.336} {0.022} {5.052} {4.891} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.161} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.161} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.467} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.667} {0.000} {1.476} {5.559} {0.973} {1.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.974}
    {-} {Setup} {1.032}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.892}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.053}
    {=} {Slack Time} {-0.161}
  END_SLK_CLC
  SLK -0.161
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.161} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.161} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.145} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.826} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.785} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.464} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.210} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.225} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.507} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.717} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.718} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {3.970} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.636} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.025} {0.000} {0.920} {0.388} {4.822} {4.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.336} {} {5.052} {4.891} {} {1} {(1052.40, 691.50) (1045.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.000} {0.000} {0.336} {0.023} {5.053} {4.892} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.161} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.161} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.467} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.668} {0.000} {1.476} {5.559} {0.974} {1.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.010}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.887}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.044}
    {=} {Slack Time} {-0.156}
  END_SLK_CLC
  SLK -0.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.156} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.156} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.149} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.831} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.790} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.469} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.477} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.215} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.508} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.718} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.982} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.632} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.024} {0.000} {0.906} {0.379} {4.812} {4.656} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.334} {} {5.043} {4.886} {} {1} {(661.20, 550.50) (654.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.334} {0.023} {5.044} {4.887} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.156} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.156} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.462} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.642} {0.000} {1.436} {5.559} {0.947} {1.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.952}
    {-} {Setup} {1.010}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.892}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.047}
    {=} {Slack Time} {-0.155}
  END_SLK_CLC
  SLK -0.155
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.155} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.155} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.151} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.832} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.791} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.470} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.216} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.509} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.720} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {3.983} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {3.984} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.633} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.027} {0.000} {0.906} {0.379} {4.815} {4.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.334} {} {5.046} {4.891} {} {1} {(601.20, 571.50) (608.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.334} {0.024} {5.047} {4.892} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.155} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.155} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.461} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.646} {0.000} {1.436} {5.559} {0.952} {1.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.907}
    {-} {Setup} {1.032}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.825}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.979}
    {=} {Slack Time} {-0.154}
  END_SLK_CLC
  SLK -0.154
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.154} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.154} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.152} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.833} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.792} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.798} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.471} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.217} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.504} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.712} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {3.985} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {3.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.590} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.019} {0.000} {0.835} {0.345} {4.763} {4.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.309} {} {4.978} {4.824} {} {1} {(879.60, 730.50) (886.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.000} {0.000} {0.309} {0.020} {4.979} {4.825} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.154} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.154} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.459} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.602} {0.000} {1.467} {5.559} {0.907} {1.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.891}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.829}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.969}
    {=} {Slack Time} {-0.140}
  END_SLK_CLC
  SLK -0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.140} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.140} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.165} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.847} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.805} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.484} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.231} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.245} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.516} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.517} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.706} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.976} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.599} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.009} {0.000} {0.860} {0.357} {4.748} {4.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.318} {} {4.969} {4.828} {} {1} {(805.20, 430.50) (798.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.000} {0.000} {0.318} {0.021} {4.969} {4.829} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.140} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.140} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.446} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.586} {0.000} {1.435} {5.559} {0.891} {1.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.945}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.021}
    {=} {Slack Time} {-0.137}
  END_SLK_CLC
  SLK -0.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.137} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.137} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.169} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.850} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.809} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.488} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.235} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.016} {0.000} {0.728} {0.542} {3.387} {3.250} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.278} {0.000} {0.337} {} {3.664} {3.528} {} {1} {(658.80, 610.50) (661.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.337} {0.044} {3.666} {3.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.209} {0.000} {0.297} {} {3.875} {3.738} {} {1} {(685.20, 574.50) (678.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.297} {0.054} {3.876} {3.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.262} {0.000} {0.150} {} {4.138} {4.001} {} {1} {(661.20, 433.50) (654.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.150} {0.048} {4.139} {4.002} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.649} {0.000} {0.906} {} {4.788} {4.651} {} {8} {(622.80, 367.50) (618.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.004} {0.000} {0.906} {0.379} {4.792} {4.655} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.332} {} {5.020} {4.883} {} {1} {(625.20, 391.50) (632.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.332} {0.023} {5.021} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.137} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.137} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.442} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.639} {0.000} {1.436} {5.559} {0.945} {1.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.945}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.019}
    {=} {Slack Time} {-0.135}
  END_SLK_CLC
  SLK -0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.135} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.135} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.171} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.852} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.811} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.817} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.490} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.236} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.260} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.531} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.705} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {4.009} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {4.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.641} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.009} {0.000} {0.875} {0.365} {4.785} {4.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.331} {} {5.018} {4.883} {} {1} {(546.00, 430.50) (553.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.331} {0.026} {5.019} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.135} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.135} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.440} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.640} {0.000} {1.436} {5.559} {0.945} {1.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.952}
    {-} {Setup} {1.012}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.890}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.024}
    {=} {Slack Time} {-0.134}
  END_SLK_CLC
  SLK -0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.134} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.134} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.172} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.853} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.812} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.491} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.237} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.531} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.705} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {4.010} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {4.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.642} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.020} {0.000} {0.875} {0.365} {4.796} {4.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.326} {} {5.023} {4.889} {} {1} {(565.20, 550.50) (558.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.326} {0.023} {5.024} {4.890} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.134} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.134} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.440} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.646} {0.000} {1.436} {5.559} {0.952} {1.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.943}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.882}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.015}
    {=} {Slack Time} {-0.133}
  END_SLK_CLC
  SLK -0.133
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.133} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.133} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.173} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.854} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.813} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.492} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.238} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.533} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.707} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {4.011} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {4.012} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.643} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.007} {0.000} {0.875} {0.365} {4.783} {4.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.329} {} {5.014} {4.881} {} {1} {(596.40, 391.50) (603.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.329} {0.025} {5.015} {4.882} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.133} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.133} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.438} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.637} {0.000} {1.436} {5.559} {0.943} {1.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.913}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.850}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.979}
    {=} {Slack Time} {-0.130}
  END_SLK_CLC
  SLK -0.130
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.130} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.130} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.176} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.858} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.816} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.495} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.242} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.528} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.737} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {4.010} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {4.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.614} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.009} {0.000} {0.836} {0.345} {4.753} {4.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.317} {} {4.978} {4.849} {} {1} {(882.00, 370.50) (874.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.317} {0.025} {4.979} {4.850} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.130} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.130} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.435} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.608} {0.000} {1.436} {5.559} {0.913} {1.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.950}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.888}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.016}
    {=} {Slack Time} {-0.129}
  END_SLK_CLC
  SLK -0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.129} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.177} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.858} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.817} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.496} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.243} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.537} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.711} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {4.015} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {4.016} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.647} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.016} {0.000} {0.875} {0.365} {4.792} {4.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.323} {} {5.016} {4.887} {} {1} {(608.40, 511.50) (601.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.000} {0.000} {0.323} {0.022} {5.016} {4.888} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.129} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.434} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.645} {0.000} {1.436} {5.559} {0.950} {1.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.914}
    {-} {Setup} {1.012}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.852}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.980}
    {=} {Slack Time} {-0.128}
  END_SLK_CLC
  SLK -0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.128} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.128} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.178} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.859} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.818} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.497} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.505} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.243} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.529} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.719} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {3.989} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {3.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.612} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.010} {0.000} {0.860} {0.357} {4.750} {4.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.324} {} {4.979} {4.851} {} {1} {(738.00, 391.50) (745.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.324} {0.025} {4.980} {4.852} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.128} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.128} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.433} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.608} {0.000} {1.436} {5.559} {0.914} {1.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.945}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.883}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.009}
    {=} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.126} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.179} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.861} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.819} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.498} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.506} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.245} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.023} {0.000} {0.727} {0.542} {3.395} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.665} {3.539} {} {1} {(534.00, 490.50) (536.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.332} {0.040} {3.667} {3.540} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.173} {0.000} {0.244} {} {3.839} {3.713} {} {1} {(567.60, 487.50) (574.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.001} {0.000} {0.244} {0.033} {3.840} {3.714} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.303} {0.000} {0.145} {} {4.144} {4.017} {} {1} {(572.40, 451.50) (567.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.145} {0.046} {4.145} {4.018} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.875} {} {4.776} {4.649} {} {8} {(574.80, 367.50) (579.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.009} {0.000} {0.875} {0.365} {4.785} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.323} {} {5.009} {4.882} {} {1} {(529.20, 391.50) (522.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.000} {0.000} {0.323} {0.022} {5.009} {4.883} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.126} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.432} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.640} {0.000} {1.436} {5.559} {0.945} {1.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.913}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.849}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.975}
    {=} {Slack Time} {-0.126}
  END_SLK_CLC
  SLK -0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.126} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.180} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.861} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.820} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.499} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.245} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.532} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.740} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {4.013} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {4.014} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.618} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.836} {0.345} {4.754} {4.628} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.313} {} {4.974} {4.848} {} {1} {(879.60, 391.50) (872.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.313} {0.023} {4.975} {4.849} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.126} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.126} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.431} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.608} {0.000} {1.436} {5.559} {0.913} {1.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.954}
    {-} {Setup} {1.036}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.867}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.982}
    {=} {Slack Time} {-0.114}
  END_SLK_CLC
  SLK -0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.114} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.114} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.191} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.873} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.832} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.511} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.257} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.544} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.752} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {4.025} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {4.026} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.630} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.017} {0.000} {0.836} {0.345} {4.761} {4.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.313} {} {4.981} {4.867} {} {1} {(910.80, 691.50) (918.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.313} {0.022} {4.982} {4.867} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.114} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.114} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.420} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.648} {0.000} {1.474} {5.559} {0.954} {1.068} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.931}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.973}
    {=} {Slack Time} {-0.105}
  END_SLK_CLC
  SLK -0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.105} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.105} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.882} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.840} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.519} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.266} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.385} {3.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.271} {0.000} {0.332} {} {3.656} {3.551} {} {1} {(790.80, 610.50) (793.20, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.332} {0.041} {3.657} {3.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.190} {0.000} {0.274} {} {3.847} {3.741} {} {1} {(786.00, 574.50) (778.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.001} {0.000} {0.274} {0.043} {3.848} {3.743} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.269} {0.000} {0.165} {} {4.117} {4.011} {} {1} {(795.60, 493.50) (802.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.165} {0.054} {4.119} {4.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.621} {0.000} {0.859} {} {4.740} {4.634} {} {8} {(795.60, 367.50) (800.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.010} {0.000} {0.860} {0.357} {4.749} {4.644} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.320} {} {4.972} {4.867} {} {1} {(742.80, 430.50) (735.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.320} {0.022} {4.973} {4.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.105} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.105} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.411} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.626} {0.000} {1.436} {5.559} {0.931} {1.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.009}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.887}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.983}
    {=} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.210} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.892} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.850} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.529} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.276} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.294} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.502} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.693} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.980} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.649} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.915} {0.387} {4.750} {4.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.337} {} {4.982} {4.887} {} {1} {(495.60, 430.50) (488.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.337} {0.024} {4.983} {4.887} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.401} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.641} {0.000} {1.436} {5.559} {0.947} {1.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.949}
    {-} {Setup} {1.011}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.889}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.984}
    {=} {Slack Time} {-0.095}
  END_SLK_CLC
  SLK -0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.211} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.892} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.851} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.530} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.276} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.503} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.694} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.981} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.649} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.012} {0.000} {0.914} {0.387} {4.756} {4.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.332} {} {4.983} {4.888} {} {1} {(373.20, 550.50) (366.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.000} {0.000} {0.332} {0.021} {4.984} {4.889} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.401} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.644} {0.000} {1.436} {5.559} {0.949} {1.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.010}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.887}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.979}
    {=} {Slack Time} {-0.092}
  END_SLK_CLC
  SLK -0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.092} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.092} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.895} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.853} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.532} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.540} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.279} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.505} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.696} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.983} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.652} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.005} {0.000} {0.915} {0.387} {4.749} {4.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.334} {} {4.978} {4.886} {} {1} {(471.60, 370.50) (464.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.334} {0.022} {4.979} {4.887} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.092} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.092} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.398} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.641} {0.000} {1.436} {5.559} {0.947} {1.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.975}
    {=} {Slack Time} {-0.091}
  END_SLK_CLC
  SLK -0.091
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.091} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.091} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.215} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.896} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.855} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.861} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.534} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.280} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.573} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.574} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.763} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {4.022} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {4.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.641} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.016} {0.000} {0.851} {0.354} {4.749} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.320} {} {4.974} {4.883} {} {1} {(483.60, 550.50) (490.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.320} {0.024} {4.975} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.091} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.091} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.397} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.642} {0.000} {1.436} {5.559} {0.947} {1.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.949}
    {-} {Setup} {1.010}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.889}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.978}
    {=} {Slack Time} {-0.089}
  END_SLK_CLC
  SLK -0.089
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.089} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.089} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.216} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.898} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.857} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.536} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.282} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.019} {0.000} {0.727} {0.542} {3.390} {3.300} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U231} {A} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.342} {} {3.598} {3.509} {} {1} {(488.40, 634.50) (493.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n220} {} {0.001} {0.000} {0.342} {0.048} {3.599} {3.510} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.296} {} {3.789} {3.699} {} {1} {(423.60, 631.50) (428.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n224} {} {0.001} {0.000} {0.296} {0.053} {3.790} {3.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {A} {^} {Y} {^} {} {OR2X1} {0.286} {0.000} {0.182} {} {4.076} {3.987} {} {1} {(428.40, 508.50) (421.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.003} {0.000} {0.182} {0.061} {4.078} {3.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.666} {0.000} {0.915} {} {4.744} {4.655} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.003} {0.000} {0.915} {0.387} {4.747} {4.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.335} {} {4.978} {4.889} {} {1} {(392.40, 370.50) (385.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.335} {0.023} {4.978} {4.889} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.089} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.089} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.395} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.643} {0.000} {1.436} {5.559} {0.949} {1.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.035}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.966}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.054}
    {=} {Slack Time} {-0.088}
  END_SLK_CLC
  SLK -0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.088} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.088} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.218} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.899} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.858} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.865} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.537} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.284} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.581} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.790} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {4.044} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {4.045} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.709} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.025} {0.000} {0.920} {0.388} {4.822} {4.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.336} {} {5.053} {4.965} {} {1} {(1105.20, 670.50) (1112.40, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.336} {0.023} {5.054} {4.966} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.088} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.088} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.393} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.745} {0.000} {1.482} {5.559} {1.051} {1.138} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.968}
    {=} {Slack Time} {-0.084}
  END_SLK_CLC
  SLK -0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.084} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.084} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.222} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.903} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.862} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.541} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.549} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.287} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.580} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.770} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {4.029} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {4.031} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.649} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.851} {0.354} {4.737} {4.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.324} {} {4.967} {4.883} {} {1} {(442.80, 391.50) (435.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.324} {0.026} {4.968} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.084} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.084} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.389} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.641} {0.000} {1.436} {5.559} {0.947} {1.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.055}
    {-} {Setup} {1.036}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.969}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.051}
    {=} {Slack Time} {-0.082}
  END_SLK_CLC
  SLK -0.082
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.082} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.082} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.224} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.905} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.864} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.543} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.289} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.587} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.796} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {4.050} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {4.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.715} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.025} {0.000} {0.920} {0.388} {4.822} {4.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.334} {} {5.050} {4.968} {} {1} {(1107.60, 631.50) (1114.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.334} {0.022} {5.051} {4.969} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.082} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.082} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.387} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.749} {0.000} {1.482} {5.559} {1.055} {1.136} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.947}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.884}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.963}
    {=} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.080} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.080} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.226} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.907} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.866} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.545} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.291} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.584} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.774} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {4.033} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {4.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.653} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.851} {0.354} {4.737} {4.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.321} {} {4.963} {4.883} {} {1} {(486.00, 391.50) (493.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.321} {0.024} {4.963} {4.884} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.080} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.080} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.385} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.641} {0.000} {1.436} {5.559} {0.947} {1.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.949}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.885}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.964}
    {=} {Slack Time} {-0.080}
  END_SLK_CLC
  SLK -0.080
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.080} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.080} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.226} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.908} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.866} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.545} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.292} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.584} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.774} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {4.034} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {4.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.653} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.009} {0.000} {0.851} {0.354} {4.741} {4.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.318} {} {4.964} {4.884} {} {1} {(392.40, 430.50) (385.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.318} {0.023} {4.964} {4.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.080} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.080} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.385} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.643} {0.000} {1.436} {5.559} {0.949} {1.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.949}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.885}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.964}
    {=} {Slack Time} {-0.079}
  END_SLK_CLC
  SLK -0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.079} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.227} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.908} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.867} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.546} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.292} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.020} {0.000} {0.727} {0.542} {3.392} {3.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.272} {0.000} {0.333} {} {3.664} {3.585} {} {1} {(469.20, 571.50) (466.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.333} {0.041} {3.665} {3.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.272} {} {3.854} {3.775} {} {1} {(433.20, 574.50) (426.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.272} {0.043} {3.855} {3.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.258} {0.000} {0.151} {} {4.113} {4.034} {} {1} {(428.40, 493.50) (421.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.151} {0.048} {4.114} {4.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.618} {0.000} {0.850} {} {4.732} {4.654} {} {8} {(423.60, 394.50) (418.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.009} {0.000} {0.851} {0.354} {4.742} {4.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.317} {} {4.963} {4.884} {} {1} {(392.40, 451.50) (385.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.317} {0.022} {4.964} {4.885} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.079} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.079} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.384} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.643} {0.000} {1.436} {5.559} {0.949} {1.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.079}
    {-} {Setup} {1.035}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.045}
    {=} {Slack Time} {-0.050}
  END_SLK_CLC
  SLK -0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.050} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.050} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.256} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.896} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.902} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.575} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.321} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.618} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.620} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.828} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {4.081} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {4.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.747} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.017} {0.000} {0.920} {0.388} {4.814} {4.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.336} {} {5.044} {4.994} {} {1} {(1122.00, 490.50) (1129.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.000} {0.000} {0.336} {0.023} {5.045} {4.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.050} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.050} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.356} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.774} {0.000} {1.481} {5.559} {1.079} {1.129} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.028}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.011}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.056}
    {=} {Slack Time} {-0.046}
  END_SLK_CLC
  SLK -0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.260} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.942} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.900} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.907} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.579} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.326} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.340} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.623} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.832} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {4.086} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {4.087} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.752} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.005} {0.000} {0.920} {0.388} {4.802} {4.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.252} {0.000} {0.353} {} {5.055} {5.009} {} {1} {(992.40, 430.50) (985.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.353} {0.032} {5.056} {5.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.046} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.046} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.351} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.783} {0.000} {1.481} {5.559} {1.089} {1.134} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.083}
    {-} {Setup} {1.035}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.998}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.034}
    {=} {Slack Time} {-0.037}
  END_SLK_CLC
  SLK -0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.037} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.037} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.269} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.909} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.588} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.335} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.632} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.841} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {4.095} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {4.096} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.760} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.007} {0.000} {0.920} {0.388} {4.804} {4.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.335} {} {5.033} {4.997} {} {1} {(1107.60, 370.50) (1114.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.335} {0.022} {5.034} {4.998} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.037} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.037} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.342} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.777} {0.000} {1.481} {5.559} {1.083} {1.119} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.087}
    {-} {Setup} {1.033}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.004}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.041}
    {=} {Slack Time} {-0.037}
  END_SLK_CLC
  SLK -0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.037} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.037} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.269} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {0.950} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.909} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.588} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.335} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.015} {0.000} {0.728} {0.542} {3.386} {3.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.283} {0.000} {0.341} {} {3.668} {3.632} {} {1} {(1026.00, 631.50) (1023.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.341} {0.046} {3.670} {3.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.208} {0.000} {0.295} {} {3.878} {3.841} {} {1} {(1035.60, 574.50) (1042.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.001} {0.000} {0.295} {0.053} {3.879} {3.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.252} {0.000} {0.139} {} {4.131} {4.095} {} {1} {(1059.60, 448.50) (1066.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.139} {0.043} {4.132} {4.096} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.665} {0.000} {0.920} {} {4.797} {4.760} {} {8} {(1071.60, 394.50) (1066.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.006} {0.000} {0.920} {0.388} {4.803} {4.766} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.341} {} {5.040} {5.004} {} {1} {(970.80, 370.50) (963.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.341} {0.026} {5.041} {5.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.037} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.037} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.342} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.782} {0.000} {1.481} {5.559} {1.087} {1.124} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.090}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.001}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.981}
    {=} {Slack Time} {0.019}
  END_SLK_CLC
  SLK 0.019
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.019} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.325} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.965} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.644} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.390} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.677} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.885} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {4.158} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {4.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.763} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.013} {0.000} {0.836} {0.345} {4.756} {4.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.224} {0.000} {0.316} {} {4.980} {5.000} {} {1} {(882.00, 511.50) (889.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.316} {0.024} {4.981} {5.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.019} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.019} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.286} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.784} {0.000} {1.481} {5.559} {1.090} {1.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.089}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.980}
    {=} {Slack Time} {0.020}
  END_SLK_CLC
  SLK 0.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.325} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.966} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.645} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.391} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.013} {0.000} {0.728} {0.542} {3.384} {3.404} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.334} {} {3.658} {3.678} {} {1} {(867.60, 631.50) (870.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.334} {0.042} {3.659} {3.679} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.207} {0.000} {0.295} {} {3.866} {3.886} {} {1} {(906.00, 634.50) (913.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.295} {0.053} {3.868} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.162} {} {4.139} {4.159} {} {1} {(908.40, 493.50) (915.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.162} {0.053} {4.140} {4.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.603} {0.000} {0.835} {} {4.744} {4.764} {} {8} {(915.60, 367.50) (920.40, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.010} {0.000} {0.836} {0.345} {4.754} {4.774} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.318} {} {4.980} {5.000} {} {1} {(901.20, 391.50) (908.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.318} {0.025} {4.980} {5.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.020} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.020} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.286} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.784} {0.000} {1.481} {5.559} {1.089} {1.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.067}
    {-} {Setup} {1.037}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.980}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.956}
    {=} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.330} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.971} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.650} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.396} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.685} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.856} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.106} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.107} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.727} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.018} {0.000} {0.858} {0.356} {4.720} {4.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.328} {} {4.955} {4.980} {} {1} {(1107.60, 610.50) (1100.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.328} {0.028} {4.956} {4.980} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.281} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.482} {5.559} {1.067} {1.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.067}
    {-} {Setup} {1.037}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.980}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.954}
    {=} {Slack Time} {0.026}
  END_SLK_CLC
  SLK 0.026
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.026} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.332} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.972} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.651} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.397} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.686} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.857} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.858} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.107} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.728} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.018} {0.000} {0.858} {0.356} {4.721} {4.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.327} {} {4.953} {4.979} {} {1} {(1038.00, 610.50) (1045.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.327} {0.027} {4.954} {4.980} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.026} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.026} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.280} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.482} {5.559} {1.067} {1.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.068}
    {-} {Setup} {1.038}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.979}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.949}
    {=} {Slack Time} {0.031}
  END_SLK_CLC
  SLK 0.031
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.031} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.031} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.336} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.977} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.655} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.402} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.691} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.862} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.112} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.113} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.733} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.018} {0.000} {0.858} {0.356} {4.721} {4.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.323} {} {4.948} {4.979} {} {1} {(985.20, 610.50) (992.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.323} {0.025} {4.949} {4.979} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.031} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.031} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.275} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.762} {0.000} {1.482} {5.559} {1.068} {1.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.072}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.944}
    {=} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.345} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.026} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.985} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.992} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.664} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.410} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.699} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.870} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.121} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.741} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.018} {0.000} {0.858} {0.356} {4.720} {4.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.320} {} {4.944} {4.983} {} {1} {(1141.20, 610.50) (1134.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.320} {0.023} {4.944} {4.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.266} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.767} {0.000} {1.482} {5.559} {1.072} {1.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.076}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.942}
    {=} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.351} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.032} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {1.991} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {1.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.670} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.416} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.705} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.876} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.877} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.127} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.747} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.016} {0.000} {0.858} {0.356} {4.719} {4.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.319} {} {4.941} {4.987} {} {1} {(1124.40, 550.50) (1131.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.319} {0.023} {4.942} {4.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.260} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.771} {0.000} {1.481} {5.559} {1.076} {1.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.081}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.992}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.937}
    {=} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.055} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.055} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.360} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {2.001} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {2.007} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.680} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.426} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.715} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.716} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.886} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.136} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.757} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.011} {0.000} {0.857} {0.356} {4.713} {4.768} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.319} {} {4.936} {4.991} {} {1} {(1100.40, 430.50) (1107.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.319} {0.023} {4.937} {4.992} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.055} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.055} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.251} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.775} {0.000} {1.481} {5.559} {1.081} {1.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.087}
    {-} {Setup} {1.038}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.936}
    {=} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.063} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.063} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.369} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.050} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {2.009} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {2.015} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.688} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.434} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.723} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.894} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.144} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.765} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.007} {0.000} {0.857} {0.356} {4.709} {4.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.322} {} {4.935} {4.998} {} {1} {(1009.20, 391.50) (1016.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.322} {0.024} {4.936} {4.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.063} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.063} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.243} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.782} {0.000} {1.481} {5.559} {1.087} {1.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.088}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.932}
    {=} {Slack Time} {0.067}
  END_SLK_CLC
  SLK 0.067
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.067} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.067} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.372} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.682} {0.000} {1.477} {5.559} {0.987} {1.054} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.959} {0.000} {0.481} {} {1.946} {2.012} {} {4} {(1026.00, 748.50) (1002.00, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.481} {0.159} {1.952} {2.019} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.673} {0.000} {0.851} {} {2.625} {2.691} {} {8} {(939.60, 607.50) (937.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.008} {0.000} {0.851} {0.330} {2.633} {2.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n29} {A} {^} {Y} {^} {} {BUFX2} {0.738} {0.000} {0.727} {} {3.371} {3.438} {} {11} {(858.00, 547.50) (862.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n29} {} {0.014} {0.000} {0.728} {0.542} {3.386} {3.452} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.275} {0.000} {0.335} {} {3.660} {3.727} {} {1} {(1006.80, 511.50) (1009.20, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.001} {0.000} {0.335} {0.042} {3.662} {3.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.169} {0.000} {0.247} {} {3.831} {3.898} {} {1} {(1047.60, 514.50) (1040.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.247} {0.032} {3.832} {3.898} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.147} {} {4.081} {4.148} {} {1} {(1038.00, 493.50) (1045.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.147} {0.046} {4.082} {4.149} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.620} {0.000} {0.857} {} {4.702} {4.769} {} {8} {(1069.20, 427.50) (1074.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.007} {0.000} {0.857} {0.356} {4.709} {4.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.319} {} {4.931} {4.998} {} {1} {(1014.00, 430.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.319} {0.022} {4.932} {4.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.067} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.067} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.239} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.782} {0.000} {1.481} {5.559} {1.088} {1.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.951}
    {-} {Setup} {0.295}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.606}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.431}
    {=} {Slack Time} {0.175}
  END_SLK_CLC
  SLK 0.175
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.175} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.175} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.481} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.666} {0.000} {1.476} {5.559} {0.971} {1.146} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.623} {0.000} {0.077} {} {1.595} {1.770} {} {1} {(982.80, 733.50) (1006.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN2_nfifo_full} {} {0.000} {0.000} {0.077} {0.020} {1.595} {1.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC2_nfifo_full} {A} {^} {Y} {^} {} {BUFX2} {0.447} {0.000} {0.480} {} {2.042} {2.217} {} {2} {(1021.20, 727.50) (1026.00, 730.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.016} {0.000} {0.480} {0.353} {2.057} {2.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.244} {0.000} {0.206} {} {2.301} {2.476} {} {1} {(838.80, 568.50) (836.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN14_wenable_fifo} {} {0.000} {0.000} {0.206} {0.021} {2.301} {2.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC14_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.765} {0.000} {0.832} {} {3.066} {3.241} {} {11} {(817.20, 574.50) (812.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.017} {0.000} {0.833} {0.624} {3.084} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.496} {0.000} {0.407} {} {3.580} {3.755} {} {2} {(831.60, 790.50) (834.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.407} {0.094} {3.582} {3.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.371} {0.000} {0.365} {} {3.952} {4.127} {} {2} {(872.40, 814.50) (874.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.002} {0.000} {0.365} {0.103} {3.955} {4.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.256} {0.000} {0.225} {} {4.211} {4.386} {} {1} {(908.40, 844.50) (906.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.225} {0.062} {4.213} {4.388} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.505} {0.000} {0.647} {} {4.718} {4.894} {} {5} {(930.00, 871.50) (939.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.002} {0.000} {0.647} {0.236} {4.721} {4.896} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.372} {0.000} {0.263} {} {5.093} {5.268} {} {2} {(942.00, 850.50) (949.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.263} {0.092} {5.095} {5.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.331} {0.000} {0.328} {} {5.426} {5.602} {} {2} {(980.40, 850.50) (973.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.005} {0.000} {0.328} {0.106} {5.431} {5.606} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.175} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.175} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.646} {0.000} {1.474} {5.559} {0.951} {0.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.020}
    {-} {Setup} {0.381}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.590}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.388}
    {=} {Slack Time} {0.202}
  END_SLK_CLC
  SLK 0.202
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.202} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.202} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.507} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.068} {0.000} {1.101} {5.559} {0.374} {0.576} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.680} {0.000} {0.211} {} {1.054} {1.255} {} {1} {(450.00, 1108.50) (474.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.211} {0.070} {1.055} {1.257} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX4} {0.179} {0.000} {0.190} {} {1.234} {1.436} {} {6} {(483.60, 1111.50) (486.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.007} {0.000} {0.190} {0.242} {1.242} {1.443} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.276} {0.000} {0.323} {} {1.518} {1.720} {} {6} {(512.40, 1051.50) (514.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN24_curr_state_0} {} {0.004} {0.000} {0.323} {0.239} {1.522} {1.723} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.189} {0.000} {0.238} {} {1.711} {1.913} {} {1} {(514.80, 994.50) (512.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.238} {0.033} {1.711} {1.913} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.252} {0.000} {0.302} {} {1.964} {2.166} {} {2} {(493.20, 1000.50) (495.60, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.002} {0.000} {0.302} {0.075} {1.966} {2.168} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.090} {0.000} {0.174} {} {2.056} {2.258} {} {1} {(548.40, 970.50) (550.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.174} {0.039} {2.057} {2.259} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.173} {0.000} {0.175} {} {2.230} {2.432} {} {4} {(550.80, 931.50) (548.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN28_FE_OFN12_load_data_1_int} {} {0.000} {0.000} {0.175} {0.120} {2.231} {2.433} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.204} {0.000} {0.241} {} {2.435} {2.637} {} {2} {(598.80, 937.50) (601.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.241} {0.102} {2.438} {2.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.156} {0.000} {0.149} {} {2.594} {2.796} {} {1} {(783.60, 910.50) (786.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.149} {0.081} {2.596} {2.798} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.377} {} {2.892} {3.094} {} {2} {(1047.60, 934.50) (1050.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.377} {0.096} {2.894} {3.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.333} {0.000} {0.312} {} {3.227} {3.429} {} {2} {(1057.20, 970.50) (1059.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.002} {0.000} {0.312} {0.092} {3.229} {3.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.341} {0.000} {0.356} {} {3.570} {3.772} {} {2} {(1078.80, 994.50) (1076.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.356} {0.100} {3.571} {3.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.295} {0.000} {0.279} {} {3.866} {4.068} {} {2} {(1083.60, 1024.50) (1086.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.002} {0.000} {0.279} {0.084} {3.868} {4.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.098} {0.000} {0.116} {} {3.966} {4.168} {} {1} {(1090.80, 1111.50) (1093.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.116} {0.037} {3.966} {4.168} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.181} {0.000} {0.251} {} {4.147} {4.349} {} {1} {(1076.40, 1111.50) (1074.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.251} {0.073} {4.148} {4.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.184} {0.000} {0.197} {} {4.332} {4.534} {} {5} {(1083.60, 1090.50) (1086.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.197} {0.238} {4.339} {4.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.291} {0.000} {0.317} {} {4.629} {4.831} {} {2} {(1093.20, 991.50) (1100.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.317} {0.102} {4.631} {4.833} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {^} {Y} {v} {} {XOR2X1} {0.353} {0.000} {0.306} {} {4.984} {5.186} {} {2} {(1110.00, 931.50) (1102.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.006} {0.000} {0.306} {0.112} {4.990} {5.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.202} {0.000} {0.133} {} {5.192} {5.394} {} {1} {(1107.60, 871.50) (1100.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.000} {0.000} {0.133} {0.024} {5.192} {5.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.101} {0.000} {0.115} {} {5.294} {5.495} {} {1} {(1112.40, 877.50) (1114.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.001} {0.000} {0.115} {0.037} {5.294} {5.496} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.103} {} {5.387} {5.589} {} {1} {(1119.60, 934.50) (1117.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.103} {0.023} {5.388} {5.590} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.202} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.202} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.104} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.715} {0.000} {1.479} {5.559} {1.020} {0.818} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[0]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.008}
    {-} {Setup} {0.367}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.591}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.207}
    {=} {Slack Time} {0.384}
  END_SLK_CLC
  SLK 0.384
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.384} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.384} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.690} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.068} {0.000} {1.101} {5.559} {0.374} {0.758} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[0]} {CLK} {^} {Q} {^} {} {DFFSR} {0.680} {0.000} {0.211} {} {1.054} {1.438} {} {1} {(450.00, 1108.50) (474.00, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[0]} {} {0.001} {0.000} {0.211} {0.070} {1.055} {1.439} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC24_curr_state_0} {A} {^} {Y} {v} {} {INVX4} {0.179} {0.000} {0.190} {} {1.234} {1.618} {} {6} {(483.60, 1111.50) (486.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.007} {0.000} {0.190} {0.242} {1.242} {1.626} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC25_curr_state_0} {A} {v} {Y} {^} {} {INVX2} {0.276} {0.000} {0.323} {} {1.518} {1.902} {} {6} {(512.40, 1051.50) (514.80, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN24_curr_state_0} {} {0.004} {0.000} {0.323} {0.239} {1.522} {1.906} {} {} {} 
    INST {I0/LD/CTRL/U89} {B} {^} {Y} {v} {} {NOR2X1} {0.189} {0.000} {0.238} {} {1.711} {2.095} {} {1} {(514.80, 994.50) (512.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n81} {} {0.001} {0.000} {0.238} {0.033} {1.711} {2.096} {} {} {} 
    INST {I0/LD/CTRL/U88} {C} {v} {Y} {^} {} {NAND3X1} {0.252} {0.000} {0.302} {} {1.964} {2.348} {} {2} {(493.20, 1000.50) (495.60, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.002} {0.000} {0.302} {0.075} {1.966} {2.350} {} {} {} 
    INST {I0/LD/CTRL/U84} {A} {^} {Y} {v} {} {NAND2X1} {0.090} {0.000} {0.174} {} {2.056} {2.440} {} {1} {(548.40, 970.50) (550.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_RN_1} {} {0.001} {0.000} {0.174} {0.039} {2.057} {2.441} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC39_load_data_1_int} {A} {v} {Y} {^} {} {INVX2} {0.173} {0.000} {0.175} {} {2.230} {2.614} {} {4} {(550.80, 931.50) (548.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/FE_OFN28_FE_OFN12_load_data_1_int} {} {0.000} {0.000} {0.175} {0.120} {2.231} {2.615} {} {} {} 
    INST {I0/LD/CTRL/U82} {B} {^} {Y} {v} {} {NAND2X1} {0.204} {0.000} {0.241} {} {2.435} {2.819} {} {2} {(598.80, 937.50) (601.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.241} {0.102} {2.438} {2.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {v} {Y} {^} {} {INVX2} {0.156} {0.000} {0.149} {} {2.594} {2.978} {} {1} {(783.60, 910.50) (786.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n1} {} {0.002} {0.000} {0.149} {0.081} {2.596} {2.980} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {B} {^} {Y} {v} {} {NOR2X1} {0.296} {0.000} {0.377} {} {2.892} {3.276} {} {2} {(1047.60, 934.50) (1050.00, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.377} {0.096} {2.894} {3.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.333} {0.000} {0.312} {} {3.227} {3.611} {} {2} {(1057.20, 970.50) (1059.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.002} {0.000} {0.312} {0.092} {3.229} {3.613} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.341} {0.000} {0.356} {} {3.570} {3.954} {} {2} {(1078.80, 994.50) (1076.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.001} {0.000} {0.356} {0.100} {3.571} {3.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.295} {0.000} {0.279} {} {3.866} {4.250} {} {2} {(1083.60, 1024.50) (1086.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.002} {0.000} {0.279} {0.084} {3.868} {4.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.098} {0.000} {0.116} {} {3.966} {4.350} {} {1} {(1090.80, 1111.50) (1093.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.116} {0.037} {3.966} {4.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.181} {0.000} {0.251} {} {4.147} {4.531} {} {1} {(1076.40, 1111.50) (1074.00, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.251} {0.073} {4.148} {4.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.184} {0.000} {0.197} {} {4.332} {4.717} {} {5} {(1083.60, 1090.50) (1086.00, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.006} {0.000} {0.197} {0.238} {4.339} {4.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {v} {} {XOR2X1} {0.294} {0.000} {0.284} {} {4.633} {5.017} {} {2} {(1093.20, 991.50) (1100.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.284} {0.102} {4.634} {5.019} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.341} {0.000} {0.343} {} {4.975} {5.359} {} {2} {(1110.00, 931.50) (1102.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.006} {0.000} {0.342} {0.111} {4.981} {5.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPC47_gray_rptr_2} {A} {^} {Y} {^} {} {BUFX2} {0.225} {0.000} {0.080} {} {5.206} {5.590} {} {1} {(1088.40, 787.50) (1083.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPN47_gray_rptr_2} {} {0.001} {0.000} {0.080} {0.025} {5.207} {5.591} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.384} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.384} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.079} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.702} {0.000} {1.479} {5.559} {1.008} {0.624} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.448}
    {-} {Setup} {0.044}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.354}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.912}
    {=} {Slack Time} {0.442}
  END_SLK_CLC
  SLK 0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.442} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.442} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.748} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.320} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.190} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.191} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.530} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.532} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.026} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.030} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.185} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.185} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.660} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.539} {0.162} {3.223} {3.665} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.360} {0.000} {0.094} {} {3.583} {4.025} {} {1} {(673.20, 907.50) (678.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.034} {3.583} {4.025} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.285} {0.000} {0.444} {} {3.869} {4.310} {} {4} {(678.00, 874.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.444} {0.144} {3.869} {4.311} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.235} {0.000} {0.198} {} {4.104} {4.546} {} {1} {(654.00, 868.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.198} {0.020} {4.104} {4.546} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC23_n58} {A} {v} {Y} {v} {} {BUFX2} {0.502} {0.000} {0.456} {} {4.606} {5.048} {} {8} {(651.60, 847.50) (646.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN23_n58} {} {0.014} {0.000} {0.457} {0.340} {4.621} {5.062} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.183} {0.000} {0.218} {} {4.804} {5.246} {} {1} {(423.60, 871.50) (426.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.218} {0.028} {4.805} {5.246} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.107} {0.000} {0.213} {} {4.911} {5.353} {} {1} {(421.20, 904.50) (421.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.213} {0.029} {4.912} {5.354} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.442} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.442} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.136} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.143} {0.000} {1.192} {5.559} {0.448} {0.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.043}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.387}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.933}
    {=} {Slack Time} {0.454}
  END_SLK_CLC
  SLK 0.454
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.454} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.454} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.760} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.202} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.203} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.542} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.544} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.038} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.043} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.197} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.743} {3.198} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.672} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.539} {0.162} {3.223} {3.677} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.354} {0.000} {0.088} {} {3.576} {4.030} {} {1} {(766.80, 907.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.088} {0.028} {3.576} {4.030} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.430} {} {3.860} {4.314} {} {4} {(759.60, 907.50) (757.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.430} {0.145} {3.864} {4.318} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.231} {0.000} {0.194} {} {4.095} {4.549} {} {1} {(740.40, 868.50) (742.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.194} {0.020} {4.095} {4.549} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.511} {0.000} {0.470} {} {4.605} {5.059} {} {8} {(759.60, 874.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.017} {0.000} {0.471} {0.350} {4.622} {5.076} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.205} {0.000} {0.231} {} {4.827} {5.281} {} {1} {(435.60, 811.50) (438.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.231} {0.037} {4.828} {5.282} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {^} {Y} {v} {} {OAI21X1} {0.103} {0.000} {0.221} {} {4.932} {5.386} {} {1} {(445.20, 904.50) (445.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.221} {0.027} {4.933} {5.387} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.454} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.454} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.148} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.174} {0.000} {1.222} {5.559} {0.479} {0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.481}
    {-} {Setup} {0.042}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.389}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.930}
    {=} {Slack Time} {0.460}
  END_SLK_CLC
  SLK 0.460
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.460} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.460} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.765} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.338} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.208} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.209} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.548} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.550} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.044} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.588} {3.048} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.202} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.743} {3.203} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.678} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.539} {0.162} {3.223} {3.683} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.360} {0.000} {0.094} {} {3.583} {4.042} {} {1} {(673.20, 907.50) (678.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.034} {3.583} {4.043} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.285} {0.000} {0.444} {} {3.868} {4.328} {} {4} {(678.00, 874.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.444} {0.144} {3.869} {4.328} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.235} {0.000} {0.198} {} {4.104} {4.563} {} {1} {(654.00, 868.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.198} {0.020} {4.104} {4.564} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC23_n58} {A} {v} {Y} {v} {} {BUFX2} {0.502} {0.000} {0.456} {} {4.606} {5.066} {} {8} {(651.60, 847.50) (646.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN23_n58} {} {0.011} {0.000} {0.457} {0.340} {4.618} {5.077} {} {} {} 
    INST {I0/LD/T_SR_1/U28} {D} {v} {Y} {^} {} {AOI22X1} {0.197} {0.000} {0.248} {} {4.814} {5.274} {} {1} {(632.40, 811.50) (634.80, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n54} {} {0.001} {0.000} {0.248} {0.034} {4.815} {5.275} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {C} {^} {Y} {v} {} {OAI21X1} {0.113} {0.000} {0.217} {} {4.928} {5.388} {} {1} {(630.00, 877.50) (630.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n45} {} {0.001} {0.000} {0.217} {0.032} {4.930} {5.389} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.460} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.460} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.154} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.176} {0.000} {1.222} {5.559} {0.481} {0.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.475}
    {-} {Setup} {0.031}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.394}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.929}
    {=} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.465} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.465} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.770} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.343} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.213} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.214} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.553} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.555} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.049} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.588} {3.053} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.207} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.743} {3.208} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.683} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.539} {0.162} {3.223} {3.688} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.360} {0.000} {0.094} {} {3.583} {4.047} {} {1} {(673.20, 907.50) (678.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.034} {3.583} {4.048} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.285} {0.000} {0.444} {} {3.868} {4.333} {} {4} {(678.00, 874.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.444} {0.144} {3.869} {4.333} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.235} {0.000} {0.198} {} {4.104} {4.568} {} {1} {(654.00, 868.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.198} {0.020} {4.104} {4.569} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC23_n58} {A} {v} {Y} {v} {} {BUFX2} {0.502} {0.000} {0.456} {} {4.606} {5.071} {} {8} {(651.60, 847.50) (646.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN23_n58} {} {0.014} {0.000} {0.457} {0.340} {4.620} {5.085} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.196} {0.000} {0.228} {} {4.816} {5.281} {} {1} {(459.60, 871.50) (457.20, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.228} {0.034} {4.817} {5.282} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {^} {Y} {v} {} {OAI21X1} {0.111} {0.000} {0.172} {} {4.928} {5.393} {} {1} {(397.20, 877.50) (397.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.172} {0.031} {4.929} {5.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.465} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.465} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.159} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.169} {0.000} {1.220} {5.559} {0.475} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.038}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.392}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.926}
    {=} {Slack Time} {0.466}
  END_SLK_CLC
  SLK 0.466
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.466} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.466} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.772} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.344} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.214} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.216} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.554} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.556} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.050} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.055} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.209} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.210} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.685} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.539} {0.162} {3.223} {3.689} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.360} {0.000} {0.094} {} {3.583} {4.049} {} {1} {(673.20, 907.50) (678.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.034} {3.583} {4.050} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.285} {0.000} {0.444} {} {3.869} {4.335} {} {4} {(678.00, 874.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.444} {0.144} {3.869} {4.335} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.235} {0.000} {0.198} {} {4.104} {4.570} {} {1} {(654.00, 868.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.198} {0.020} {4.104} {4.570} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC23_n58} {A} {v} {Y} {v} {} {BUFX2} {0.502} {0.000} {0.456} {} {4.606} {5.072} {} {8} {(651.60, 847.50) (646.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN23_n58} {} {0.012} {0.000} {0.457} {0.340} {4.618} {5.084} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {D} {v} {Y} {^} {} {AOI22X1} {0.213} {0.000} {0.261} {} {4.831} {5.298} {} {1} {(594.00, 850.50) (596.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.261} {0.042} {4.833} {5.299} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.093} {0.000} {0.201} {} {4.925} {5.392} {} {1} {(495.60, 844.50) (495.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.000} {0.000} {0.201} {0.020} {4.926} {5.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.466} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.466} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.161} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.174} {0.000} {1.222} {5.559} {0.480} {0.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.481}
    {-} {Setup} {0.041}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.390}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.904}
    {=} {Slack Time} {0.486}
  END_SLK_CLC
  SLK 0.486
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.486} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.792} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.364} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.234} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.235} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.574} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.576} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.070} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.075} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.229} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.230} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.704} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.539} {0.162} {3.223} {3.709} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.354} {0.000} {0.088} {} {3.576} {4.062} {} {1} {(766.80, 907.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.088} {0.028} {3.576} {4.062} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.430} {} {3.860} {4.346} {} {4} {(759.60, 907.50) (757.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.430} {0.145} {3.864} {4.350} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.231} {0.000} {0.194} {} {4.095} {4.581} {} {1} {(740.40, 868.50) (742.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.194} {0.020} {4.095} {4.581} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.511} {0.000} {0.470} {} {4.605} {5.091} {} {8} {(759.60, 874.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.012} {0.000} {0.470} {0.350} {4.618} {5.104} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {D} {v} {Y} {^} {} {AOI22X1} {0.193} {0.000} {0.222} {} {4.811} {5.297} {} {1} {(589.20, 811.50) (591.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.001} {0.000} {0.222} {0.032} {4.812} {5.298} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.092} {0.000} {0.212} {} {4.904} {5.390} {} {1} {(567.60, 844.50) (567.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.000} {0.000} {0.212} {0.021} {4.904} {5.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.486} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.486} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.180} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.175} {0.000} {1.222} {5.559} {0.481} {-0.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.523}
    {-} {Setup} {0.027}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.446}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.932}
    {=} {Slack Time} {0.514}
  END_SLK_CLC
  SLK 0.514
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.514} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.514} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.820} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.392} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.262} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.263} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.602} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.604} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.098} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.102} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.257} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.257} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.732} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.539} {0.162} {3.223} {3.737} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.354} {0.000} {0.088} {} {3.576} {4.090} {} {1} {(766.80, 907.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.088} {0.028} {3.576} {4.090} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.430} {} {3.860} {4.374} {} {4} {(759.60, 907.50) (757.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.430} {0.145} {3.864} {4.378} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.231} {0.000} {0.194} {} {4.095} {4.608} {} {1} {(740.40, 868.50) (742.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.194} {0.020} {4.095} {4.608} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.511} {0.000} {0.470} {} {4.605} {5.119} {} {8} {(759.60, 874.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.017} {0.000} {0.471} {0.350} {4.622} {5.136} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.203} {0.000} {0.229} {} {4.825} {5.339} {} {1} {(438.00, 790.50) (440.40, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.229} {0.036} {4.826} {5.340} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {OAI21X1} {0.105} {0.000} {0.175} {} {4.931} {5.445} {} {1} {(440.40, 844.50) (440.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.175} {0.028} {4.932} {5.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.514} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.514} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.208} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.218} {0.000} {1.265} {5.559} {0.523} {0.009} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Setup} {0.034}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.479}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.926}
    {=} {Slack Time} {0.553}
  END_SLK_CLC
  SLK 0.553
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.553} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.553} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.859} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.431} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.301} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.303} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.641} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.643} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.137} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.142} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.296} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.297} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.772} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.539} {0.162} {3.223} {3.776} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.354} {0.000} {0.088} {} {3.576} {4.129} {} {1} {(766.80, 907.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.088} {0.028} {3.576} {4.129} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.430} {} {3.860} {4.414} {} {4} {(759.60, 907.50) (757.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.430} {0.145} {3.864} {4.417} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.231} {0.000} {0.194} {} {4.095} {4.648} {} {1} {(740.40, 868.50) (742.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.194} {0.020} {4.095} {4.648} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.511} {0.000} {0.470} {} {4.605} {5.158} {} {8} {(759.60, 874.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.016} {0.000} {0.471} {0.350} {4.622} {5.175} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {D} {v} {Y} {^} {} {AOI22X1} {0.202} {0.000} {0.228} {} {4.824} {5.377} {} {1} {(488.40, 790.50) (486.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.001} {0.000} {0.228} {0.036} {4.825} {5.378} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.218} {} {4.925} {5.478} {} {1} {(421.20, 784.50) (421.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.218} {0.025} {4.926} {5.479} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.553} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.553} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.248} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.257} {0.000} {1.299} {5.559} {0.563} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.553}
    {-} {Setup} {0.032}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.472}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.915}
    {=} {Slack Time} {0.557}
  END_SLK_CLC
  SLK 0.557
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.557} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.557} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.862} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.435} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.305} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.306} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.645} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.647} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.141} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.145} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.300} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.300} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.775} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.539} {0.162} {3.223} {3.780} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.360} {0.000} {0.094} {} {3.583} {4.140} {} {1} {(673.20, 907.50) (678.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.034} {3.583} {4.140} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.285} {0.000} {0.444} {} {3.869} {4.425} {} {4} {(678.00, 874.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.444} {0.144} {3.869} {4.426} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.235} {0.000} {0.198} {} {4.104} {4.661} {} {1} {(654.00, 868.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.198} {0.020} {4.104} {4.661} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC23_n58} {A} {v} {Y} {v} {} {BUFX2} {0.502} {0.000} {0.456} {} {4.606} {5.163} {} {8} {(651.60, 847.50) (646.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN23_n58} {} {0.013} {0.000} {0.457} {0.340} {4.619} {5.176} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {D} {v} {Y} {^} {} {AOI22X1} {0.197} {0.000} {0.229} {} {4.817} {5.374} {} {1} {(466.80, 811.50) (469.20, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.229} {0.034} {4.818} {5.375} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {^} {Y} {v} {} {OAI21X1} {0.096} {0.000} {0.205} {} {4.914} {5.471} {} {1} {(409.20, 817.50) (409.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.205} {0.023} {4.915} {5.472} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.557} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.557} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.251} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.248} {0.000} {1.291} {5.559} {0.553} {-0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.012}
    {-} {Setup} {0.335}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.626}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.042}
    {=} {Slack Time} {0.584}
  END_SLK_CLC
  SLK 0.584
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.889} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.666} {0.000} {1.476} {5.559} {0.971} {1.555} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.623} {0.000} {0.077} {} {1.595} {2.178} {} {1} {(982.80, 733.50) (1006.80, 721.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN2_nfifo_full} {} {0.000} {0.000} {0.077} {0.020} {1.595} {2.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC2_nfifo_full} {A} {^} {Y} {^} {} {BUFX2} {0.447} {0.000} {0.480} {} {2.042} {2.625} {} {2} {(1021.20, 727.50) (1026.00, 730.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.016} {0.000} {0.480} {0.353} {2.057} {2.641} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.244} {0.000} {0.206} {} {2.301} {2.885} {} {1} {(838.80, 568.50) (836.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN14_wenable_fifo} {} {0.000} {0.000} {0.206} {0.021} {2.301} {2.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC14_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.765} {0.000} {0.832} {} {3.066} {3.650} {} {11} {(817.20, 574.50) (812.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.017} {0.000} {0.833} {0.624} {3.084} {3.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.496} {0.000} {0.407} {} {3.580} {4.164} {} {2} {(831.60, 790.50) (834.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.407} {0.094} {3.582} {4.165} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.371} {0.000} {0.365} {} {3.952} {4.536} {} {2} {(872.40, 814.50) (874.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.002} {0.000} {0.365} {0.103} {3.955} {4.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.256} {0.000} {0.225} {} {4.211} {4.795} {} {1} {(908.40, 844.50) (906.00, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.002} {0.000} {0.225} {0.062} {4.213} {4.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.505} {0.000} {0.647} {} {4.718} {5.302} {} {5} {(930.00, 871.50) (939.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.002} {0.000} {0.647} {0.236} {4.721} {5.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.319} {0.000} {0.292} {} {5.040} {5.624} {} {2} {(942.00, 850.50) (949.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.292} {0.092} {5.042} {5.626} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.584} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.584} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.278} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.706} {0.000} {1.479} {5.559} {1.012} {0.428} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.665}
    {-} {Setup} {0.027}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.589}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.923}
    {=} {Slack Time} {0.666}
  END_SLK_CLC
  SLK 0.666
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.666} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.666} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.971} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.544} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.414} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.415} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.754} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.756} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.250} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.254} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.408} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.409} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.884} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.005} {0.000} {0.539} {0.162} {3.223} {3.889} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {v} {Y} {v} {} {AND2X2} {0.360} {0.000} {0.094} {} {3.583} {4.248} {} {1} {(673.20, 907.50) (678.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n49} {} {0.001} {0.000} {0.094} {0.034} {3.583} {4.249} {} {} {} 
    INST {I0/LD/T_SR_1/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.285} {0.000} {0.444} {} {3.869} {4.534} {} {4} {(678.00, 874.50) (675.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n57} {} {0.000} {0.000} {0.444} {0.144} {3.869} {4.534} {} {} {} 
    INST {I0/LD/T_SR_1/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.235} {0.000} {0.198} {} {4.104} {4.769} {} {1} {(654.00, 868.50) (651.60, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n58} {} {0.000} {0.000} {0.198} {0.020} {4.104} {4.770} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC23_n58} {A} {v} {Y} {v} {} {BUFX2} {0.502} {0.000} {0.456} {} {4.606} {5.272} {} {8} {(651.60, 847.50) (646.80, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN23_n58} {} {0.012} {0.000} {0.457} {0.340} {4.619} {5.284} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {D} {v} {Y} {^} {} {AOI22X1} {0.189} {0.000} {0.222} {} {4.808} {5.474} {} {1} {(502.80, 811.50) (500.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n52} {} {0.001} {0.000} {0.222} {0.031} {4.809} {5.475} {} {} {} 
    INST {I0/LD/T_SR_1/U31} {C} {^} {Y} {v} {} {OAI21X1} {0.113} {0.000} {0.218} {} {4.922} {5.588} {} {1} {(474.00, 844.50) (474.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n43} {} {0.001} {0.000} {0.218} {0.033} {4.923} {5.589} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.666} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.666} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.360} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.359} {0.000} {1.372} {5.559} {0.665} {-0.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.310}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.013}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.342}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.976} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.174} {0.000} {1.222} {5.559} {0.479} {1.150} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.756} {0.000} {0.234} {} {1.235} {1.906} {} {2} {(500.40, 928.50) (476.40, 940.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.234} {0.075} {1.237} {1.907} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC36_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.207} {0.000} {0.210} {} {1.444} {2.114} {} {5} {(493.20, 970.50) (495.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.210} {0.140} {1.447} {2.118} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_3} {A} {^} {Y} {v} {} {INVX1} {0.388} {0.000} {0.431} {} {1.835} {2.506} {} {4} {(538.80, 988.50) (541.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN34_curr_state_3} {} {0.004} {0.000} {0.431} {0.146} {1.839} {2.509} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.461} {0.000} {0.477} {} {2.300} {2.970} {} {4} {(668.40, 991.50) (670.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.006} {0.000} {0.477} {0.155} {2.305} {2.976} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.417} {0.000} {0.380} {} {2.722} {3.393} {} {3} {(790.80, 973.50) (788.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.001} {0.000} {0.380} {0.097} {2.723} {3.394} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.181} {0.000} {0.176} {} {2.904} {3.575} {} {2} {(786.00, 991.50) (783.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.001} {0.000} {0.176} {0.074} {2.905} {3.575} {} {} {} 
    INST {I0/LD/CTRL/U77} {C} {^} {Y} {v} {} {NAND3X1} {0.130} {0.000} {0.219} {} {3.035} {3.705} {} {1} {(745.20, 961.50) (742.80, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n76} {} {0.002} {0.000} {0.219} {0.060} {3.037} {3.707} {} {} {} 
    INST {I0/LD/CTRL/U69} {A} {v} {Y} {v} {} {OR2X1} {0.353} {0.000} {0.292} {} {3.390} {4.060} {} {2} {(589.20, 988.50) (582.00, 994.50)} 
    NET {} {} {} {} {} {I0/LD/bus_mode_int[0]} {} {0.003} {0.000} {0.293} {0.096} {3.393} {4.063} {} {} {} 
    INST {I0/LD/OCTRL/U6} {A} {v} {Y} {^} {} {INVX2} {0.196} {0.000} {0.187} {} {3.589} {4.259} {} {3} {(474.00, 991.50) (471.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.002} {0.000} {0.187} {0.108} {3.590} {4.261} {} {} {} 
    INST {I0/LD/OCTRL/U13} {B} {^} {Y} {v} {} {NOR2X1} {0.368} {0.000} {0.440} {} {3.958} {4.628} {} {4} {(464.40, 1054.50) (462.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.003} {0.000} {0.440} {0.125} {3.961} {4.631} {} {} {} 
    INST {I0/LD/OCTRL/U12} {A} {v} {Y} {v} {} {OR2X1} {0.243} {0.000} {0.142} {} {4.204} {4.875} {} {1} {(433.20, 988.50) (440.40, 994.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n8} {} {0.001} {0.000} {0.142} {0.039} {4.205} {4.875} {} {} {} 
    INST {I0/LD/OCTRL/U10} {B} {v} {Y} {^} {} {OAI21X1} {0.137} {0.000} {0.150} {} {4.342} {5.012} {} {1} {(438.00, 1027.50) (433.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.150} {0.028} {4.342} {5.013} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.365} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.067} {0.000} {1.101} {5.559} {0.372} {-0.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.374}
    {-} {Setup} {0.314}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.011}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.338}
    {=} {Slack Time} {0.673}
  END_SLK_CLC
  SLK 0.673
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.673} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.673} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.978} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.174} {0.000} {1.222} {5.559} {0.479} {1.152} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {0.756} {0.000} {0.234} {} {1.235} {1.908} {} {2} {(500.40, 928.50) (476.40, 940.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.001} {0.000} {0.234} {0.075} {1.237} {1.909} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC36_curr_state_3} {A} {v} {Y} {^} {} {INVX2} {0.207} {0.000} {0.210} {} {1.444} {2.117} {} {5} {(493.20, 970.50) (495.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n72} {} {0.003} {0.000} {0.210} {0.140} {1.447} {2.120} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_3} {A} {^} {Y} {v} {} {INVX1} {0.388} {0.000} {0.431} {} {1.835} {2.508} {} {4} {(538.80, 988.50) (541.20, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN34_curr_state_3} {} {0.004} {0.000} {0.431} {0.146} {1.839} {2.511} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {v} {Y} {^} {} {NAND2X1} {0.461} {0.000} {0.477} {} {2.300} {2.973} {} {4} {(668.40, 991.50) (670.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n9} {} {0.006} {0.000} {0.477} {0.155} {2.305} {2.978} {} {} {} 
    INST {I0/LD/CTRL/U79} {A} {^} {Y} {v} {} {NOR2X1} {0.417} {0.000} {0.380} {} {2.722} {3.395} {} {3} {(790.80, 973.50) (788.40, 970.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n15} {} {0.001} {0.000} {0.380} {0.097} {2.723} {3.396} {} {} {} 
    INST {I0/LD/CTRL/U81} {A} {v} {Y} {^} {} {INVX2} {0.181} {0.000} {0.176} {} {2.904} {3.577} {} {2} {(786.00, 991.50) (783.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n55} {} {0.000} {0.000} {0.176} {0.074} {2.904} {3.577} {} {} {} 
    INST {I0/LD/CTRL/U59} {B} {^} {Y} {v} {} {OAI21X1} {0.238} {0.000} {0.334} {} {3.142} {3.815} {} {3} {(764.40, 994.50) (759.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n41} {} {0.003} {0.000} {0.334} {0.122} {3.145} {3.817} {} {} {} 
    INST {I0/LD/CTRL/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.185} {0.000} {0.206} {} {3.330} {4.002} {} {1} {(747.60, 1051.50) (754.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n66} {} {0.001} {0.000} {0.206} {0.040} {3.331} {4.004} {} {} {} 
    INST {I0/LD/CTRL/U53} {C} {^} {Y} {v} {} {OAI21X1} {0.302} {0.000} {0.451} {} {3.633} {4.305} {} {4} {(666.00, 1057.50) (666.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n24} {} {0.003} {0.000} {0.451} {0.167} {3.635} {4.308} {} {} {} 
    INST {I0/LD/CTRL/U37} {A} {v} {Y} {^} {} {INVX2} {0.268} {0.000} {0.255} {} {3.903} {4.576} {} {4} {(658.80, 1111.50) (661.20, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n7} {} {0.000} {0.000} {0.255} {0.137} {3.903} {4.576} {} {} {} 
    INST {I0/LD/CTRL/U29} {C} {^} {Y} {v} {} {OAI21X1} {0.117} {0.000} {0.154} {} {4.020} {4.693} {} {1} {(675.60, 1117.50) (675.60, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.001} {0.000} {0.154} {0.034} {4.021} {4.694} {} {} {} 
    INST {I0/LD/CTRL/U28} {A} {v} {Y} {v} {} {AND2X2} {0.198} {0.000} {0.073} {} {4.220} {4.892} {} {1} {(615.60, 1111.50) (608.40, 1114.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n44} {} {0.001} {0.000} {0.073} {0.027} {4.220} {4.893} {} {} {} 
    INST {I0/LD/CTRL/U27} {C} {v} {Y} {^} {} {OAI21X1} {0.117} {0.000} {0.176} {} {4.337} {5.009} {} {1} {(586.80, 1117.50) (586.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.001} {0.000} {0.176} {0.032} {4.338} {5.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.673} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.673} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.367} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.068} {0.000} {1.101} {5.559} {0.374} {-0.299} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.690}
    {-} {Setup} {0.024}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.616}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.934}
    {=} {Slack Time} {0.682}
  END_SLK_CLC
  SLK 0.682
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.682} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.682} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {0.987} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.560} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.430} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.431} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.770} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.772} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.266} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.270} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.424} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.743} {3.425} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.900} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.539} {0.162} {3.223} {3.904} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.354} {0.000} {0.088} {} {3.576} {4.258} {} {1} {(766.80, 907.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.088} {0.028} {3.576} {4.258} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.430} {} {3.860} {4.542} {} {4} {(759.60, 907.50) (757.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.430} {0.145} {3.864} {4.545} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.231} {0.000} {0.194} {} {4.095} {4.776} {} {1} {(740.40, 868.50) (742.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.194} {0.020} {4.095} {4.776} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.511} {0.000} {0.470} {} {4.605} {5.287} {} {8} {(759.60, 874.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.009} {0.000} {0.470} {0.350} {4.614} {5.296} {} {} {} 
    INST {I0/LD/T_SR_0/U28} {D} {v} {Y} {^} {} {AOI22X1} {0.220} {0.000} {0.243} {} {4.834} {5.516} {} {1} {(685.20, 811.50) (682.80, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.243} {0.045} {4.836} {5.517} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {C} {^} {Y} {v} {} {OAI21X1} {0.098} {0.000} {0.216} {} {4.933} {5.615} {} {1} {(589.20, 784.50) (589.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.216} {0.024} {4.934} {5.616} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.682} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.682} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.376} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.384} {0.000} {1.387} {5.559} {0.690} {0.008} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/TIM/clk_cnt_reg[0]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.677}
    {-} {Setup} {0.025}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.603}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.900}
    {=} {Slack Time} {0.702}
  END_SLK_CLC
  SLK 0.702
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.702} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.702} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {1.008} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.572} {0.000} {1.450} {5.559} {0.878} {1.580} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/TIM/clk_cnt_reg[0]} {CLK} {^} {Q} {v} {} {DFFSR} {0.870} {0.000} {0.360} {} {1.748} {2.450} {} {3} {(985.20, 1033.50) (961.20, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/clk_cnt[0]} {} {0.002} {0.000} {0.360} {0.119} {1.749} {2.452} {} {} {} 
    INST {I0/LD/TIM/U33} {B} {v} {Y} {^} {} {NAND2X1} {0.339} {0.000} {0.342} {} {2.088} {2.790} {} {3} {(951.60, 1057.50) (949.20, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n23} {} {0.002} {0.000} {0.342} {0.108} {2.090} {2.792} {} {} {} 
    INST {I0/LD/TIM/U32} {B} {^} {Y} {v} {} {NOR2X1} {0.494} {0.000} {0.551} {} {2.584} {3.286} {} {4} {(884.40, 1054.50) (886.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/bit_done_int} {} {0.004} {0.000} {0.551} {0.166} {2.589} {3.291} {} {} {} 
    INST {I0/LD/TIM/U13} {A} {v} {Y} {^} {} {INVX2} {0.154} {0.000} {0.169} {} {2.743} {3.445} {} {1} {(800.40, 1030.50) (798.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/TIM/n6} {} {0.001} {0.000} {0.169} {0.033} {2.744} {3.446} {} {} {} 
    INST {I0/LD/TIM/U30} {A} {^} {Y} {v} {} {NOR2X1} {0.475} {0.000} {0.539} {} {3.218} {3.921} {} {3} {(798.00, 988.50) (800.40, 991.50)} 
    NET {} {} {} {} {} {I0/LD/shift_enable_int} {} {0.004} {0.000} {0.539} {0.162} {3.223} {3.925} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {v} {Y} {v} {} {AND2X2} {0.354} {0.000} {0.088} {} {3.576} {4.279} {} {1} {(766.80, 907.50) (762.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n28} {} {0.000} {0.000} {0.088} {0.028} {3.576} {4.279} {} {} {} 
    INST {I0/LD/T_SR_0/U38} {B} {v} {Y} {^} {} {NOR2X1} {0.284} {0.000} {0.430} {} {3.860} {4.563} {} {4} {(759.60, 907.50) (757.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.003} {0.000} {0.430} {0.145} {3.864} {4.566} {} {} {} 
    INST {I0/LD/T_SR_0/U37} {A} {^} {Y} {v} {} {NOR2X1} {0.231} {0.000} {0.194} {} {4.095} {4.797} {} {1} {(740.40, 868.50) (742.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.000} {0.000} {0.194} {0.020} {4.095} {4.797} {} {} {} 
    INST {I0/LD/T_SR_0/FE_OFC13_n19} {A} {v} {Y} {v} {} {BUFX2} {0.511} {0.000} {0.470} {} {4.605} {5.307} {} {8} {(759.60, 874.50) (764.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_OFN13_n19} {} {0.013} {0.000} {0.471} {0.350} {4.619} {5.321} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {D} {v} {Y} {^} {} {AOI22X1} {0.186} {0.000} {0.216} {} {4.805} {5.507} {} {1} {(536.40, 811.50) (534.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.001} {0.000} {0.216} {0.028} {4.805} {5.507} {} {} {} 
    INST {I0/LD/T_SR_0/U31} {C} {^} {Y} {v} {} {OAI21X1} {0.095} {0.000} {0.214} {} {4.900} {5.602} {} {1} {(538.80, 784.50) (538.80, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.214} {0.022} {4.900} {5.603} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.702} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.702} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.306} {0.000} {1.009} {} {0.306} {-0.397} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.372} {0.000} {1.380} {5.559} {0.677} {-0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83

