CGA_PLL1_RAT=20
CGA_PLL2_RAT=20
CGB_PLL1_RAT=20
CGB_PLL2_RAT=8

SYS_PLL_RAT=12

MEM_PLL_RAT=32
MEM2_PLL_RAT=32

/* Modify FlexSPI Clock Divisor value */
/* #include <../lx2160asi/flexspi_divisor_24.rcw> */

SRDS_PLL_PD_PLL1=1
SRDS_PLL_PD_PLL2=1
SRDS_PLL_PD_PLL3=1
SRDS_PLL_PD_PLL4=1
SRDS_PLL_PD_PLL5=1
SRDS_PLL_PD_PLL6=1

