<?xml version="1.0" encoding="UTF-8"?>
<eventinfo>
<hardware>
  <vendor string="GenuineIntel"/>
  <vendorCode value="1"/>
  <model string="Intel(R) Core(TM) i7-6820HQ CPU @ 2.70GHz"/>
  <modelCode value="94"/>
  <cpuRevision value="3.000000"/>
  <cpuID>
    <family value="6"/>
    <model value="94"/>
    <stepping value="3"/>
  </cpuID>
  <cpuMaxMegahertz value="2712"/>
  <cpuMinMegahertz value="2712"/>
  <threads value="1"/>
  <cores value="1"/>
  <sockets value="8"/>
  <nodes value="1"/>
  <cpuPerNode value="8"/>
  <totalCPUs value="8"/>
</hardware>
<component index="0" type="CPU" id="perf_event">
  <eventset type="NATIVE">
    <event index="0" name="ix86arch::UNHALTED_CORE_CYCLES" desc="count core clock cycles whenever the clock signal on the specific core is running (not halted)">
        <modifier name="ix86arch::UNHALTED_CORE_CYCLES:e=0" desc="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::UNHALTED_CORE_CYCLES:i=0" desc="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:invert"> </modifier>
        <modifier name="ix86arch::UNHALTED_CORE_CYCLES:c=0" desc="count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="1" name="ix86arch::INSTRUCTION_RETIRED" desc="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction">
        <modifier name="ix86arch::INSTRUCTION_RETIRED:e=0" desc="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::INSTRUCTION_RETIRED:i=0" desc="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:invert"> </modifier>
        <modifier name="ix86arch::INSTRUCTION_RETIRED:c=0" desc="count the number of instructions at retirement. For instructions that consists of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction, masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="2" name="ix86arch::UNHALTED_REFERENCE_CYCLES" desc="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions">
        <modifier name="ix86arch::UNHALTED_REFERENCE_CYCLES:e=0" desc="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::UNHALTED_REFERENCE_CYCLES:i=0" desc="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:invert"> </modifier>
        <modifier name="ix86arch::UNHALTED_REFERENCE_CYCLES:c=0" desc="count reference clock cycles while the clock signal on the specific core is running. The reference clock operates at a fixed frequency, irrespective of core frequency changes due to performance state transitions, masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="3" name="ix86arch::LLC_REFERENCES" desc="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch">
        <modifier name="ix86arch::LLC_REFERENCES:e=0" desc="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::LLC_REFERENCES:i=0" desc="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:invert"> </modifier>
        <modifier name="ix86arch::LLC_REFERENCES:c=0" desc="count each request originating from the core to reference a cache line in the last level cache. The count may include speculation, but excludes cache line fills due to hardware prefetch, masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="4" name="ix86arch::LLC_MISSES" desc="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch">
        <modifier name="ix86arch::LLC_MISSES:e=0" desc="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::LLC_MISSES:i=0" desc="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:invert"> </modifier>
        <modifier name="ix86arch::LLC_MISSES:c=0" desc="count each cache miss condition for references to the last level cache. The event count may include speculation, but excludes cache line fills due to hardware prefetch, masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="5" name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED" desc="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction">
        <modifier name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:e=0" desc="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:i=0" desc="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:invert"> </modifier>
        <modifier name="ix86arch::BRANCH_INSTRUCTIONS_RETIRED:c=0" desc="count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="6" name="ix86arch::MISPREDICTED_BRANCH_RETIRED" desc="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware">
        <modifier name="ix86arch::MISPREDICTED_BRANCH_RETIRED:e=0" desc="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ix86arch::MISPREDICTED_BRANCH_RETIRED:i=0" desc="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:invert"> </modifier>
        <modifier name="ix86arch::MISPREDICTED_BRANCH_RETIRED:c=0" desc="count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:counter-mask in range [0-255]"> </modifier>
    </event>
    <event index="7" name="perf::PERF_COUNT_HW_CPU_CYCLES" desc="PERF_COUNT_HW_CPU_CYCLES">
        <modifier name="perf::PERF_COUNT_HW_CPU_CYCLES:u=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CPU_CYCLES:k=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="8" name="perf::CYCLES" desc="PERF_COUNT_HW_CPU_CYCLES">
        <modifier name="perf::CYCLES:u=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CYCLES:k=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="9" name="perf::CPU-CYCLES" desc="PERF_COUNT_HW_CPU_CYCLES">
        <modifier name="perf::CPU-CYCLES:u=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CPU-CYCLES:k=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="10" name="perf::PERF_COUNT_HW_INSTRUCTIONS" desc="PERF_COUNT_HW_INSTRUCTIONS">
        <modifier name="perf::PERF_COUNT_HW_INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="11" name="perf::INSTRUCTIONS" desc="PERF_COUNT_HW_INSTRUCTIONS">
        <modifier name="perf::INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="12" name="perf::PERF_COUNT_HW_CACHE_REFERENCES" desc="PERF_COUNT_HW_CACHE_REFERENCES">
        <modifier name="perf::PERF_COUNT_HW_CACHE_REFERENCES:u=0" desc="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_REFERENCES:k=0" desc="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="13" name="perf::CACHE-REFERENCES" desc="PERF_COUNT_HW_CACHE_REFERENCES">
        <modifier name="perf::CACHE-REFERENCES:u=0" desc="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CACHE-REFERENCES:k=0" desc="PERF_COUNT_HW_CACHE_REFERENCES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="14" name="perf::PERF_COUNT_HW_CACHE_MISSES" desc="PERF_COUNT_HW_CACHE_MISSES">
        <modifier name="perf::PERF_COUNT_HW_CACHE_MISSES:u=0" desc="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_MISSES:k=0" desc="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="15" name="perf::CACHE-MISSES" desc="PERF_COUNT_HW_CACHE_MISSES">
        <modifier name="perf::CACHE-MISSES:u=0" desc="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CACHE-MISSES:k=0" desc="PERF_COUNT_HW_CACHE_MISSES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="16" name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">
        <modifier name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="17" name="perf::BRANCH-INSTRUCTIONS" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">
        <modifier name="perf::BRANCH-INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCH-INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="18" name="perf::BRANCHES" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">
        <modifier name="perf::BRANCHES:u=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCHES:k=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="19" name="perf::PERF_COUNT_HW_BRANCH_MISSES" desc="PERF_COUNT_HW_BRANCH_MISSES">
        <modifier name="perf::PERF_COUNT_HW_BRANCH_MISSES:u=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_BRANCH_MISSES:k=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="20" name="perf::BRANCH-MISSES" desc="PERF_COUNT_HW_BRANCH_MISSES">
        <modifier name="perf::BRANCH-MISSES:u=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCH-MISSES:k=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="21" name="perf::PERF_COUNT_HW_BUS_CYCLES" desc="PERF_COUNT_HW_BUS_CYCLES">
        <modifier name="perf::PERF_COUNT_HW_BUS_CYCLES:u=0" desc="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_BUS_CYCLES:k=0" desc="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="22" name="perf::BUS-CYCLES" desc="PERF_COUNT_HW_BUS_CYCLES">
        <modifier name="perf::BUS-CYCLES:u=0" desc="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::BUS-CYCLES:k=0" desc="PERF_COUNT_HW_BUS_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="29" name="perf::PERF_COUNT_HW_REF_CPU_CYCLES" desc="PERF_COUNT_HW_REF_CPU_CYCLES">
        <modifier name="perf::PERF_COUNT_HW_REF_CPU_CYCLES:u=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_REF_CPU_CYCLES:k=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="30" name="perf::REF-CYCLES" desc="PERF_COUNT_HW_REF_CPU_CYCLES">
        <modifier name="perf::REF-CYCLES:u=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::REF-CYCLES:k=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="31" name="perf::PERF_COUNT_SW_CPU_CLOCK" desc="PERF_COUNT_SW_CPU_CLOCK">
        <modifier name="perf::PERF_COUNT_SW_CPU_CLOCK:u=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_CPU_CLOCK:k=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="32" name="perf::CPU-CLOCK" desc="PERF_COUNT_SW_CPU_CLOCK">
        <modifier name="perf::CPU-CLOCK:u=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::CPU-CLOCK:k=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="33" name="perf::PERF_COUNT_SW_TASK_CLOCK" desc="PERF_COUNT_SW_TASK_CLOCK">
        <modifier name="perf::PERF_COUNT_SW_TASK_CLOCK:u=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_TASK_CLOCK:k=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="34" name="perf::TASK-CLOCK" desc="PERF_COUNT_SW_TASK_CLOCK">
        <modifier name="perf::TASK-CLOCK:u=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::TASK-CLOCK:k=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="35" name="perf::PERF_COUNT_SW_PAGE_FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS">
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="36" name="perf::PAGE-FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS">
        <modifier name="perf::PAGE-FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PAGE-FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="37" name="perf::FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS">
        <modifier name="perf::FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level"> </modifier>
        <modifier name="perf::FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="38" name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES" desc="PERF_COUNT_SW_CONTEXT_SWITCHES">
        <modifier name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES:u=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES:k=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="39" name="perf::CONTEXT-SWITCHES" desc="PERF_COUNT_SW_CONTEXT_SWITCHES">
        <modifier name="perf::CONTEXT-SWITCHES:u=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CONTEXT-SWITCHES:k=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="40" name="perf::CS" desc="PERF_COUNT_SW_CONTEXT_SWITCHES">
        <modifier name="perf::CS:u=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CS:k=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="41" name="perf::PERF_COUNT_SW_CPU_MIGRATIONS" desc="PERF_COUNT_SW_CPU_MIGRATIONS">
        <modifier name="perf::PERF_COUNT_SW_CPU_MIGRATIONS:u=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_CPU_MIGRATIONS:k=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="42" name="perf::CPU-MIGRATIONS" desc="PERF_COUNT_SW_CPU_MIGRATIONS">
        <modifier name="perf::CPU-MIGRATIONS:u=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::CPU-MIGRATIONS:k=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="43" name="perf::MIGRATIONS" desc="PERF_COUNT_SW_CPU_MIGRATIONS">
        <modifier name="perf::MIGRATIONS:u=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::MIGRATIONS:k=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="44" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN">
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="45" name="perf::MINOR-FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN">
        <modifier name="perf::MINOR-FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at user level"> </modifier>
        <modifier name="perf::MINOR-FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="46" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ">
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="47" name="perf::MAJOR-FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ">
        <modifier name="perf::MAJOR-FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at user level"> </modifier>
        <modifier name="perf::MAJOR-FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="48" name="perf::PERF_COUNT_HW_CACHE_L1D" desc="L1 data cache">
        <modifier name="perf::PERF_COUNT_HW_CACHE_L1D:READ" desc="L1 data cache, masks:read access"> </modifier>
    </event>
    <event index="49" name="perf::L1-DCACHE-LOADS" desc="L1 cache load accesses">
        <modifier name="perf::L1-DCACHE-LOADS:u=0" desc="L1 cache load accesses, masks:monitor at user level"> </modifier>
        <modifier name="perf::L1-DCACHE-LOADS:k=0" desc="L1 cache load accesses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="50" name="perf::L1-DCACHE-LOAD-MISSES" desc="L1 cache load misses">
        <modifier name="perf::L1-DCACHE-LOAD-MISSES:u=0" desc="L1 cache load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::L1-DCACHE-LOAD-MISSES:k=0" desc="L1 cache load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="51" name="perf::L1-DCACHE-STORES" desc="L1 cache store accesses">
        <modifier name="perf::L1-DCACHE-STORES:u=0" desc="L1 cache store accesses, masks:monitor at user level"> </modifier>
        <modifier name="perf::L1-DCACHE-STORES:k=0" desc="L1 cache store accesses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="55" name="perf::PERF_COUNT_HW_CACHE_L1I" desc="L1 instruction cache">
        <modifier name="perf::PERF_COUNT_HW_CACHE_L1I:READ" desc="L1 instruction cache, masks:read access"> </modifier>
    </event>
    <event index="57" name="perf::L1-ICACHE-LOAD-MISSES" desc="L1I cache load misses">
        <modifier name="perf::L1-ICACHE-LOAD-MISSES:u=0" desc="L1I cache load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::L1-ICACHE-LOAD-MISSES:k=0" desc="L1I cache load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="67" name="perf::PERF_COUNT_HW_CACHE_DTLB" desc="Data Translation Lookaside Buffer">
        <modifier name="perf::PERF_COUNT_HW_CACHE_DTLB:READ" desc="Data Translation Lookaside Buffer, masks:read access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_DTLB:WRITE" desc="Data Translation Lookaside Buffer, masks:write access"> </modifier>
    </event>
    <event index="68" name="perf::DTLB-LOADS" desc="Data TLB load accesses">
        <modifier name="perf::DTLB-LOADS:u=0" desc="Data TLB load accesses, masks:monitor at user level"> </modifier>
        <modifier name="perf::DTLB-LOADS:k=0" desc="Data TLB load accesses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="69" name="perf::DTLB-LOAD-MISSES" desc="Data TLB load misses">
        <modifier name="perf::DTLB-LOAD-MISSES:u=0" desc="Data TLB load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::DTLB-LOAD-MISSES:k=0" desc="Data TLB load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="70" name="perf::DTLB-STORES" desc="Data TLB store accesses">
        <modifier name="perf::DTLB-STORES:u=0" desc="Data TLB store accesses, masks:monitor at user level"> </modifier>
        <modifier name="perf::DTLB-STORES:k=0" desc="Data TLB store accesses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="71" name="perf::DTLB-STORE-MISSES" desc="Data TLB store misses">
        <modifier name="perf::DTLB-STORE-MISSES:u=0" desc="Data TLB store misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::DTLB-STORE-MISSES:k=0" desc="Data TLB store misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="74" name="perf::PERF_COUNT_HW_CACHE_ITLB" desc="Instruction Translation Lookaside Buffer">
        <modifier name="perf::PERF_COUNT_HW_CACHE_ITLB:READ" desc="Instruction Translation Lookaside Buffer, masks:read access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_ITLB:ACCESS" desc="Instruction Translation Lookaside Buffer, masks:hit access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_ITLB:MISS" desc="Instruction Translation Lookaside Buffer, masks:miss access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_ITLB:u=0" desc="Instruction Translation Lookaside Buffer, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_ITLB:k=0" desc="Instruction Translation Lookaside Buffer, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="75" name="perf::ITLB-LOADS" desc="Instruction TLB load accesses">
        <modifier name="perf::ITLB-LOADS:u=0" desc="Instruction TLB load accesses, masks:monitor at user level"> </modifier>
        <modifier name="perf::ITLB-LOADS:k=0" desc="Instruction TLB load accesses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="76" name="perf::ITLB-LOAD-MISSES" desc="Instruction TLB load misses">
        <modifier name="perf::ITLB-LOAD-MISSES:u=0" desc="Instruction TLB load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::ITLB-LOAD-MISSES:k=0" desc="Instruction TLB load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="77" name="perf::PERF_COUNT_HW_CACHE_BPU" desc="Branch Prediction Unit">
        <modifier name="perf::PERF_COUNT_HW_CACHE_BPU:READ" desc="Branch Prediction Unit, masks:read access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_BPU:ACCESS" desc="Branch Prediction Unit, masks:hit access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_BPU:MISS" desc="Branch Prediction Unit, masks:miss access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_BPU:u=0" desc="Branch Prediction Unit, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_BPU:k=0" desc="Branch Prediction Unit, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="78" name="perf::BRANCH-LOADS" desc="Branch  load accesses">
        <modifier name="perf::BRANCH-LOADS:u=0" desc="Branch  load accesses, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCH-LOADS:k=0" desc="Branch  load accesses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="79" name="perf::BRANCH-LOAD-MISSES" desc="Branch  load misses">
        <modifier name="perf::BRANCH-LOAD-MISSES:u=0" desc="Branch  load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCH-LOAD-MISSES:k=0" desc="Branch  load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="87" name="perf_raw::r0000" desc="perf_events raw event syntax: r[0-9a-fA-F]+">
        <modifier name="perf_raw::r0000:u=0" desc="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at user level"> </modifier>
        <modifier name="perf_raw::r0000:k=0" desc="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at kernel level"> </modifier>
        <modifier name="perf_raw::r0000:h=0" desc="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at hypervisor level"> </modifier>
    </event>
    <event index="88" name="UNHALTED_CORE_CYCLES" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted)">
        <modifier name="UNHALTED_CORE_CYCLES:e=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:i=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:invert"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:c=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:t=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:measure any thread"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:intx=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:intxcp=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:u=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at user level"> </modifier>
        <modifier name="UNHALTED_CORE_CYCLES:k=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="89" name="UNHALTED_REFERENCE_CYCLES" desc="Unhalted reference cycles">
        <modifier name="UNHALTED_REFERENCE_CYCLES:t=0" desc="Unhalted reference cycles, masks:measure any thread"> </modifier>
        <modifier name="UNHALTED_REFERENCE_CYCLES:u=0" desc="Unhalted reference cycles, masks:monitor at user level"> </modifier>
        <modifier name="UNHALTED_REFERENCE_CYCLES:k=0" desc="Unhalted reference cycles, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="90" name="INSTRUCTION_RETIRED" desc="Number of instructions at retirement">
        <modifier name="INSTRUCTION_RETIRED:e=0" desc="Number of instructions at retirement, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:i=0" desc="Number of instructions at retirement, masks:invert"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:c=0" desc="Number of instructions at retirement, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:t=0" desc="Number of instructions at retirement, masks:measure any thread"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:intx=0" desc="Number of instructions at retirement, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:intxcp=0" desc="Number of instructions at retirement, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:u=0" desc="Number of instructions at retirement, masks:monitor at user level"> </modifier>
        <modifier name="INSTRUCTION_RETIRED:k=0" desc="Number of instructions at retirement, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="91" name="INSTRUCTIONS_RETIRED" desc="This is an alias for INSTRUCTION_RETIRED">
        <modifier name="INSTRUCTIONS_RETIRED:e=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:i=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:invert"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:c=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:t=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:measure any thread"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:intx=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:intxcp=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:u=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:monitor at user level"> </modifier>
        <modifier name="INSTRUCTIONS_RETIRED:k=0" desc="This is an alias for INSTRUCTION_RETIRED, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="92" name="BRANCH_INSTRUCTIONS_RETIRED" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction">
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:e=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:i=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:invert"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:c=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:t=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:measure any thread"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:intx=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:intxcp=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:u=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor at user level"> </modifier>
        <modifier name="BRANCH_INSTRUCTIONS_RETIRED:k=0" desc="Count branch instructions at retirement. Specifically, this event counts the retirement of the last micro-op of a branch instruction, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="93" name="MISPREDICTED_BRANCH_RETIRED" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware">
        <modifier name="MISPREDICTED_BRANCH_RETIRED:e=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:i=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:invert"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:c=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:t=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:measure any thread"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:intx=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:intxcp=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:u=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor at user level"> </modifier>
        <modifier name="MISPREDICTED_BRANCH_RETIRED:k=0" desc="Count mispredicted branch instructions at retirement. Specifically, this event counts at retirement of the last micro-op of a branch instruction in the architectural path of the execution and experienced misprediction in the branch prediction hardware, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="94" name="BACLEARS" desc="Branch re-steered">
        <modifier name="BACLEARS:ANY" desc="Branch re-steered, masks:Number of front-end re-steers due to BPU misprediction"> </modifier>
        <modifier name="BACLEARS:e=0" desc="Branch re-steered, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="BACLEARS:i=0" desc="Branch re-steered, masks:invert"> </modifier>
        <modifier name="BACLEARS:c=0" desc="Branch re-steered, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="BACLEARS:t=0" desc="Branch re-steered, masks:measure any thread"> </modifier>
        <modifier name="BACLEARS:intx=0" desc="Branch re-steered, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="BACLEARS:intxcp=0" desc="Branch re-steered, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="BACLEARS:u=0" desc="Branch re-steered, masks:monitor at user level"> </modifier>
        <modifier name="BACLEARS:k=0" desc="Branch re-steered, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="95" name="BR_INST_RETIRED" desc="Branch instructions retired (Precise Event)">
        <modifier name="BR_INST_RETIRED:CONDITIONAL" desc="Branch instructions retired (Precise Event), masks:Counts all taken and not taken macro conditional branch instructions"> </modifier>
        <modifier name="BR_INST_RETIRED:COND" desc="Branch instructions retired (Precise Event), masks:Counts all taken and not taken macro conditional branch instructions"> </modifier>
        <modifier name="BR_INST_RETIRED:NEAR_CALL" desc="Branch instructions retired (Precise Event), masks:Counts all macro direct and indirect near calls"> </modifier>
        <modifier name="BR_INST_RETIRED:ALL_BRANCHES" desc="Branch instructions retired (Precise Event), masks:Counts all taken and not taken macro branches including far branches (architectural event)"> </modifier>
        <modifier name="BR_INST_RETIRED:NEAR_RETURN" desc="Branch instructions retired (Precise Event), masks:Counts the number of near ret instructions retired"> </modifier>
        <modifier name="BR_INST_RETIRED:NOT_TAKEN" desc="Branch instructions retired (Precise Event), masks:Counts all not taken macro branch instructions retired"> </modifier>
        <modifier name="BR_INST_RETIRED:NEAR_TAKEN" desc="Branch instructions retired (Precise Event), masks:Counts the number of near branch taken instructions retired"> </modifier>
        <modifier name="BR_INST_RETIRED:FAR_BRANCH" desc="Branch instructions retired (Precise Event), masks:Counts the number of far branch instructions retired"> </modifier>
        <modifier name="BR_INST_RETIRED:e=0" desc="Branch instructions retired (Precise Event), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="BR_INST_RETIRED:i=0" desc="Branch instructions retired (Precise Event), masks:invert"> </modifier>
        <modifier name="BR_INST_RETIRED:c=0" desc="Branch instructions retired (Precise Event), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="BR_INST_RETIRED:t=0" desc="Branch instructions retired (Precise Event), masks:measure any thread"> </modifier>
        <modifier name="BR_INST_RETIRED:intx=0" desc="Branch instructions retired (Precise Event), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="BR_INST_RETIRED:intxcp=0" desc="Branch instructions retired (Precise Event), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="BR_INST_RETIRED:u=0" desc="Branch instructions retired (Precise Event), masks:monitor at user level"> </modifier>
        <modifier name="BR_INST_RETIRED:k=0" desc="Branch instructions retired (Precise Event), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="96" name="BR_MISP_RETIRED" desc="Mispredicted retired branches (Precise Event)">
        <modifier name="BR_MISP_RETIRED:CONDITIONAL" desc="Mispredicted retired branches (Precise Event), masks:All mispredicted macro conditional branch instructions"> </modifier>
        <modifier name="BR_MISP_RETIRED:COND" desc="Mispredicted retired branches (Precise Event), masks:All mispredicted macro conditional branch instructions"> </modifier>
        <modifier name="BR_MISP_RETIRED:ALL_BRANCHES" desc="Mispredicted retired branches (Precise Event), masks:All mispredicted macro branches (architectural event)"> </modifier>
        <modifier name="BR_MISP_RETIRED:NEAR_TAKEN" desc="Mispredicted retired branches (Precise Event), masks:Number of near branch instructions retired that were mispredicted and taken"> </modifier>
        <modifier name="BR_MISP_RETIRED:NEAR_CALL" desc="Mispredicted retired branches (Precise Event), masks:Counts both taken and not taken retired mispredicted direct and indirect near calls, including both register and memory indirect."> </modifier>
        <modifier name="BR_MISP_RETIRED:e=0" desc="Mispredicted retired branches (Precise Event), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="BR_MISP_RETIRED:i=0" desc="Mispredicted retired branches (Precise Event), masks:invert"> </modifier>
        <modifier name="BR_MISP_RETIRED:c=0" desc="Mispredicted retired branches (Precise Event), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="BR_MISP_RETIRED:t=0" desc="Mispredicted retired branches (Precise Event), masks:measure any thread"> </modifier>
        <modifier name="BR_MISP_RETIRED:intx=0" desc="Mispredicted retired branches (Precise Event), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="BR_MISP_RETIRED:intxcp=0" desc="Mispredicted retired branches (Precise Event), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="BR_MISP_RETIRED:u=0" desc="Mispredicted retired branches (Precise Event), masks:monitor at user level"> </modifier>
        <modifier name="BR_MISP_RETIRED:k=0" desc="Mispredicted retired branches (Precise Event), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="97" name="CPU_CLK_THREAD_UNHALTED" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted)">
        <modifier name="CPU_CLK_THREAD_UNHALTED:REF_XCLK" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:Count Xclk pulses (100Mhz) when the core is unhalted"> </modifier>
    </event>
    <event index="98" name="CPU_CLK_UNHALTED" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted)">
        <modifier name="CPU_CLK_UNHALTED:e=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:i=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:invert"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:c=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:t=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:measure any thread"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:intx=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:intxcp=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:u=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at user level"> </modifier>
        <modifier name="CPU_CLK_UNHALTED:k=0" desc="Count core clock cycles whenever the clock signal on the specific core is running (not halted), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="99" name="CYCLE_ACTIVITY" desc="Stalled cycles">
        <modifier name="CYCLE_ACTIVITY:CYCLES_L2_MISS" desc="Stalled cycles, masks:Cycles with pending L2 miss demand loads outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:CYCLES_L2_PENDING" desc="Stalled cycles, masks:Cycles with pending L2 miss demand loads outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:CYCLES_L3_MISS" desc="Stalled cycles, masks:Cycles with L3 cache miss demand loads outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:CYCLES_LDM_PENDING" desc="Stalled cycles, masks:Cycles with L3 cache miss demand loads outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:CYCLES_L1D_MISS" desc="Stalled cycles, masks:Cycles with pending L1D load cache misses"> </modifier>
        <modifier name="CYCLE_ACTIVITY:CYCLES_L1D_PENDING" desc="Stalled cycles, masks:Cycles with pending L1D load cache misses"> </modifier>
        <modifier name="CYCLE_ACTIVITY:CYCLES_MEM_ANY" desc="Stalled cycles, masks:Cycles when memory subsystem has at least one outstanding load"> </modifier>
        <modifier name="CYCLE_ACTIVITY:STALLS_L1D_MISS" desc="Stalled cycles, masks:Execution stalls while at least one L1D demand load cache miss is outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:STALLS_L2_MISS" desc="Stalled cycles, masks:Execution stalls while at least one L2 demand load is outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:STALLS_L3_MISS" desc="Stalled cycles, masks:Execution stalls while at least one L3 demand load is outstanding"> </modifier>
        <modifier name="CYCLE_ACTIVITY:STALLS_MEM_ANY" desc="Stalled cycles, masks:Execution stalls while at least one demand load is outstanding in the memory subsystem"> </modifier>
        <modifier name="CYCLE_ACTIVITY:STALLS_TOTAL" desc="Stalled cycles, masks:Total execution stalls in cycles"> </modifier>
    </event>
    <event index="100" name="DTLB_LOAD_MISSES" desc="Data TLB load misses">
        <modifier name="DTLB_LOAD_MISSES:MISS_CAUSES_A_WALK" desc="Data TLB load misses, masks:Misses in all DTLB levels that cause page walks"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_COMPLETED" desc="Data TLB load misses, masks:Number of misses in all TLB levels causing a page walk of any page size that completes"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_COMPLETED_4K" desc="Data TLB load misses, masks:Number of misses in all TLB levels causing a page walk of 4KB page size that completes"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_COMPLETED_2M_4M" desc="Data TLB load misses, masks:Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_COMPLETED_1G" desc="Data TLB load misses, masks:Number of misses in all TLB levels causing a page walk of 1GB page size that completes"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_ACTIVE" desc="Data TLB load misses, masks:Cycles with at least one hardware walker active for a load"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_DURATION" desc="Data TLB load misses, masks:Cycles when hardware page walker is busy with page walks"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:WALK_PENDING" desc="Data TLB load misses, masks:Cycles when hardware page walker is busy with page walks"> </modifier>
        <modifier name="DTLB_LOAD_MISSES:STLB_HIT" desc="Data TLB load misses, masks:Number of cache load STLB hits. No page walk"> </modifier>
    </event>
    <event index="101" name="DTLB_STORE_MISSES" desc="Data TLB store misses">
        <modifier name="DTLB_STORE_MISSES:MISS_CAUSES_A_WALK" desc="Data TLB store misses, masks:Misses in all DTLB levels that cause page walks"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_COMPLETED" desc="Data TLB store misses, masks:Number of misses in all TLB levels causing a page walk of any page size that completes"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_COMPLETED_4K" desc="Data TLB store misses, masks:Number of misses in all TLB levels causing a page walk of 4KB page size that completes"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_COMPLETED_2M_4M" desc="Data TLB store misses, masks:Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_COMPLETED_1G" desc="Data TLB store misses, masks:Number of misses in all TLB levels causing a page walk of 1GB page size that completes"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_ACTIVE" desc="Data TLB store misses, masks:Cycles with at least one hardware walker active for a load"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_DURATION" desc="Data TLB store misses, masks:Cycles when hardware page walker is busy with page walks"> </modifier>
        <modifier name="DTLB_STORE_MISSES:WALK_PENDING" desc="Data TLB store misses, masks:Cycles when hardware page walker is busy with page walks"> </modifier>
        <modifier name="DTLB_STORE_MISSES:STLB_HIT" desc="Data TLB store misses, masks:Number of cache load STLB hits. No page walk"> </modifier>
    </event>
    <event index="102" name="FP_ASSIST" desc="X87 floating-point assists">
        <modifier name="FP_ASSIST:ANY" desc="X87 floating-point assists, masks:Cycles with any input/output SEE or FP assists"> </modifier>
        <modifier name="FP_ASSIST:e=0" desc="X87 floating-point assists, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="FP_ASSIST:i=0" desc="X87 floating-point assists, masks:invert"> </modifier>
        <modifier name="FP_ASSIST:c=0" desc="X87 floating-point assists, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="FP_ASSIST:t=0" desc="X87 floating-point assists, masks:measure any thread"> </modifier>
        <modifier name="FP_ASSIST:intx=0" desc="X87 floating-point assists, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="FP_ASSIST:intxcp=0" desc="X87 floating-point assists, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="FP_ASSIST:u=0" desc="X87 floating-point assists, masks:monitor at user level"> </modifier>
        <modifier name="FP_ASSIST:k=0" desc="X87 floating-point assists, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="103" name="HLE_RETIRED" desc="HLE execution (Precise Event)">
        <modifier name="HLE_RETIRED:START" desc="HLE execution (Precise Event), masks:Number of times an HLE execution started"> </modifier>
        <modifier name="HLE_RETIRED:COMMIT" desc="HLE execution (Precise Event), masks:Number of times an HLE execution successfully committed"> </modifier>
        <modifier name="HLE_RETIRED:ABORTED" desc="HLE execution (Precise Event), masks:Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise Event)"> </modifier>
        <modifier name="HLE_RETIRED:ABORTED_MEM" desc="HLE execution (Precise Event), masks:Number of times an HLE execution aborted due to various memory events"> </modifier>
        <modifier name="HLE_RETIRED:ABORTED_TMR" desc="HLE execution (Precise Event), masks:Number of times an HLE execution aborted due to hardware timer expiration"> </modifier>
        <modifier name="HLE_RETIRED:ABORTED_UNFRIENDLY" desc="HLE execution (Precise Event), masks:Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain events such as AD-assists"> </modifier>
        <modifier name="HLE_RETIRED:ABORTED_MEMTYPE" desc="HLE execution (Precise Event), masks:Number of times an HLE execution aborted due to incompatible memory type"> </modifier>
        <modifier name="HLE_RETIRED:ABORTED_EVENTS" desc="HLE execution (Precise Event), masks:Number of times an HLE execution aborted due to none of the other 4 reasons (e.g., interrupt)"> </modifier>
        <modifier name="HLE_RETIRED:e=0" desc="HLE execution (Precise Event), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="HLE_RETIRED:i=0" desc="HLE execution (Precise Event), masks:invert"> </modifier>
        <modifier name="HLE_RETIRED:c=0" desc="HLE execution (Precise Event), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="HLE_RETIRED:t=0" desc="HLE execution (Precise Event), masks:measure any thread"> </modifier>
        <modifier name="HLE_RETIRED:intx=0" desc="HLE execution (Precise Event), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="HLE_RETIRED:intxcp=0" desc="HLE execution (Precise Event), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="HLE_RETIRED:u=0" desc="HLE execution (Precise Event), masks:monitor at user level"> </modifier>
        <modifier name="HLE_RETIRED:k=0" desc="HLE execution (Precise Event), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="104" name="ICACHE_16B" desc="Instruction Cache">
        <modifier name="ICACHE_16B:IFDATA_STALL" desc="Instruction Cache, masks:Cycles where a code fetch is stalled due to L1 instruction cache miss"> </modifier>
        <modifier name="ICACHE_16B:e=0" desc="Instruction Cache, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ICACHE_16B:i=0" desc="Instruction Cache, masks:invert"> </modifier>
        <modifier name="ICACHE_16B:c=0" desc="Instruction Cache, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="ICACHE_16B:t=0" desc="Instruction Cache, masks:measure any thread"> </modifier>
        <modifier name="ICACHE_16B:intx=0" desc="Instruction Cache, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="ICACHE_16B:intxcp=0" desc="Instruction Cache, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="ICACHE_16B:u=0" desc="Instruction Cache, masks:monitor at user level"> </modifier>
        <modifier name="ICACHE_16B:k=0" desc="Instruction Cache, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="105" name="ICACHE_64B" desc="Instruction Cache">
        <modifier name="ICACHE_64B:IFTAG_HIT" desc="Instruction Cache, masks:Number of instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity"> </modifier>
        <modifier name="ICACHE_64B:IFTAG_MISS" desc="Instruction Cache, masks:Number of instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity"> </modifier>
        <modifier name="ICACHE_64B:IFTAG_STALL" desc="Instruction Cache, masks:Cycles where a code fetch is stalled due to L1 instruction cache tag miss"> </modifier>
    </event>
    <event index="106" name="IDQ" desc="IDQ operations">
        <modifier name="IDQ:MITE_UOPS" desc="IDQ operations, masks:Number of uops delivered to Instruction Decode Queue (IDQ) from MITE path"> </modifier>
        <modifier name="IDQ:DSB_UOPS" desc="IDQ operations, masks:Number of uops delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path"> </modifier>
        <modifier name="IDQ:MS_DSB_UOPS" desc="IDQ operations, masks:Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy"> </modifier>
        <modifier name="IDQ:MS_MITE_UOPS" desc="IDQ operations, masks:Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy"> </modifier>
        <modifier name="IDQ:MS_UOPS" desc="IDQ operations, masks:Number of Uops were delivered into Instruction Decode Queue (IDQ) from MS, initiated by Decode Stream Buffer (DSB) or MITE"> </modifier>
        <modifier name="IDQ:MS_UOPS_CYCLES" desc="IDQ operations, masks:Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS_Busy, initiated by Decode Stream Buffer (DSB) or MITE"> </modifier>
        <modifier name="IDQ:MS_SWITCHES" desc="IDQ operations, masks:Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer"> </modifier>
        <modifier name="IDQ:MITE_UOPS_CYCLES" desc="IDQ operations, masks:Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path"> </modifier>
        <modifier name="IDQ:DSB_UOPS_CYCLES" desc="IDQ operations, masks:Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path"> </modifier>
        <modifier name="IDQ:MS_DSB_UOPS_CYCLES" desc="IDQ operations, masks:Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy"> </modifier>
        <modifier name="IDQ:MS_DSB_OCCUR" desc="IDQ operations, masks:Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy"> </modifier>
        <modifier name="IDQ:ALL_DSB_CYCLES_4_UOPS" desc="IDQ operations, masks:Cycles Decode Stream Buffer (DSB) is delivering 4 Uops"> </modifier>
        <modifier name="IDQ:ALL_DSB_CYCLES_ANY_UOPS" desc="IDQ operations, masks:Cycles Decode Stream Buffer (DSB) is delivering any Uop"> </modifier>
        <modifier name="IDQ:ALL_MITE_CYCLES_4_UOPS" desc="IDQ operations, masks:Cycles MITE is delivering 4 Uops"> </modifier>
        <modifier name="IDQ:ALL_MITE_CYCLES_ANY_UOPS" desc="IDQ operations, masks:Cycles MITE is delivering any Uop"> </modifier>
        <modifier name="IDQ:ALL_MITE_UOPS" desc="IDQ operations, masks:Number of uops delivered to Instruction Decode Queue (IDQ) from any path"> </modifier>
    </event>
    <event index="107" name="IDQ_UOPS_NOT_DELIVERED" desc="Uops not delivered">
        <modifier name="IDQ_UOPS_NOT_DELIVERED:CORE" desc="Uops not delivered, masks:Count number of non-delivered uops to Resource Allocation Table (RAT)"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:CYCLES_0_UOPS_DELIV_CORE" desc="Uops not delivered, masks:Number of uops not delivered to Resource Allocation Table (RAT) per thread when backend is not stalled"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:CYCLES_FE_WAS_OK" desc="Uops not delivered, masks:Count cycles front-end (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling front-end"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_1_UOPS_DELIV_CORE" desc="Uops not delivered, masks:Count cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend is not stalled"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_2_UOPS_DELIV_CORE" desc="Uops not delivered, masks:Count cycles with less than 2 uops delivered by the front-end"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:CYCLES_LE_3_UOPS_DELIV_CORE" desc="Uops not delivered, masks:Count cycles with less then 3 uops delivered by the front-end"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:e=0" desc="Uops not delivered, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:i=0" desc="Uops not delivered, masks:invert"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:c=0" desc="Uops not delivered, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:t=0" desc="Uops not delivered, masks:measure any thread"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:intx=0" desc="Uops not delivered, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:intxcp=0" desc="Uops not delivered, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:u=0" desc="Uops not delivered, masks:monitor at user level"> </modifier>
        <modifier name="IDQ_UOPS_NOT_DELIVERED:k=0" desc="Uops not delivered, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="108" name="INST_RETIRED" desc="Number of instructions retired (Precise Event)">
        <modifier name="INST_RETIRED:ANY_P" desc="Number of instructions retired (Precise Event), masks:Number of instructions retired. General Counter - architectural event"> </modifier>
        <modifier name="INST_RETIRED:ALL" desc="Number of instructions retired (Precise Event), masks:Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise Event)"> </modifier>
        <modifier name="INST_RETIRED:TOTAL_CYCLES" desc="Number of instructions retired (Precise Event), masks:Number of cycles using always true condition"> </modifier>
        <modifier name="INST_RETIRED:PREC_DIST" desc="Number of instructions retired (Precise Event), masks:Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)"> </modifier>
        <modifier name="INST_RETIRED:e=0" desc="Number of instructions retired (Precise Event), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="INST_RETIRED:i=0" desc="Number of instructions retired (Precise Event), masks:invert"> </modifier>
        <modifier name="INST_RETIRED:c=0" desc="Number of instructions retired (Precise Event), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="INST_RETIRED:t=0" desc="Number of instructions retired (Precise Event), masks:measure any thread"> </modifier>
        <modifier name="INST_RETIRED:intx=0" desc="Number of instructions retired (Precise Event), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="INST_RETIRED:intxcp=0" desc="Number of instructions retired (Precise Event), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="INST_RETIRED:u=0" desc="Number of instructions retired (Precise Event), masks:monitor at user level"> </modifier>
        <modifier name="INST_RETIRED:k=0" desc="Number of instructions retired (Precise Event), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="109" name="INT_MISC" desc="Miscellaneous interruptions">
        <modifier name="INT_MISC:RECOVERY_CYCLES" desc="Miscellaneous interruptions, masks:Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception, memory disambiguation, etc...)"> </modifier>
    </event>
    <event index="110" name="ITLB" desc="Instruction TLB">
        <modifier name="ITLB:ITLB_FLUSH" desc="Instruction TLB, masks:Flushing of the Instruction TLB (ITLB) pages independent of page size"> </modifier>
        <modifier name="ITLB:e=0" desc="Instruction TLB, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ITLB:i=0" desc="Instruction TLB, masks:invert"> </modifier>
        <modifier name="ITLB:c=0" desc="Instruction TLB, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="ITLB:t=0" desc="Instruction TLB, masks:measure any thread"> </modifier>
        <modifier name="ITLB:intx=0" desc="Instruction TLB, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="ITLB:intxcp=0" desc="Instruction TLB, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="ITLB:u=0" desc="Instruction TLB, masks:monitor at user level"> </modifier>
        <modifier name="ITLB:k=0" desc="Instruction TLB, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="111" name="ITLB_MISSES" desc="Instruction TLB misses">
        <modifier name="ITLB_MISSES:MISS_CAUSES_A_WALK" desc="Instruction TLB misses, masks:Misses in all DTLB levels that cause page walks"> </modifier>
        <modifier name="ITLB_MISSES:WALK_COMPLETED" desc="Instruction TLB misses, masks:Number of misses in all TLB levels causing a page walk of any page size that completes"> </modifier>
        <modifier name="ITLB_MISSES:WALK_COMPLETED_4K" desc="Instruction TLB misses, masks:Number of misses in all TLB levels causing a page walk of 4KB page size that completes"> </modifier>
        <modifier name="ITLB_MISSES:WALK_COMPLETED_2M_4M" desc="Instruction TLB misses, masks:Number of misses in all TLB levels causing a page walk of 2MB/4MB page size that completes"> </modifier>
        <modifier name="ITLB_MISSES:WALK_COMPLETED_1G" desc="Instruction TLB misses, masks:Number of misses in all TLB levels causing a page walk of 1GB page size that completes"> </modifier>
        <modifier name="ITLB_MISSES:WALK_DURATION" desc="Instruction TLB misses, masks:Cycles when PMH is busy with page walks"> </modifier>
        <modifier name="ITLB_MISSES:WALK_PENDING" desc="Instruction TLB misses, masks:Cycles when PMH is busy with page walks"> </modifier>
        <modifier name="ITLB_MISSES:STLB_HIT" desc="Instruction TLB misses, masks:Number of cache load STLB hits. No page walk"> </modifier>
    </event>
    <event index="112" name="L1D" desc="L1D cache">
        <modifier name="L1D:REPLACEMENT" desc="L1D cache, masks:L1D Data line replacements"> </modifier>
        <modifier name="L1D:e=0" desc="L1D cache, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="L1D:i=0" desc="L1D cache, masks:invert"> </modifier>
        <modifier name="L1D:c=0" desc="L1D cache, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="L1D:t=0" desc="L1D cache, masks:measure any thread"> </modifier>
        <modifier name="L1D:intx=0" desc="L1D cache, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="L1D:intxcp=0" desc="L1D cache, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="L1D:u=0" desc="L1D cache, masks:monitor at user level"> </modifier>
        <modifier name="L1D:k=0" desc="L1D cache, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="113" name="L1D_PEND_MISS" desc="L1D pending misses">
        <modifier name="L1D_PEND_MISS:PENDING" desc="L1D pending misses, masks:Cycles with L1D load misses outstanding"> </modifier>
        <modifier name="L1D_PEND_MISS:FB_FULL" desc="L1D pending misses, masks:Number of times a request needed a fill buffer (FB) entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands load, store or SW prefetch"> </modifier>
        <modifier name="L1D_PEND_MISS:PENDING_CYCLES" desc="L1D pending misses, masks:Cycles with L1D load misses outstanding"> </modifier>
    </event>
    <event index="114" name="L2_LINES_IN" desc="L2 lines allocated">
        <modifier name="L2_LINES_IN:ALL" desc="L2 lines allocated, masks:L2 cache lines filling L2"> </modifier>
        <modifier name="L2_LINES_IN:ANY" desc="L2 lines allocated, masks:L2 cache lines filling L2"> </modifier>
        <modifier name="L2_LINES_IN:e=0" desc="L2 lines allocated, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="L2_LINES_IN:i=0" desc="L2 lines allocated, masks:invert"> </modifier>
        <modifier name="L2_LINES_IN:c=0" desc="L2 lines allocated, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="L2_LINES_IN:t=0" desc="L2 lines allocated, masks:measure any thread"> </modifier>
        <modifier name="L2_LINES_IN:intx=0" desc="L2 lines allocated, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="L2_LINES_IN:intxcp=0" desc="L2 lines allocated, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="L2_LINES_IN:u=0" desc="L2 lines allocated, masks:monitor at user level"> </modifier>
        <modifier name="L2_LINES_IN:k=0" desc="L2 lines allocated, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="115" name="L2_LINES_OUT" desc="L2 lines evicted">
        <modifier name="L2_LINES_OUT:NON_SILENT" desc="L2 lines evicted, masks:TBD"> </modifier>
        <modifier name="L2_LINES_OUT:USELESS_HWPREF" desc="L2 lines evicted, masks:Counts the number of lines that have been hardware prefetched but not used and now evicted by L2 cache"> </modifier>
        <modifier name="L2_LINES_OUT:SILENT" desc="L2 lines evicted, masks:TBD"> </modifier>
    </event>
    <event index="116" name="L2_RQSTS" desc="L2 requests">
        <modifier name="L2_RQSTS:DEMAND_DATA_RD_MISS" desc="L2 requests, masks:Demand Data Read requests that miss L2 cache"> </modifier>
        <modifier name="L2_RQSTS:DEMAND_DATA_RD_HIT" desc="L2 requests, masks:Demand Data Read requests that hit L2 cache"> </modifier>
        <modifier name="L2_RQSTS:DEMAND_RFO_MISS" desc="L2 requests, masks:RFO requests that miss L2 cache"> </modifier>
        <modifier name="L2_RQSTS:RFO_MISS" desc="L2 requests, masks:RFO requests that miss L2 cache"> </modifier>
        <modifier name="L2_RQSTS:DEMAND_RFO_HIT" desc="L2 requests, masks:RFO requests that hit L2 cache"> </modifier>
        <modifier name="L2_RQSTS:RFO_HIT" desc="L2 requests, masks:RFO requests that hit L2 cache"> </modifier>
        <modifier name="L2_RQSTS:CODE_RD_MISS" desc="L2 requests, masks:L2 cache misses when fetching instructions"> </modifier>
        <modifier name="L2_RQSTS:ALL_DEMAND_MISS" desc="L2 requests, masks:All demand requests that miss the L2 cache"> </modifier>
        <modifier name="L2_RQSTS:CODE_RD_HIT" desc="L2 requests, masks:L2 cache hits when fetching instructions, code reads"> </modifier>
        <modifier name="L2_RQSTS:MISS" desc="L2 requests, masks:All requests that miss the L2 cache"> </modifier>
        <modifier name="L2_RQSTS:PF_MISS" desc="L2 requests, masks:Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache"> </modifier>
        <modifier name="L2_RQSTS:PF_HIT" desc="L2 requests, masks:Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache"> </modifier>
        <modifier name="L2_RQSTS:ALL_DEMAND_DATA_RD" desc="L2 requests, masks:Any data read request to L2 cache"> </modifier>
        <modifier name="L2_RQSTS:ALL_RFO" desc="L2 requests, masks:Any data RFO request to L2 cache"> </modifier>
        <modifier name="L2_RQSTS:ALL_CODE_RD" desc="L2 requests, masks:Any code read request to L2 cache"> </modifier>
        <modifier name="L2_RQSTS:ALL_DEMAND_REFERENCES" desc="L2 requests, masks:All demand requests to L2 cache "> </modifier>
        <modifier name="L2_RQSTS:ALL_PF" desc="L2 requests, masks:Any L2 HW prefetch request to L2 cache"> </modifier>
        <modifier name="L2_RQSTS:REFERENCES" desc="L2 requests, masks:All requests to L2 cache"> </modifier>
        <modifier name="L2_RQSTS:e=0" desc="L2 requests, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="L2_RQSTS:i=0" desc="L2 requests, masks:invert"> </modifier>
        <modifier name="L2_RQSTS:c=0" desc="L2 requests, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="L2_RQSTS:t=0" desc="L2 requests, masks:measure any thread"> </modifier>
        <modifier name="L2_RQSTS:intx=0" desc="L2 requests, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="L2_RQSTS:intxcp=0" desc="L2 requests, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="L2_RQSTS:u=0" desc="L2 requests, masks:monitor at user level"> </modifier>
        <modifier name="L2_RQSTS:k=0" desc="L2 requests, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="117" name="L2_TRANS" desc="L2 transactions">
        <modifier name="L2_TRANS:L2_WB" desc="L2 transactions, masks:L2 writebacks that access L2 cache"> </modifier>
        <modifier name="L2_TRANS:e=0" desc="L2 transactions, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="L2_TRANS:i=0" desc="L2 transactions, masks:invert"> </modifier>
        <modifier name="L2_TRANS:c=0" desc="L2 transactions, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="L2_TRANS:t=0" desc="L2 transactions, masks:measure any thread"> </modifier>
        <modifier name="L2_TRANS:intx=0" desc="L2 transactions, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="L2_TRANS:intxcp=0" desc="L2 transactions, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="L2_TRANS:u=0" desc="L2 transactions, masks:monitor at user level"> </modifier>
        <modifier name="L2_TRANS:k=0" desc="L2 transactions, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="118" name="LD_BLOCKS" desc="Blocking loads">
        <modifier name="LD_BLOCKS:STORE_FORWARD" desc="Blocking loads, masks:Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded"> </modifier>
        <modifier name="LD_BLOCKS:NO_SR" desc="Blocking loads, masks:number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use"> </modifier>
    </event>
    <event index="119" name="LD_BLOCKS_PARTIAL" desc="Partial load blocks">
        <modifier name="LD_BLOCKS_PARTIAL:ADDRESS_ALIAS" desc="Partial load blocks, masks:False dependencies in MOB due to partial compare on address"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:e=0" desc="Partial load blocks, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:i=0" desc="Partial load blocks, masks:invert"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:c=0" desc="Partial load blocks, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:t=0" desc="Partial load blocks, masks:measure any thread"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:intx=0" desc="Partial load blocks, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:intxcp=0" desc="Partial load blocks, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:u=0" desc="Partial load blocks, masks:monitor at user level"> </modifier>
        <modifier name="LD_BLOCKS_PARTIAL:k=0" desc="Partial load blocks, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="120" name="LOAD_HIT_PRE" desc="Load dispatches">
        <modifier name="LOAD_HIT_PRE:SW_PF" desc="Load dispatches, masks:Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch"> </modifier>
        <modifier name="LOAD_HIT_PRE:e=0" desc="Load dispatches, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="LOAD_HIT_PRE:i=0" desc="Load dispatches, masks:invert"> </modifier>
        <modifier name="LOAD_HIT_PRE:c=0" desc="Load dispatches, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="LOAD_HIT_PRE:t=0" desc="Load dispatches, masks:measure any thread"> </modifier>
        <modifier name="LOAD_HIT_PRE:intx=0" desc="Load dispatches, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="LOAD_HIT_PRE:intxcp=0" desc="Load dispatches, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="LOAD_HIT_PRE:u=0" desc="Load dispatches, masks:monitor at user level"> </modifier>
        <modifier name="LOAD_HIT_PRE:k=0" desc="Load dispatches, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="121" name="LOCK_CYCLES" desc="Locked cycles in L1D and L2">
        <modifier name="LOCK_CYCLES:CACHE_LOCK_DURATION" desc="Locked cycles in L1D and L2, masks:cycles that the L1D is locked"> </modifier>
        <modifier name="LOCK_CYCLES:e=0" desc="Locked cycles in L1D and L2, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="LOCK_CYCLES:i=0" desc="Locked cycles in L1D and L2, masks:invert"> </modifier>
        <modifier name="LOCK_CYCLES:c=0" desc="Locked cycles in L1D and L2, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="LOCK_CYCLES:t=0" desc="Locked cycles in L1D and L2, masks:measure any thread"> </modifier>
        <modifier name="LOCK_CYCLES:intx=0" desc="Locked cycles in L1D and L2, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="LOCK_CYCLES:intxcp=0" desc="Locked cycles in L1D and L2, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="LOCK_CYCLES:u=0" desc="Locked cycles in L1D and L2, masks:monitor at user level"> </modifier>
        <modifier name="LOCK_CYCLES:k=0" desc="Locked cycles in L1D and L2, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="122" name="LONGEST_LAT_CACHE" desc="L3 cache">
        <modifier name="LONGEST_LAT_CACHE:MISS" desc="L3 cache, masks:Core-originated cacheable demand requests missed LLC - architectural event"> </modifier>
        <modifier name="LONGEST_LAT_CACHE:REFERENCE" desc="L3 cache, masks:Core-originated cacheable demand requests that refer to LLC - architectural event"> </modifier>
    </event>
    <event index="123" name="MACHINE_CLEARS" desc="Machine clear asserted">
        <modifier name="MACHINE_CLEARS:COUNT" desc="Machine clear asserted, masks:Number of machine clears (Nukes) of any type"> </modifier>
        <modifier name="MACHINE_CLEARS:MEMORY_ORDERING" desc="Machine clear asserted, masks:Number of Memory Ordering Machine Clears detected"> </modifier>
        <modifier name="MACHINE_CLEARS:SMC" desc="Machine clear asserted, masks:Number of Self-modifying code (SMC) Machine Clears detected"> </modifier>
    </event>
    <event index="124" name="MEM_LOAD_L3_HIT_RETIRED" desc="L3 hit load uops retired (Precise Event)">
        <modifier name="MEM_LOAD_L3_HIT_RETIRED:XSNP_MISS" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache"> </modifier>
        <modifier name="MEM_LOAD_L3_HIT_RETIRED:XSNP_HIT" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache"> </modifier>
        <modifier name="MEM_LOAD_L3_HIT_RETIRED:XSNP_HITM" desc="L3 hit load uops retired (Precise Event), masks:Load had HitM Response from a core on same socket (shared L3). (Non PEBS"> </modifier>
        <modifier name="MEM_LOAD_L3_HIT_RETIRED:XSNP_NONE" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were hits in L3 without snoops required"> </modifier>
    </event>
    <event index="125" name="MEM_LOAD_UOPS_L3_HIT_RETIRED" desc="L3 hit load uops retired (Precise Event)">
        <modifier name="MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_MISS" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache"> </modifier>
        <modifier name="MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_HIT" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache"> </modifier>
        <modifier name="MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_HITM" desc="L3 hit load uops retired (Precise Event), masks:Load had HitM Response from a core on same socket (shared L3). (Non PEBS"> </modifier>
        <modifier name="MEM_LOAD_UOPS_L3_HIT_RETIRED:XSNP_NONE" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were hits in L3 without snoops required"> </modifier>
    </event>
    <event index="126" name="MEM_LOAD_UOPS_LLC_HIT_RETIRED" desc="L3 hit load uops retired (Precise Event)">
        <modifier name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_MISS" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache"> </modifier>
        <modifier name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_HIT" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache"> </modifier>
        <modifier name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_HITM" desc="L3 hit load uops retired (Precise Event), masks:Load had HitM Response from a core on same socket (shared L3). (Non PEBS"> </modifier>
        <modifier name="MEM_LOAD_UOPS_LLC_HIT_RETIRED:XSNP_NONE" desc="L3 hit load uops retired (Precise Event), masks:Retired load uops which data sources were hits in L3 without snoops required"> </modifier>
    </event>
    <event index="127" name="MEM_LOAD_RETIRED" desc="Retired load uops (Precise Event)">
        <modifier name="MEM_LOAD_RETIRED:L1_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops with L1 cache hits as data source"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:L2_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops with L2 cache hits as data source"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:L3_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops with L3 cache hits as data source"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:L1_MISS" desc="Retired load uops (Precise Event), masks:Retired load uops which missed the L1D"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:L2_MISS" desc="Retired load uops (Precise Event), masks:Retired load uops which missed the L2. Unknown data source excluded"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:L3_MISS" desc="Retired load uops (Precise Event), masks:Retired load uops which missed the L3"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:HIT_LFB" desc="Retired load uops (Precise Event), masks:Retired load uops which missed L1 but hit line fill buffer (LFB)"> </modifier>
        <modifier name="MEM_LOAD_RETIRED:FB_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops which missed L1 but hit line fill buffer (LFB)"> </modifier>
    </event>
    <event index="128" name="MEM_LOAD_UOPS_RETIRED" desc="Retired load uops (Precise Event)">
        <modifier name="MEM_LOAD_UOPS_RETIRED:L1_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops with L1 cache hits as data source"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:L2_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops with L2 cache hits as data source"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:L3_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops with L3 cache hits as data source"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:L1_MISS" desc="Retired load uops (Precise Event), masks:Retired load uops which missed the L1D"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:L2_MISS" desc="Retired load uops (Precise Event), masks:Retired load uops which missed the L2. Unknown data source excluded"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:L3_MISS" desc="Retired load uops (Precise Event), masks:Retired load uops which missed the L3"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:HIT_LFB" desc="Retired load uops (Precise Event), masks:Retired load uops which missed L1 but hit line fill buffer (LFB)"> </modifier>
        <modifier name="MEM_LOAD_UOPS_RETIRED:FB_HIT" desc="Retired load uops (Precise Event), masks:Retired load uops which missed L1 but hit line fill buffer (LFB)"> </modifier>
    </event>
    <event index="130" name="MEM_INST_RETIRED" desc="Memory instructions retired (Precise Event)">
        <modifier name="MEM_INST_RETIRED:STLB_MISS_LOADS" desc="Memory instructions retired (Precise Event), masks:Load uops with true STLB miss retired to architected path"> </modifier>
        <modifier name="MEM_INST_RETIRED:STLB_MISS_STORES" desc="Memory instructions retired (Precise Event), masks:Store uops with true STLB miss retired to architected path"> </modifier>
        <modifier name="MEM_INST_RETIRED:LOCK_LOADS" desc="Memory instructions retired (Precise Event), masks:Load uops with locked access retired"> </modifier>
        <modifier name="MEM_INST_RETIRED:SPLIT_LOADS" desc="Memory instructions retired (Precise Event), masks:Line-splitted load uops retired"> </modifier>
        <modifier name="MEM_INST_RETIRED:SPLIT_STORES" desc="Memory instructions retired (Precise Event), masks:Line-splitted store uops retired"> </modifier>
        <modifier name="MEM_INST_RETIRED:ALL_LOADS" desc="Memory instructions retired (Precise Event), masks:All load uops retired"> </modifier>
        <modifier name="MEM_INST_RETIRED:ALL_STORES" desc="Memory instructions retired (Precise Event), masks:All store uops retired"> </modifier>
    </event>
    <event index="131" name="MEM_UOPS_RETIRED" desc="Memory instructions retired (Precise Event)">
        <modifier name="MEM_UOPS_RETIRED:STLB_MISS_LOADS" desc="Memory instructions retired (Precise Event), masks:Load uops with true STLB miss retired to architected path"> </modifier>
        <modifier name="MEM_UOPS_RETIRED:STLB_MISS_STORES" desc="Memory instructions retired (Precise Event), masks:Store uops with true STLB miss retired to architected path"> </modifier>
        <modifier name="MEM_UOPS_RETIRED:LOCK_LOADS" desc="Memory instructions retired (Precise Event), masks:Load uops with locked access retired"> </modifier>
        <modifier name="MEM_UOPS_RETIRED:SPLIT_LOADS" desc="Memory instructions retired (Precise Event), masks:Line-splitted load uops retired"> </modifier>
        <modifier name="MEM_UOPS_RETIRED:SPLIT_STORES" desc="Memory instructions retired (Precise Event), masks:Line-splitted store uops retired"> </modifier>
        <modifier name="MEM_UOPS_RETIRED:ALL_LOADS" desc="Memory instructions retired (Precise Event), masks:All load uops retired"> </modifier>
        <modifier name="MEM_UOPS_RETIRED:ALL_STORES" desc="Memory instructions retired (Precise Event), masks:All store uops retired"> </modifier>
    </event>
    <event index="132" name="MISALIGN_MEM_REF" desc="Misaligned memory references">
        <modifier name="MISALIGN_MEM_REF:LOADS" desc="Misaligned memory references, masks:Speculative cache-line split load uops dispatched to the L1D"> </modifier>
        <modifier name="MISALIGN_MEM_REF:STORES" desc="Misaligned memory references, masks:Speculative cache-line split store-address uops dispatched to L1D"> </modifier>
    </event>
    <event index="133" name="MOVE_ELIMINATION" desc="Move Elimination">
        <modifier name="MOVE_ELIMINATION:INT_ELIMINATED" desc="Move Elimination, masks:Number of integer Move Elimination candidate uops that were eliminated"> </modifier>
        <modifier name="MOVE_ELIMINATION:SIMD_ELIMINATED" desc="Move Elimination, masks:Number of SIMD Move Elimination candidate uops that were eliminated"> </modifier>
        <modifier name="MOVE_ELIMINATION:INT_NOT_ELIMINATED" desc="Move Elimination, masks:Number of integer Move Elimination candidate uops that were not eliminated"> </modifier>
        <modifier name="MOVE_ELIMINATION:SIMD_NOT_ELIMINATED" desc="Move Elimination, masks:Number of SIMD Move Elimination candidate uops that were not eliminated"> </modifier>
    </event>
    <event index="134" name="OFFCORE_REQUESTS" desc="Demand Data Read requests sent to uncore">
        <modifier name="OFFCORE_REQUESTS:DEMAND_DATA_RD" desc="Demand Data Read requests sent to uncore, masks:Demand data read requests sent to uncore (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS:DEMAND_CODE_RD" desc="Demand Data Read requests sent to uncore, masks:Demand code read requests sent to uncore (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS:DEMAND_RFO" desc="Demand Data Read requests sent to uncore, masks:Demand RFOs requests sent to uncore (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS:ALL_DATA_RD" desc="Demand Data Read requests sent to uncore, masks:Data read requests sent to uncore (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS:ALL_REQUESTS" desc="Demand Data Read requests sent to uncore, masks:Number of memory transactions that reached the superqueue (SQ)"> </modifier>
        <modifier name="OFFCORE_REQUESTS:L3_MISS_DEMAND_DATA_RD" desc="Demand Data Read requests sent to uncore, masks:Number of demand data read requests which missed the L3 cache"> </modifier>
    </event>
    <event index="135" name="OTHER_ASSISTS" desc="Software assist">
        <modifier name="OTHER_ASSISTS:ANY" desc="Software assist, masks:Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists"> </modifier>
        <modifier name="OTHER_ASSISTS:e=0" desc="Software assist, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="OTHER_ASSISTS:i=0" desc="Software assist, masks:invert"> </modifier>
        <modifier name="OTHER_ASSISTS:c=0" desc="Software assist, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="OTHER_ASSISTS:t=0" desc="Software assist, masks:measure any thread"> </modifier>
        <modifier name="OTHER_ASSISTS:intx=0" desc="Software assist, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="OTHER_ASSISTS:intxcp=0" desc="Software assist, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="OTHER_ASSISTS:u=0" desc="Software assist, masks:monitor at user level"> </modifier>
        <modifier name="OTHER_ASSISTS:k=0" desc="Software assist, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="136" name="RESOURCE_STALLS" desc="Cycles Allocation is stalled due to Resource Related reason">
        <modifier name="RESOURCE_STALLS:ANY" desc="Cycles Allocation is stalled due to Resource Related reason, masks:Cycles Allocation is stalled due to Resource Related reason"> </modifier>
        <modifier name="RESOURCE_STALLS:ALL" desc="Cycles Allocation is stalled due to Resource Related reason, masks:Cycles Allocation is stalled due to Resource Related reason"> </modifier>
        <modifier name="RESOURCE_STALLS:RS" desc="Cycles Allocation is stalled due to Resource Related reason, masks:Stall cycles caused by absence of eligible entries in Reservation Station (RS)"> </modifier>
        <modifier name="RESOURCE_STALLS:SB" desc="Cycles Allocation is stalled due to Resource Related reason, masks:Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)"> </modifier>
        <modifier name="RESOURCE_STALLS:ROB" desc="Cycles Allocation is stalled due to Resource Related reason, masks:ROB full stall cycles"> </modifier>
        <modifier name="RESOURCE_STALLS:e=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="RESOURCE_STALLS:i=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:invert"> </modifier>
        <modifier name="RESOURCE_STALLS:c=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="RESOURCE_STALLS:t=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:measure any thread"> </modifier>
        <modifier name="RESOURCE_STALLS:intx=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="RESOURCE_STALLS:intxcp=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="RESOURCE_STALLS:u=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:monitor at user level"> </modifier>
        <modifier name="RESOURCE_STALLS:k=0" desc="Cycles Allocation is stalled due to Resource Related reason, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="137" name="ROB_MISC_EVENTS" desc="ROB miscellaneous events">
        <modifier name="ROB_MISC_EVENTS:LBR_INSERTS" desc="ROB miscellaneous events, masks:Count each time an new Last Branch Record (LBR) is inserted"> </modifier>
        <modifier name="ROB_MISC_EVENTS:e=0" desc="ROB miscellaneous events, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ROB_MISC_EVENTS:i=0" desc="ROB miscellaneous events, masks:invert"> </modifier>
        <modifier name="ROB_MISC_EVENTS:c=0" desc="ROB miscellaneous events, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="ROB_MISC_EVENTS:t=0" desc="ROB miscellaneous events, masks:measure any thread"> </modifier>
        <modifier name="ROB_MISC_EVENTS:intx=0" desc="ROB miscellaneous events, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="ROB_MISC_EVENTS:intxcp=0" desc="ROB miscellaneous events, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="ROB_MISC_EVENTS:u=0" desc="ROB miscellaneous events, masks:monitor at user level"> </modifier>
        <modifier name="ROB_MISC_EVENTS:k=0" desc="ROB miscellaneous events, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="138" name="RS_EVENTS" desc="Reservation Station">
        <modifier name="RS_EVENTS:EMPTY_CYCLES" desc="Reservation Station, masks:Cycles the Reservation Station (RS) is empty for this thread"> </modifier>
        <modifier name="RS_EVENTS:EMPTY_END" desc="Reservation Station, masks:Number of times the reservation station (RS) was empty"> </modifier>
        <modifier name="RS_EVENTS:e=0" desc="Reservation Station, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="RS_EVENTS:i=0" desc="Reservation Station, masks:invert"> </modifier>
        <modifier name="RS_EVENTS:c=0" desc="Reservation Station, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="RS_EVENTS:t=0" desc="Reservation Station, masks:measure any thread"> </modifier>
        <modifier name="RS_EVENTS:intx=0" desc="Reservation Station, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="RS_EVENTS:intxcp=0" desc="Reservation Station, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="RS_EVENTS:u=0" desc="Reservation Station, masks:monitor at user level"> </modifier>
        <modifier name="RS_EVENTS:k=0" desc="Reservation Station, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="139" name="RTM_RETIRED" desc="Restricted Transaction Memory execution (Precise Event)">
        <modifier name="RTM_RETIRED:START" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution started"> </modifier>
        <modifier name="RTM_RETIRED:COMMIT" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution successfully committed"> </modifier>
        <modifier name="RTM_RETIRED:ABORTED" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise Event)"> </modifier>
        <modifier name="RTM_RETIRED:ABORTED_MEM" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution aborted due to various memory events"> </modifier>
        <modifier name="RTM_RETIRED:ABORTED_TMR" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution aborted due to uncommon conditions"> </modifier>
        <modifier name="RTM_RETIRED:ABORTED_UNFRIENDLY" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution aborted due to RTM-unfriendly instructions"> </modifier>
        <modifier name="RTM_RETIRED:ABORTED_MEMTYPE" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution aborted due to incompatible memory type"> </modifier>
        <modifier name="RTM_RETIRED:ABORTED_EVENTS" desc="Restricted Transaction Memory execution (Precise Event), masks:Number of times an RTM execution aborted due to none of the other 4 reasons (e.g., interrupt)"> </modifier>
        <modifier name="RTM_RETIRED:e=0" desc="Restricted Transaction Memory execution (Precise Event), masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="RTM_RETIRED:i=0" desc="Restricted Transaction Memory execution (Precise Event), masks:invert"> </modifier>
        <modifier name="RTM_RETIRED:c=0" desc="Restricted Transaction Memory execution (Precise Event), masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="RTM_RETIRED:t=0" desc="Restricted Transaction Memory execution (Precise Event), masks:measure any thread"> </modifier>
        <modifier name="RTM_RETIRED:intx=0" desc="Restricted Transaction Memory execution (Precise Event), masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="RTM_RETIRED:intxcp=0" desc="Restricted Transaction Memory execution (Precise Event), masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="RTM_RETIRED:u=0" desc="Restricted Transaction Memory execution (Precise Event), masks:monitor at user level"> </modifier>
        <modifier name="RTM_RETIRED:k=0" desc="Restricted Transaction Memory execution (Precise Event), masks:monitor at kernel level"> </modifier>
    </event>
    <event index="140" name="TLB_FLUSH" desc="TLB flushes">
        <modifier name="TLB_FLUSH:DTLB_THREAD" desc="TLB flushes, masks:Count number of DTLB flushes of thread-specific entries"> </modifier>
        <modifier name="TLB_FLUSH:STLB_ANY" desc="TLB flushes, masks:Count number of any STLB flushes"> </modifier>
    </event>
    <event index="141" name="UOPS_EXECUTED" desc="Uops executed">
        <modifier name="UOPS_EXECUTED:THREAD" desc="Uops executed, masks:Number of uops executed per thread in each cycle"> </modifier>
        <modifier name="UOPS_EXECUTED:THREAD_CYCLES_GE_1" desc="Uops executed, masks:Number of cycles with at least 1 uop is executed per thread"> </modifier>
        <modifier name="UOPS_EXECUTED:THREAD_CYCLES_GE_2" desc="Uops executed, masks:Number of cycles with at least 2 uops are executed per thread"> </modifier>
        <modifier name="UOPS_EXECUTED:THREAD_CYCLES_GE_3" desc="Uops executed, masks:Number of cycles with at least 3 uops are executed per thread"> </modifier>
        <modifier name="UOPS_EXECUTED:THREAD_CYCLES_GE_4" desc="Uops executed, masks:Number of cycles with at least 4 uops are executed per thread"> </modifier>
        <modifier name="UOPS_EXECUTED:CORE" desc="Uops executed, masks:Number of uops executed from any thread in each cycle"> </modifier>
        <modifier name="UOPS_EXECUTED:CORE_CYCLES_GE_1" desc="Uops executed, masks:Number of cycles with at least 1 uop is executed for any thread"> </modifier>
        <modifier name="UOPS_EXECUTED:CORE_CYCLES_GE_2" desc="Uops executed, masks:Number of cycles with at least 2 uops are executed for any thread"> </modifier>
        <modifier name="UOPS_EXECUTED:CORE_CYCLES_GE_3" desc="Uops executed, masks:Number of cycles with at least 3 uops are executed for any thread"> </modifier>
        <modifier name="UOPS_EXECUTED:CORE_CYCLES_GE_4" desc="Uops executed, masks:Number of cycles with at least 4 uops are executed for any thread"> </modifier>
        <modifier name="UOPS_EXECUTED:STALL_CYCLES" desc="Uops executed, masks:Number of cycles with no uops executed by thread"> </modifier>
        <modifier name="UOPS_EXECUTED:CORE_CYCLES_NONE" desc="Uops executed, masks:Number of cycles with no uops executed from any thread"> </modifier>
        <modifier name="UOPS_EXECUTED:X87" desc="Uops executed, masks:Number of x87 uops executed per thread"> </modifier>
        <modifier name="UOPS_EXECUTED:e=0" desc="Uops executed, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="UOPS_EXECUTED:i=0" desc="Uops executed, masks:invert"> </modifier>
        <modifier name="UOPS_EXECUTED:c=0" desc="Uops executed, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="UOPS_EXECUTED:t=0" desc="Uops executed, masks:measure any thread"> </modifier>
        <modifier name="UOPS_EXECUTED:intx=0" desc="Uops executed, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="UOPS_EXECUTED:intxcp=0" desc="Uops executed, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="UOPS_EXECUTED:u=0" desc="Uops executed, masks:monitor at user level"> </modifier>
        <modifier name="UOPS_EXECUTED:k=0" desc="Uops executed, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="142" name="LSD" desc="Loop stream detector">
        <modifier name="LSD:UOPS" desc="Loop stream detector, masks:Number of uops delivered by the Loop Stream Detector (LSD)"> </modifier>
        <modifier name="LSD:CYCLES_4_UOPS" desc="Loop stream detector, masks:Number of cycles the LSD delivered 4 uops which did not come from the decoder"> </modifier>
        <modifier name="LSD:CYCLES_ACTIVE" desc="Loop stream detector, masks:Number of cycles the LSD delivered uops which did not come from the decoder"> </modifier>
        <modifier name="LSD:e=0" desc="Loop stream detector, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="LSD:i=0" desc="Loop stream detector, masks:invert"> </modifier>
        <modifier name="LSD:c=0" desc="Loop stream detector, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="LSD:t=0" desc="Loop stream detector, masks:measure any thread"> </modifier>
        <modifier name="LSD:intx=0" desc="Loop stream detector, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="LSD:intxcp=0" desc="Loop stream detector, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="LSD:u=0" desc="Loop stream detector, masks:monitor at user level"> </modifier>
        <modifier name="LSD:k=0" desc="Loop stream detector, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="143" name="UOPS_DISPATCHED" desc="Uops dispatch to specific ports">
        <modifier name="UOPS_DISPATCHED:PORT_0" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 0"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_1" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 1"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_2" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 2"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_3" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 3"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_4" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 4"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_5" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 5"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_6" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 6"> </modifier>
        <modifier name="UOPS_DISPATCHED:PORT_7" desc="Uops dispatch to specific ports, masks:Cycles which a Uop is executed on port 7"> </modifier>
    </event>
    <event index="144" name="UOPS_ISSUED" desc="Uops issued">
        <modifier name="UOPS_ISSUED:ANY" desc="Uops issued, masks:Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)"> </modifier>
        <modifier name="UOPS_ISSUED:ALL" desc="Uops issued, masks:Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)"> </modifier>
        <modifier name="UOPS_ISSUED:VECTOR_WIDTH_MISMATCH" desc="Uops issued, masks:Number of blend uops issued by the Resource Allocation table (RAT) to the Reservation Station (RS) in order to preserve upper bits of vector registers"> </modifier>
        <modifier name="UOPS_ISSUED:FLAGS_MERGE" desc="Uops issued, masks:Number of flags-merge uops being allocated. Such uops adds delay"> </modifier>
        <modifier name="UOPS_ISSUED:SLOW_LEA" desc="Uops issued, masks:Number of slow LEA or similar uops allocated. Such uop has 3 sources regardless if result of LEA instruction or not"> </modifier>
        <modifier name="UOPS_ISSUED:SINGLE_MUL" desc="Uops issued, masks:Number of Multiply packed/scalar single precision uops allocated"> </modifier>
        <modifier name="UOPS_ISSUED:STALL_CYCLES" desc="Uops issued, masks:Counts the number of cycles no uops issued by this thread"> </modifier>
    </event>
    <event index="145" name="ARITH" desc="Arithmetic uop">
        <modifier name="ARITH:DIVIDER_ACTIVE" desc="Arithmetic uop, masks:Cycles when divider is busy executing divide or square root operations on integers or floating-points"> </modifier>
        <modifier name="ARITH:FPU_DIV_ACTIVE" desc="Arithmetic uop, masks:Cycles when divider is busy executing divide or square root operations on integers or floating-points"> </modifier>
        <modifier name="ARITH:e=0" desc="Arithmetic uop, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ARITH:i=0" desc="Arithmetic uop, masks:invert"> </modifier>
        <modifier name="ARITH:c=0" desc="Arithmetic uop, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="ARITH:t=0" desc="Arithmetic uop, masks:measure any thread"> </modifier>
        <modifier name="ARITH:intx=0" desc="Arithmetic uop, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="ARITH:intxcp=0" desc="Arithmetic uop, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="ARITH:u=0" desc="Arithmetic uop, masks:monitor at user level"> </modifier>
        <modifier name="ARITH:k=0" desc="Arithmetic uop, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="146" name="UOPS_RETIRED" desc="Uops retired (Precise Event)">
        <modifier name="UOPS_RETIRED:ALL" desc="Uops retired (Precise Event), masks:All uops that actually retired"> </modifier>
        <modifier name="UOPS_RETIRED:ANY" desc="Uops retired (Precise Event), masks:All uops that actually retired"> </modifier>
        <modifier name="UOPS_RETIRED:RETIRE_SLOTS" desc="Uops retired (Precise Event), masks:number of retirement slots used non PEBS"> </modifier>
        <modifier name="UOPS_RETIRED:STALL_CYCLES" desc="Uops retired (Precise Event), masks:Cycles no executable uops retired (Precise Event)"> </modifier>
        <modifier name="UOPS_RETIRED:TOTAL_CYCLES" desc="Uops retired (Precise Event), masks:Number of cycles using always true condition applied to PEBS uops retired event"> </modifier>
    </event>
    <event index="147" name="TX_MEM" desc="Transactional memory aborts">
        <modifier name="TX_MEM:ABORT_CONFLICT" desc="Transactional memory aborts, masks:Number of times a transactional abort was signaled due to data conflict on a transactionally accessed address"> </modifier>
        <modifier name="TX_MEM:ABORT_CAPACITY" desc="Transactional memory aborts, masks:Number of times a transactional abort was signaled due to data capacity limitation"> </modifier>
        <modifier name="TX_MEM:ABORT_HLE_STORE_TO_ELIDED_LOCK" desc="Transactional memory aborts, masks:Number of times a HLE transactional execution aborted due to a non xrelease prefixed instruction writing to an elided lock in the elision buffer"> </modifier>
        <modifier name="TX_MEM:ABORT_HLE_ELISION_BUFFER_NOT_EMPTY" desc="Transactional memory aborts, masks:Number of times a HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero"> </modifier>
        <modifier name="TX_MEM:ABORT_HLE_ELISION_BUFFER_MISMATCH" desc="Transactional memory aborts, masks:Number of times a HLE transaction execution aborted due to xrelease lock not satisfying the address and value requirements in the elision buffer"> </modifier>
        <modifier name="TX_MEM:ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT" desc="Transactional memory aborts, masks:Number of times a HLE transaction execution aborted due to an unsupported read alignment from the elision buffer"> </modifier>
        <modifier name="TX_MEM:ABORT_HLE_ELISION_BUFFER_FULL" desc="Transactional memory aborts, masks:Number of times a HLE clock could not be elided due to ElisionBufferAvailable being zero"> </modifier>
    </event>
    <event index="148" name="TX_EXEC" desc="Transactional execution">
        <modifier name="TX_EXEC:MISC1" desc="Transactional execution, masks:Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort"> </modifier>
        <modifier name="TX_EXEC:MISC2" desc="Transactional execution, masks:Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region"> </modifier>
        <modifier name="TX_EXEC:MISC3" desc="Transactional execution, masks:Number of times an instruction execution caused the supported nest count to be exceeded"> </modifier>
        <modifier name="TX_EXEC:MISC4" desc="Transactional execution, masks:Number of times an instruction a xbegin instruction was executed inside HLE transactional region"> </modifier>
        <modifier name="TX_EXEC:MISC5" desc="Transactional execution, masks:Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region"> </modifier>
    </event>
    <event index="149" name="OFFCORE_REQUESTS_OUTSTANDING" desc="Outstanding offcore requests">
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD_CYCLES" desc="Outstanding offcore requests, masks:Cycles with cacheable data read transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD_CYCLES" desc="Outstanding offcore requests, masks:Cycles with demand code reads transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_DEMAND_CODE_RD" desc="Outstanding offcore requests, masks:Cycles with demand code reads transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD_CYCLES" desc="Outstanding offcore requests, masks:Cycles with demand data read transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_DEMAND_DATA_RD" desc="Outstanding offcore requests, masks:Cycles with demand data read transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:ALL_DATA_RD" desc="Outstanding offcore requests, masks:Cacheable data read transactions in the superQ every cycle (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_CODE_RD" desc="Outstanding offcore requests, masks:Code read transactions in the superQ every cycle (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD" desc="Outstanding offcore requests, masks:Demand data read transactions in the superQ every cycle (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_DATA_RD_GE_6" desc="Outstanding offcore requests, masks:Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO" desc="Outstanding offcore requests, masks:Outstanding RFO (store) transactions in the superQ every cycle (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:DEMAND_RFO_CYCLES" desc="Outstanding offcore requests, masks:Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_DEMAND_RFO" desc="Outstanding offcore requests, masks:Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:L3_MISS_DEMAND_DATA_RD" desc="Outstanding offcore requests, masks:Number of offcore outstanding demand data read requests missing the L3 cache every cycle"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:L3_MISS_DEMAND_DATA_RD_GE_6" desc="Outstanding offcore requests, masks:Number of cycles in which at least 6 demand data read requests missing the L3"> </modifier>
        <modifier name="OFFCORE_REQUESTS_OUTSTANDING:CYCLES_WITH_L3_MISS_DEMAND_DATA_RD" desc="Outstanding offcore requests, masks:Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ"> </modifier>
    </event>
    <event index="150" name="ILD_STALL" desc="Instruction Length Decoder stalls">
        <modifier name="ILD_STALL:LCP" desc="Instruction Length Decoder stalls, masks:Stall caused by changing prefix length of the instruction"> </modifier>
        <modifier name="ILD_STALL:e=0" desc="Instruction Length Decoder stalls, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="ILD_STALL:i=0" desc="Instruction Length Decoder stalls, masks:invert"> </modifier>
        <modifier name="ILD_STALL:c=0" desc="Instruction Length Decoder stalls, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="ILD_STALL:t=0" desc="Instruction Length Decoder stalls, masks:measure any thread"> </modifier>
        <modifier name="ILD_STALL:intx=0" desc="Instruction Length Decoder stalls, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="ILD_STALL:intxcp=0" desc="Instruction Length Decoder stalls, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="ILD_STALL:u=0" desc="Instruction Length Decoder stalls, masks:monitor at user level"> </modifier>
        <modifier name="ILD_STALL:k=0" desc="Instruction Length Decoder stalls, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="151" name="DSB2MITE_SWITCHES" desc="Number of DSB to MITE switches">
        <modifier name="DSB2MITE_SWITCHES:PENALTY_CYCLES" desc="Number of DSB to MITE switches, masks:Number of DSB to MITE switch true penalty cycles"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:e=0" desc="Number of DSB to MITE switches, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:i=0" desc="Number of DSB to MITE switches, masks:invert"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:c=0" desc="Number of DSB to MITE switches, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:t=0" desc="Number of DSB to MITE switches, masks:measure any thread"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:intx=0" desc="Number of DSB to MITE switches, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:intxcp=0" desc="Number of DSB to MITE switches, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:u=0" desc="Number of DSB to MITE switches, masks:monitor at user level"> </modifier>
        <modifier name="DSB2MITE_SWITCHES:k=0" desc="Number of DSB to MITE switches, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="152" name="EPT" desc="Extended page table">
        <modifier name="EPT:WALK_DURATION" desc="Extended page table, masks:Cycles for an extended page table walk of any type"> </modifier>
        <modifier name="EPT:WALK_PENDING" desc="Extended page table, masks:Cycles for an extended page table walk of any type"> </modifier>
        <modifier name="EPT:e=0" desc="Extended page table, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="EPT:i=0" desc="Extended page table, masks:invert"> </modifier>
        <modifier name="EPT:c=0" desc="Extended page table, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="EPT:t=0" desc="Extended page table, masks:measure any thread"> </modifier>
        <modifier name="EPT:intx=0" desc="Extended page table, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="EPT:intxcp=0" desc="Extended page table, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="EPT:u=0" desc="Extended page table, masks:monitor at user level"> </modifier>
        <modifier name="EPT:k=0" desc="Extended page table, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="153" name="FP_ARITH" desc="Floating-point">
        <modifier name="FP_ARITH:SCALAR_DOUBLE" desc="Floating-point, masks:Number of scalar double precision floating-point arithmetic instructions (multiply by 1 to get flops)"> </modifier>
        <modifier name="FP_ARITH:SCALAR_SINGLE" desc="Floating-point, masks:Number of scalar single precision floating-point arithmetic instructions (multiply by 1 to get flops)"> </modifier>
        <modifier name="FP_ARITH:128B_PACKED_DOUBLE" desc="Floating-point, masks:Number of scalar 128-bit packed double precision floating-point arithmetic instructions (multiply by 2 to get flops)"> </modifier>
        <modifier name="FP_ARITH:128B_PACKED_SINGLE" desc="Floating-point, masks:Number of scalar 128-bit packed single precision floating-point arithmetic instructions (multiply by 4 to get flops)"> </modifier>
        <modifier name="FP_ARITH:256B_PACKED_DOUBLE" desc="Floating-point, masks:Number of scalar 256-bit packed double precision floating-point arithmetic instructions (multiply by 4 to get flops)"> </modifier>
        <modifier name="FP_ARITH:256B_PACKED_SINGLE" desc="Floating-point, masks:Number of scalar 256-bit packed single precision floating-point arithmetic instructions (multiply by 8 to get flops)"> </modifier>
        <modifier name="FP_ARITH:512B_PACKED_DOUBLE" desc="Floating-point, masks:Number of scalar 512-bit packed double precision floating-point arithmetic instructions (multiply by 8 to get flops)"> </modifier>
        <modifier name="FP_ARITH:512B_PACKED_SINGLE" desc="Floating-point, masks:Number of scalar 512-bit packed single precision floating-point arithmetic instructions (multiply by 16 to get flops)"> </modifier>
    </event>
    <event index="154" name="EXE_ACTIVITY" desc="Execution activity">
        <modifier name="EXE_ACTIVITY" desc="Execution activity"> </modifier>
        <modifier name="EXE_ACTIVITY:2_PORTS_UTIL" desc="Execution activity, masks:Cycles with 2 uops executing across all ports and Reservation Station is not empty"> </modifier>
        <modifier name="EXE_ACTIVITY:3_PORTS_UTIL" desc="Execution activity, masks:Cycles with 3 uops executing across all ports and Reservation Station is not empty"> </modifier>
        <modifier name="EXE_ACTIVITY:4_PORTS_UTIL" desc="Execution activity, masks:Cycles with 4 uops executing across all ports and Reservation Station is not empty"> </modifier>
        <modifier name="EXE_ACTIVITY:BOUND_ON_STORES" desc="Execution activity, masks:Cycles where the store buffer is full and no outstanding load"> </modifier>
        <modifier name="EXE_ACTIVITY:EXE_BOUND_0_PORTS" desc="Execution activity, masks:Cycles where no uop is executed and the Reservation Station was not empty"> </modifier>
    </event>
    <event index="156" name="HW_INTERRUPTS" desc="Number of hardware interrupts received by the processor">
        <modifier name="HW_INTERRUPTS:RECEIVED" desc="Number of hardware interrupts received by the processor, masks:Number of hardware interrupts received by the processor"> </modifier>
        <modifier name="HW_INTERRUPTS:e=0" desc="Number of hardware interrupts received by the processor, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="HW_INTERRUPTS:i=0" desc="Number of hardware interrupts received by the processor, masks:invert"> </modifier>
        <modifier name="HW_INTERRUPTS:c=0" desc="Number of hardware interrupts received by the processor, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="HW_INTERRUPTS:t=0" desc="Number of hardware interrupts received by the processor, masks:measure any thread"> </modifier>
        <modifier name="HW_INTERRUPTS:intx=0" desc="Number of hardware interrupts received by the processor, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="HW_INTERRUPTS:intxcp=0" desc="Number of hardware interrupts received by the processor, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="HW_INTERRUPTS:u=0" desc="Number of hardware interrupts received by the processor, masks:monitor at user level"> </modifier>
        <modifier name="HW_INTERRUPTS:k=0" desc="Number of hardware interrupts received by the processor, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="157" name="SQ_MISC" desc="SuperQueue miscellaneous">
        <modifier name="SQ_MISC:SPLIT_LOCK" desc="SuperQueue miscellaneous, masks:Number of split locks in the super queue (SQ)"> </modifier>
        <modifier name="SQ_MISC:e=0" desc="SuperQueue miscellaneous, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="SQ_MISC:i=0" desc="SuperQueue miscellaneous, masks:invert"> </modifier>
        <modifier name="SQ_MISC:c=0" desc="SuperQueue miscellaneous, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="SQ_MISC:t=0" desc="SuperQueue miscellaneous, masks:measure any thread"> </modifier>
        <modifier name="SQ_MISC:intx=0" desc="SuperQueue miscellaneous, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="SQ_MISC:intxcp=0" desc="SuperQueue miscellaneous, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="SQ_MISC:u=0" desc="SuperQueue miscellaneous, masks:monitor at user level"> </modifier>
        <modifier name="SQ_MISC:k=0" desc="SuperQueue miscellaneous, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="158" name="MEM_LOAD_MISC_RETIRED" desc="Load retired miscellaneous">
        <modifier name="MEM_LOAD_MISC_RETIRED:UC" desc="Load retired miscellaneous, masks:Number of uncached load retired"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:e=0" desc="Load retired miscellaneous, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:i=0" desc="Load retired miscellaneous, masks:invert"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:c=0" desc="Load retired miscellaneous, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:t=0" desc="Load retired miscellaneous, masks:measure any thread"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:intx=0" desc="Load retired miscellaneous, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:intxcp=0" desc="Load retired miscellaneous, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:u=0" desc="Load retired miscellaneous, masks:monitor at user level"> </modifier>
        <modifier name="MEM_LOAD_MISC_RETIRED:k=0" desc="Load retired miscellaneous, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="159" name="OFFCORE_REQUESTS_BUFFER" desc="Offcore requests buffer">
        <modifier name="OFFCORE_REQUESTS_BUFFER:SQ_FULL" desc="Offcore requests buffer, masks:Number of requests for which the offcore buffer (SQ) is full"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:e=0" desc="Offcore requests buffer, masks:edge level (may require counter-mask &gt;= 1)"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:i=0" desc="Offcore requests buffer, masks:invert"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:c=0" desc="Offcore requests buffer, masks:counter-mask in range [0-255]"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:t=0" desc="Offcore requests buffer, masks:measure any thread"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:intx=0" desc="Offcore requests buffer, masks:monitor only inside transactional memory region"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:intxcp=0" desc="Offcore requests buffer, masks:do not count occurrences inside aborted transactional memory region"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:u=0" desc="Offcore requests buffer, masks:monitor at user level"> </modifier>
        <modifier name="OFFCORE_REQUESTS_BUFFER:k=0" desc="Offcore requests buffer, masks:monitor at kernel level"> </modifier>
    </event>
  </eventset>
  <eventset type="PRESET">
    <event index="0" name="PAPI_L1_DCM" desc="Level 1 data cache misses">
    </event>
    <event index="1" name="PAPI_L1_ICM" desc="Level 1 instruction cache misses">
    </event>
    <event index="2" name="PAPI_L2_DCM" desc="Level 2 data cache misses">
    </event>
    <event index="3" name="PAPI_L2_ICM" desc="Level 2 instruction cache misses">
    </event>
    <event index="6" name="PAPI_L1_TCM" desc="Level 1 cache misses">
    </event>
    <event index="7" name="PAPI_L2_TCM" desc="Level 2 cache misses">
    </event>
    <event index="8" name="PAPI_L3_TCM" desc="Level 3 cache misses">
    </event>
    <event index="10" name="PAPI_CA_SHR" desc="Requests for exclusive access to shared cache line">
    </event>
    <event index="11" name="PAPI_CA_CLN" desc="Requests for exclusive access to clean cache line">
    </event>
    <event index="14" name="PAPI_L3_LDM" desc="Level 3 load misses">
    </event>
    <event index="20" name="PAPI_TLB_DM" desc="Data translation lookaside buffer misses">
    </event>
    <event index="21" name="PAPI_TLB_IM" desc="Instruction translation lookaside buffer misses">
    </event>
    <event index="23" name="PAPI_L1_LDM" desc="Level 1 load misses">
    </event>
    <event index="24" name="PAPI_L1_STM" desc="Level 1 store misses">
    </event>
    <event index="25" name="PAPI_L2_LDM" desc="Level 2 load misses">
    </event>
    <event index="26" name="PAPI_L2_STM" desc="Level 2 store misses">
    </event>
    <event index="28" name="PAPI_PRF_DM" desc="Data prefetch cache misses">
    </event>
    <event index="36" name="PAPI_MEM_WCY" desc="Cycles Stalled Waiting for memory writes">
    </event>
    <event index="37" name="PAPI_STL_ICY" desc="Cycles with no instruction issue">
    </event>
    <event index="38" name="PAPI_FUL_ICY" desc="Cycles with maximum instruction issue">
    </event>
    <event index="39" name="PAPI_STL_CCY" desc="Cycles with no instructions completed">
    </event>
    <event index="40" name="PAPI_FUL_CCY" desc="Cycles with maximum instructions completed">
    </event>
    <event index="42" name="PAPI_BR_UCN" desc="Unconditional branch instructions">
    </event>
    <event index="43" name="PAPI_BR_CN" desc="Conditional branch instructions">
    </event>
    <event index="44" name="PAPI_BR_TKN" desc="Conditional branch instructions taken">
    </event>
    <event index="45" name="PAPI_BR_NTK" desc="Conditional branch instructions not taken">
    </event>
    <event index="46" name="PAPI_BR_MSP" desc="Conditional branch instructions mispredicted">
    </event>
    <event index="47" name="PAPI_BR_PRC" desc="Conditional branch instructions correctly predicted">
    </event>
    <event index="50" name="PAPI_TOT_INS" desc="Instructions completed">
    </event>
    <event index="53" name="PAPI_LD_INS" desc="Load instructions">
    </event>
    <event index="54" name="PAPI_SR_INS" desc="Store instructions">
    </event>
    <event index="55" name="PAPI_BR_INS" desc="Branch instructions">
    </event>
    <event index="57" name="PAPI_RES_STL" desc="Cycles stalled on any resource">
    </event>
    <event index="59" name="PAPI_TOT_CYC" desc="Total cycles">
    </event>
    <event index="60" name="PAPI_LST_INS" desc="Load/store instructions completed">
    </event>
    <event index="65" name="PAPI_L2_DCA" desc="Level 2 data cache accesses">
    </event>
    <event index="66" name="PAPI_L3_DCA" desc="Level 3 data cache accesses">
    </event>
    <event index="68" name="PAPI_L2_DCR" desc="Level 2 data cache reads">
    </event>
    <event index="69" name="PAPI_L3_DCR" desc="Level 3 data cache reads">
    </event>
    <event index="71" name="PAPI_L2_DCW" desc="Level 2 data cache writes">
    </event>
    <event index="72" name="PAPI_L3_DCW" desc="Level 3 data cache writes">
    </event>
    <event index="74" name="PAPI_L2_ICH" desc="Level 2 instruction cache hits">
    </event>
    <event index="77" name="PAPI_L2_ICA" desc="Level 2 instruction cache accesses">
    </event>
    <event index="78" name="PAPI_L3_ICA" desc="Level 3 instruction cache accesses">
    </event>
    <event index="80" name="PAPI_L2_ICR" desc="Level 2 instruction cache reads">
    </event>
    <event index="81" name="PAPI_L3_ICR" desc="Level 3 instruction cache reads">
    </event>
    <event index="89" name="PAPI_L2_TCA" desc="Level 2 total cache accesses">
    </event>
    <event index="90" name="PAPI_L3_TCA" desc="Level 3 total cache accesses">
    </event>
    <event index="92" name="PAPI_L2_TCR" desc="Level 2 total cache reads">
    </event>
    <event index="93" name="PAPI_L3_TCR" desc="Level 3 total cache reads">
    </event>
    <event index="95" name="PAPI_L2_TCW" desc="Level 2 total cache writes">
    </event>
    <event index="96" name="PAPI_L3_TCW" desc="Level 3 total cache writes">
    </event>
    <event index="103" name="PAPI_SP_OPS" desc="Floating point operations; optimized to count scaled single precision vector operations">
    </event>
    <event index="104" name="PAPI_DP_OPS" desc="Floating point operations; optimized to count scaled double precision vector operations">
    </event>
    <event index="105" name="PAPI_VEC_SP" desc="Single precision vector/SIMD instructions">
    </event>
    <event index="106" name="PAPI_VEC_DP" desc="Double precision vector/SIMD instructions">
    </event>
    <event index="107" name="PAPI_REF_CYC" desc="Reference clock cycles">
    </event>
  </eventset>
</component>
<component index="1" type="Unknown" id="perf_event_uncore">
  <eventset type="NATIVE">
  </eventset>
  <eventset type="PRESET">
  </eventset>
</component>
</eventinfo>
<?xml version="1.0" encoding="UTF-8"?>
<eventinfo>
<hardware>
  <vendor string="GenuineIntel"/>
  <vendorCode value="1"/>
  <model string="Intel(R) Pentium(R) D CPU 3.20GHz"/>
  <modelCode value="4"/>
  <cpuRevision value="4.000000"/>
  <cpuID>
    <family value="15"/>
    <model value="4"/>
    <stepping value="4"/>
  </cpuID>
  <cpuMaxMegahertz value="3191"/>
  <cpuMinMegahertz value="3191"/>
  <threads value="1"/>
  <cores value="2"/>
  <sockets value="1"/>
  <nodes value="1"/>
  <cpuPerNode value="2"/>
  <totalCPUs value="2"/>
</hardware>
<component index="0" type="CPU" id="perf_event">
  <eventset type="NATIVE">
    <event index="0" name="TC_deliver_mode" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package">
        <modifier name="TC_deliver_mode:DD" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Both logical CPUs in deliver mode"> </modifier>
        <modifier name="TC_deliver_mode:DB" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Logical CPU 0 in deliver mode and logical CPU 1 in build mode"> </modifier>
        <modifier name="TC_deliver_mode:DI" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Logical CPU 0 in deliver mode and logical CPU 1 either halted, under machine clear condition, or transitioning to a long microcode flow"> </modifier>
        <modifier name="TC_deliver_mode:BD" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Logical CPU 0 in build mode and logical CPU 1 is in deliver mode"> </modifier>
        <modifier name="TC_deliver_mode:BB" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Both logical CPUs in build mode"> </modifier>
        <modifier name="TC_deliver_mode:BI" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Logical CPU 0 in build mode and logical CPU 1 either halted, under machine clear condition, or transitioning to a long microcode flow"> </modifier>
        <modifier name="TC_deliver_mode:ID" desc="The duration (in clock cycles) of the operating modes of the trace cache and decode engine in the processor package, masks:Logical CPU 0 either halted, under machine clear condition, or transitioning to a long microcode flow, and logical CPU 1 in deliver mode"> </modifier>
    </event>
    <event index="3" name="memory_cancel" desc="Canceling of various types of requests in the Data cache Address Control unit (DAC)">
        <modifier name="memory_cancel:ST_RB_FULL" desc="Canceling of various types of requests in the Data cache Address Control unit (DAC), masks:Replayed because no store request buffer is available"> </modifier>
        <modifier name="memory_cancel:64K_CONF" desc="Canceling of various types of requests in the Data cache Address Control unit (DAC), masks:Conflicts due to 64K aliasing"> </modifier>
    </event>
    <event index="4" name="memory_complete" desc="Completions of a load split, store split, uncacheable (UC) split, or UC load">
        <modifier name="memory_complete:LSC" desc="Completions of a load split, store split, uncacheable (UC) split, or UC load, masks:Load split completed, excluding UC/WC loads"> </modifier>
        <modifier name="memory_complete:SSC" desc="Completions of a load split, store split, uncacheable (UC) split, or UC load, masks:Any split stores completed"> </modifier>
    </event>
    <event index="5" name="load_port_replay" desc="Replayed events at the load port">
        <modifier name="load_port_replay:SPLIT_LD" desc="Replayed events at the load port, masks:Split load"> </modifier>
        <modifier name="load_port_replay:cmpl=0" desc="Replayed events at the load port, masks:complement"> </modifier>
        <modifier name="load_port_replay:e=0" desc="Replayed events at the load port, masks:edge"> </modifier>
        <modifier name="load_port_replay:thr=0" desc="Replayed events at the load port, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="load_port_replay:u=0" desc="Replayed events at the load port, masks:monitor at user level"> </modifier>
        <modifier name="load_port_replay:k=0" desc="Replayed events at the load port, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="6" name="store_port_replay" desc="Replayed events at the store port">
        <modifier name="store_port_replay:SPLIT_ST" desc="Replayed events at the store port, masks:Split store"> </modifier>
        <modifier name="store_port_replay:cmpl=0" desc="Replayed events at the store port, masks:complement"> </modifier>
        <modifier name="store_port_replay:e=0" desc="Replayed events at the store port, masks:edge"> </modifier>
        <modifier name="store_port_replay:thr=0" desc="Replayed events at the store port, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="store_port_replay:u=0" desc="Replayed events at the store port, masks:monitor at user level"> </modifier>
        <modifier name="store_port_replay:k=0" desc="Replayed events at the store port, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="11" name="IOQ_active_entries" desc="Number of entries (clipped at 15) in the IOQ that are active. An allocated entry can be a sector (64 bytes) or a chunk of 8 bytes. This event must be programmed in conjunction with IOQ_allocation. All &apos;TYPE_BIT*&apos; event-masks together are treated as a single 5-bit value">
        <modifier name="IOQ_active_entries:TYPE_BIT0" desc="Number of entries (clipped at 15) in the IOQ that are active. An allocated entry can be a sector (64 bytes) or a chunk of 8 bytes. This event must be programmed in conjunction with IOQ_allocation. All &apos;TYPE_BIT*&apos; event-masks together are treated as a single 5-bit value, masks:Bus request type (bit 0)"> </modifier>
    </event>
    <event index="14" name="BSQ_active_entries" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation">
        <modifier name="BSQ_active_entries:REQ_TYPE0" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with REQ_TYPE1, request type encodings are: 0 - Read (excludes read invalidate), 1 - Read invalidate, 2 - Write (other than writebacks), 3 - Writeback (evicted from cache)"> </modifier>
        <modifier name="BSQ_active_entries:REQ_TYPE1" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with REQ_TYPE0, request type encodings are: 0 - Read (excludes read invalidate), 1 - Read invalidate, 2 - Write (other than writebacks), 3 - Writeback (evicted from cache)"> </modifier>
        <modifier name="BSQ_active_entries:REQ_LEN0" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with REQ_LEN1, request length encodings are: 0 - zero chunks, 1 - one chunk, 3 - eight chunks"> </modifier>
        <modifier name="BSQ_active_entries:REQ_LEN1" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with REQ_LEN0, request length encodings are: 0 - zero chunks, 1 - one chunk, 3 - eight chunks"> </modifier>
        <modifier name="BSQ_active_entries:REQ_IO_TYPE" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Request type is input or output"> </modifier>
        <modifier name="BSQ_active_entries:REQ_LOCK_TYPE" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Request type is bus lock"> </modifier>
        <modifier name="BSQ_active_entries:REQ_CACHE_TYPE" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Request type is cacheable"> </modifier>
        <modifier name="BSQ_active_entries:REQ_SPLIT_TYPE" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Request type is a bus 8-byte chunk split across an 8-byte boundary"> </modifier>
        <modifier name="BSQ_active_entries:REQ_DEM_TYPE" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:0: Request type is HW.SW prefetch. 1: Request type is a demand"> </modifier>
        <modifier name="BSQ_active_entries:REQ_ORD_TYPE" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Request is an ordered type"> </modifier>
        <modifier name="BSQ_active_entries:MEM_TYPE0" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with MEM_TYPE1 and MEM_TYPE2, memory type encodings are: 0 - UC, 1 - USWC, 4- WT, 5 - WP, 6 - WB"> </modifier>
        <modifier name="BSQ_active_entries:MEM_TYPE1" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with MEM_TYPE0 and MEM_TYPE2, memory type encodings are: 0 - UC, 1 - USWC, 4- WT, 5 - WP, 6 - WB"> </modifier>
        <modifier name="BSQ_active_entries:MEM_TYPE2" desc="Number of BSQ entries (clipped at 15) currently active (valid) which meet the subevent mask criteria during allocation in the BSQ. Active request entries are allocated on the BSQ until de-allocated. De-allocation of an entry does not necessarily imply the request is filled. This event must be programmed in conjunction with BSQ_allocation, masks:Along with MEM_TYPE0 and MEM_TYPE1, memory type encodings are: 0 - UC, 1 - USWC, 4- WT, 5 - WP, 6 - WB"> </modifier>
    </event>
    <event index="15" name="SSE_input_assist" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set">
        <modifier name="SSE_input_assist:ALL" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set, masks:Count assists for SSE/SSE2/SSE3 uops"> </modifier>
        <modifier name="SSE_input_assist:cmpl=0" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set, masks:complement"> </modifier>
        <modifier name="SSE_input_assist:e=0" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set, masks:edge"> </modifier>
        <modifier name="SSE_input_assist:thr=0" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="SSE_input_assist:u=0" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set, masks:monitor at user level"> </modifier>
        <modifier name="SSE_input_assist:k=0" desc="Number of times an assist is requested to handle problems with input operands for SSE/SSE2/SSE3 operations; most notably denormal source operands when the DAZ bit isn&apos;t set, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="16" name="packed_SP_uop" desc="Number of packed single-precision uops">
        <modifier name="packed_SP_uop:ALL" desc="Number of packed single-precision uops, masks:Count all uops operating on packed single-precisions operands"> </modifier>
        <modifier name="packed_SP_uop:TAG0" desc="Number of packed single-precision uops, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_SP_uop:TAG1" desc="Number of packed single-precision uops, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_SP_uop:TAG2" desc="Number of packed single-precision uops, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_SP_uop:TAG3" desc="Number of packed single-precision uops, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_SP_uop:cmpl=0" desc="Number of packed single-precision uops, masks:complement"> </modifier>
        <modifier name="packed_SP_uop:e=0" desc="Number of packed single-precision uops, masks:edge"> </modifier>
        <modifier name="packed_SP_uop:thr=0" desc="Number of packed single-precision uops, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="packed_SP_uop:u=0" desc="Number of packed single-precision uops, masks:monitor at user level"> </modifier>
        <modifier name="packed_SP_uop:k=0" desc="Number of packed single-precision uops, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="17" name="packed_DP_uop" desc="Number of packed double-precision uops">
        <modifier name="packed_DP_uop:ALL" desc="Number of packed double-precision uops, masks:Count all uops operating on packed double-precisions operands"> </modifier>
        <modifier name="packed_DP_uop:TAG0" desc="Number of packed double-precision uops, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_DP_uop:TAG1" desc="Number of packed double-precision uops, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_DP_uop:TAG2" desc="Number of packed double-precision uops, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_DP_uop:TAG3" desc="Number of packed double-precision uops, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="packed_DP_uop:cmpl=0" desc="Number of packed double-precision uops, masks:complement"> </modifier>
        <modifier name="packed_DP_uop:e=0" desc="Number of packed double-precision uops, masks:edge"> </modifier>
        <modifier name="packed_DP_uop:thr=0" desc="Number of packed double-precision uops, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="packed_DP_uop:u=0" desc="Number of packed double-precision uops, masks:monitor at user level"> </modifier>
        <modifier name="packed_DP_uop:k=0" desc="Number of packed double-precision uops, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="18" name="scalar_SP_uop" desc="Number of scalar single-precision uops">
        <modifier name="scalar_SP_uop:ALL" desc="Number of scalar single-precision uops, masks:Count all uops operating on scalar single-precisions operands"> </modifier>
        <modifier name="scalar_SP_uop:TAG0" desc="Number of scalar single-precision uops, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_SP_uop:TAG1" desc="Number of scalar single-precision uops, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_SP_uop:TAG2" desc="Number of scalar single-precision uops, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_SP_uop:TAG3" desc="Number of scalar single-precision uops, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_SP_uop:cmpl=0" desc="Number of scalar single-precision uops, masks:complement"> </modifier>
        <modifier name="scalar_SP_uop:e=0" desc="Number of scalar single-precision uops, masks:edge"> </modifier>
        <modifier name="scalar_SP_uop:thr=0" desc="Number of scalar single-precision uops, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="scalar_SP_uop:u=0" desc="Number of scalar single-precision uops, masks:monitor at user level"> </modifier>
        <modifier name="scalar_SP_uop:k=0" desc="Number of scalar single-precision uops, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="19" name="scalar_DP_uop" desc="Number of scalar double-precision uops">
        <modifier name="scalar_DP_uop:ALL" desc="Number of scalar double-precision uops, masks:Count all uops operating on scalar double-precisions operands"> </modifier>
        <modifier name="scalar_DP_uop:TAG0" desc="Number of scalar double-precision uops, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_DP_uop:TAG1" desc="Number of scalar double-precision uops, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_DP_uop:TAG2" desc="Number of scalar double-precision uops, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_DP_uop:TAG3" desc="Number of scalar double-precision uops, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="scalar_DP_uop:cmpl=0" desc="Number of scalar double-precision uops, masks:complement"> </modifier>
        <modifier name="scalar_DP_uop:e=0" desc="Number of scalar double-precision uops, masks:edge"> </modifier>
        <modifier name="scalar_DP_uop:thr=0" desc="Number of scalar double-precision uops, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="scalar_DP_uop:u=0" desc="Number of scalar double-precision uops, masks:monitor at user level"> </modifier>
        <modifier name="scalar_DP_uop:k=0" desc="Number of scalar double-precision uops, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="20" name="64bit_MMX_uop" desc="Number of MMX instructions which operate on 64-bit SIMD operands">
        <modifier name="64bit_MMX_uop:ALL" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:Count all uops operating on 64-bit SIMD integer operands in memory or MMX registers"> </modifier>
        <modifier name="64bit_MMX_uop:TAG0" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="64bit_MMX_uop:TAG1" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="64bit_MMX_uop:TAG2" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="64bit_MMX_uop:TAG3" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="64bit_MMX_uop:cmpl=0" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:complement"> </modifier>
        <modifier name="64bit_MMX_uop:e=0" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:edge"> </modifier>
        <modifier name="64bit_MMX_uop:thr=0" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="64bit_MMX_uop:u=0" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:monitor at user level"> </modifier>
        <modifier name="64bit_MMX_uop:k=0" desc="Number of MMX instructions which operate on 64-bit SIMD operands, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="21" name="128bit_MMX_uop" desc="Number of MMX instructions which operate on 128-bit SIMD operands">
        <modifier name="128bit_MMX_uop:ALL" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:Count all uops operating on 128-bit SIMD integer operands in memory or MMX registers"> </modifier>
        <modifier name="128bit_MMX_uop:TAG0" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="128bit_MMX_uop:TAG1" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="128bit_MMX_uop:TAG2" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="128bit_MMX_uop:TAG3" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="128bit_MMX_uop:cmpl=0" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:complement"> </modifier>
        <modifier name="128bit_MMX_uop:e=0" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:edge"> </modifier>
        <modifier name="128bit_MMX_uop:thr=0" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="128bit_MMX_uop:u=0" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:monitor at user level"> </modifier>
        <modifier name="128bit_MMX_uop:k=0" desc="Number of MMX instructions which operate on 128-bit SIMD operands, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="22" name="x87_FP_uop" desc="Number of x87 floating-point uops">
        <modifier name="x87_FP_uop:ALL" desc="Number of x87 floating-point uops, masks:Count all x87 FP uops"> </modifier>
        <modifier name="x87_FP_uop:TAG0" desc="Number of x87 floating-point uops, masks:Tag this event with tag bit 0 for retirement counting with execution_event"> </modifier>
        <modifier name="x87_FP_uop:TAG1" desc="Number of x87 floating-point uops, masks:Tag this event with tag bit 1 for retirement counting with execution_event"> </modifier>
        <modifier name="x87_FP_uop:TAG2" desc="Number of x87 floating-point uops, masks:Tag this event with tag bit 2 for retirement counting with execution_event"> </modifier>
        <modifier name="x87_FP_uop:TAG3" desc="Number of x87 floating-point uops, masks:Tag this event with tag bit 3 for retirement counting with execution_event"> </modifier>
        <modifier name="x87_FP_uop:cmpl=0" desc="Number of x87 floating-point uops, masks:complement"> </modifier>
        <modifier name="x87_FP_uop:e=0" desc="Number of x87 floating-point uops, masks:edge"> </modifier>
        <modifier name="x87_FP_uop:thr=0" desc="Number of x87 floating-point uops, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="x87_FP_uop:u=0" desc="Number of x87 floating-point uops, masks:monitor at user level"> </modifier>
        <modifier name="x87_FP_uop:k=0" desc="Number of x87 floating-point uops, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="23" name="TC_misc" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence">
        <modifier name="TC_misc:FLUSH" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence, masks:Number of flushes"> </modifier>
        <modifier name="TC_misc:cmpl=0" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence, masks:complement"> </modifier>
        <modifier name="TC_misc:e=0" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence, masks:edge"> </modifier>
        <modifier name="TC_misc:thr=0" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="TC_misc:u=0" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence, masks:monitor at user level"> </modifier>
        <modifier name="TC_misc:k=0" desc="Miscellaneous events detected by the TC. The counter will count twice for each occurrence, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="25" name="tc_ms_xfer" desc="Number of times that uop delivery changed from TC to MS ROM">
        <modifier name="tc_ms_xfer:CISC" desc="Number of times that uop delivery changed from TC to MS ROM, masks:A TC to MS transfer occurred"> </modifier>
        <modifier name="tc_ms_xfer:cmpl=0" desc="Number of times that uop delivery changed from TC to MS ROM, masks:complement"> </modifier>
        <modifier name="tc_ms_xfer:e=0" desc="Number of times that uop delivery changed from TC to MS ROM, masks:edge"> </modifier>
        <modifier name="tc_ms_xfer:thr=0" desc="Number of times that uop delivery changed from TC to MS ROM, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="tc_ms_xfer:u=0" desc="Number of times that uop delivery changed from TC to MS ROM, masks:monitor at user level"> </modifier>
        <modifier name="tc_ms_xfer:k=0" desc="Number of times that uop delivery changed from TC to MS ROM, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="26" name="uop_queue_writes" desc="Number of valid uops written to the uop queue">
        <modifier name="uop_queue_writes:FROM_TC_BUILD" desc="Number of valid uops written to the uop queue, masks:The uops being written are from TC build mode"> </modifier>
        <modifier name="uop_queue_writes:FROM_TC_DELIVER" desc="Number of valid uops written to the uop queue, masks:The uops being written are from TC deliver mode"> </modifier>
        <modifier name="uop_queue_writes:FROM_ROM" desc="Number of valid uops written to the uop queue, masks:The uops being written are from microcode ROM"> </modifier>
    </event>
    <event index="27" name="retired_mispred_branch_type" desc="Number of retiring mispredicted branches by type">
        <modifier name="retired_mispred_branch_type:CONDITIONAL" desc="Number of retiring mispredicted branches by type, masks:Conditional jumps"> </modifier>
        <modifier name="retired_mispred_branch_type:CALL" desc="Number of retiring mispredicted branches by type, masks:Indirect call branches"> </modifier>
        <modifier name="retired_mispred_branch_type:RETURN" desc="Number of retiring mispredicted branches by type, masks:Return branches"> </modifier>
        <modifier name="retired_mispred_branch_type:INDIRECT" desc="Number of retiring mispredicted branches by type, masks:Returns, indirect calls, or indirect jumps"> </modifier>
    </event>
    <event index="28" name="retired_branch_type" desc="Number of retiring branches by type">
        <modifier name="retired_branch_type:CONDITIONAL" desc="Number of retiring branches by type, masks:Conditional jumps"> </modifier>
        <modifier name="retired_branch_type:CALL" desc="Number of retiring branches by type, masks:Indirect call branches"> </modifier>
        <modifier name="retired_branch_type:RETURN" desc="Number of retiring branches by type, masks:Return branches"> </modifier>
        <modifier name="retired_branch_type:INDIRECT" desc="Number of retiring branches by type, masks:Returns, indirect calls, or indirect jumps"> </modifier>
    </event>
    <event index="29" name="resource_stall" desc="Occurrences of latency or stalls in the Allocator">
        <modifier name="resource_stall:SBFULL" desc="Occurrences of latency or stalls in the Allocator, masks:A stall due to lack of store buffers"> </modifier>
        <modifier name="resource_stall:cmpl=0" desc="Occurrences of latency or stalls in the Allocator, masks:complement"> </modifier>
        <modifier name="resource_stall:e=0" desc="Occurrences of latency or stalls in the Allocator, masks:edge"> </modifier>
        <modifier name="resource_stall:thr=0" desc="Occurrences of latency or stalls in the Allocator, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="resource_stall:u=0" desc="Occurrences of latency or stalls in the Allocator, masks:monitor at user level"> </modifier>
        <modifier name="resource_stall:k=0" desc="Occurrences of latency or stalls in the Allocator, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="30" name="WC_Buffer" desc="Number of Write Combining Buffer operations">
        <modifier name="WC_Buffer:WCB_EVICTS" desc="Number of Write Combining Buffer operations, masks:WC Buffer evictions of all causes"> </modifier>
        <modifier name="WC_Buffer:WCB_FULL_EVICT" desc="Number of Write Combining Buffer operations, masks:WC Buffer eviction; no WC buffer is available"> </modifier>
    </event>
    <event index="35" name="front_end_event" desc="Number of retirements of tagged uops which are specified through the front-end tagging mechanism">
        <modifier name="front_end_event:NBOGUS" desc="Number of retirements of tagged uops which are specified through the front-end tagging mechanism, masks:The marked uops are not bogus"> </modifier>
        <modifier name="front_end_event:BOGUS" desc="Number of retirements of tagged uops which are specified through the front-end tagging mechanism, masks:The marked uops are bogus"> </modifier>
    </event>
    <event index="36" name="execution_event" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged">
        <modifier name="execution_event:NBOGUS0" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are not bogus"> </modifier>
        <modifier name="execution_event:NBOGUS1" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are not bogus"> </modifier>
        <modifier name="execution_event:NBOGUS2" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are not bogus"> </modifier>
        <modifier name="execution_event:NBOGUS3" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are not bogus"> </modifier>
        <modifier name="execution_event:BOGUS0" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are bogus"> </modifier>
        <modifier name="execution_event:BOGUS1" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are bogus"> </modifier>
        <modifier name="execution_event:BOGUS2" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are bogus"> </modifier>
        <modifier name="execution_event:BOGUS3" desc="Number of retirements of tagged uops which are specified through the execution tagging mechanism. The event-mask allows from one to four types of uops to be tagged, masks:The marked uops are bogus"> </modifier>
    </event>
    <event index="37" name="replay_event" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism">
        <modifier name="replay_event:NBOGUS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:The marked uops are not bogus"> </modifier>
        <modifier name="replay_event:BOGUS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:The marked uops are bogus"> </modifier>
        <modifier name="replay_event:L1_LD_MISS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for L1 cache load miss replays"> </modifier>
        <modifier name="replay_event:L2_LD_MISS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for L2 cache load miss replays"> </modifier>
        <modifier name="replay_event:DTLB_LD_MISS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for DTLB load miss replays"> </modifier>
        <modifier name="replay_event:DTLB_ST_MISS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for DTLB store miss replays"> </modifier>
        <modifier name="replay_event:DTLB_ALL_MISS" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for all DTLB miss replays"> </modifier>
        <modifier name="replay_event:BR_MSP" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for tagged mispredicted branch replays"> </modifier>
        <modifier name="replay_event:MOB_LD_REPLAY" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for MOB load replays"> </modifier>
        <modifier name="replay_event:SP_LD_RET" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for split load replays. Use with load_port_replay event"> </modifier>
        <modifier name="replay_event:SP_ST_RET" desc="Number of retirements of tagged uops which are specified through the replay tagging mechanism, masks:Virtual mask for split store replays. Use with store_port_replay event"> </modifier>
    </event>
    <event index="38" name="instr_retired" desc="Number of instructions retired during a clock cycle">
        <modifier name="instr_retired:NBOGUSNTAG" desc="Number of instructions retired during a clock cycle, masks:Non-bogus instructions that are not tagged"> </modifier>
        <modifier name="instr_retired:NBOGUSTAG" desc="Number of instructions retired during a clock cycle, masks:Non-bogus instructions that are tagged"> </modifier>
        <modifier name="instr_retired:BOGUSNTAG" desc="Number of instructions retired during a clock cycle, masks:Bogus instructions that are not tagged"> </modifier>
        <modifier name="instr_retired:BOGUSTAG" desc="Number of instructions retired during a clock cycle, masks:Bogus instructions that are tagged"> </modifier>
    </event>
    <event index="39" name="uops_retired" desc="Number of uops retired during a clock cycle">
        <modifier name="uops_retired:NBOGUS" desc="Number of uops retired during a clock cycle, masks:The marked uops are not bogus"> </modifier>
        <modifier name="uops_retired:BOGUS" desc="Number of uops retired during a clock cycle, masks:The marked uops are bogus"> </modifier>
    </event>
    <event index="40" name="uops_type" desc="This event is used in conjunction with with the front-end mechanism to tag load and store uops">
        <modifier name="uops_type:TAGLOADS" desc="This event is used in conjunction with with the front-end mechanism to tag load and store uops, masks:The uop is a load operation"> </modifier>
        <modifier name="uops_type:TAGSTORES" desc="This event is used in conjunction with with the front-end mechanism to tag load and store uops, masks:The uop is a store operation"> </modifier>
    </event>
    <event index="41" name="branch_retired" desc="Number of retirements of a branch">
        <modifier name="branch_retired:MMNP" desc="Number of retirements of a branch, masks:Branch not-taken predicted"> </modifier>
        <modifier name="branch_retired:MMNM" desc="Number of retirements of a branch, masks:Branch not-taken mispredicted"> </modifier>
        <modifier name="branch_retired:MMTP" desc="Number of retirements of a branch, masks:Branch taken predicted"> </modifier>
        <modifier name="branch_retired:MMTM" desc="Number of retirements of a branch, masks:Branch taken mispredicted"> </modifier>
    </event>
    <event index="42" name="mispred_branch_retired" desc="Number of retirements of mispredicted IA-32 branch instructions">
        <modifier name="mispred_branch_retired:BOGUS" desc="Number of retirements of mispredicted IA-32 branch instructions, masks:The retired instruction is not bogus"> </modifier>
        <modifier name="mispred_branch_retired:cmpl=0" desc="Number of retirements of mispredicted IA-32 branch instructions, masks:complement"> </modifier>
        <modifier name="mispred_branch_retired:e=0" desc="Number of retirements of mispredicted IA-32 branch instructions, masks:edge"> </modifier>
        <modifier name="mispred_branch_retired:thr=0" desc="Number of retirements of mispredicted IA-32 branch instructions, masks:event threshold in range [0-15]"> </modifier>
        <modifier name="mispred_branch_retired:u=0" desc="Number of retirements of mispredicted IA-32 branch instructions, masks:monitor at user level"> </modifier>
        <modifier name="mispred_branch_retired:k=0" desc="Number of retirements of mispredicted IA-32 branch instructions, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="43" name="x87_assist" desc="Number of retirements of x87 instructions that required special handling">
        <modifier name="x87_assist:FPSU" desc="Number of retirements of x87 instructions that required special handling, masks:Handle FP stack underflow"> </modifier>
        <modifier name="x87_assist:FPSO" desc="Number of retirements of x87 instructions that required special handling, masks:Handle FP stack overflow"> </modifier>
        <modifier name="x87_assist:POAO" desc="Number of retirements of x87 instructions that required special handling, masks:Handle x87 output overflow"> </modifier>
        <modifier name="x87_assist:POAU" desc="Number of retirements of x87 instructions that required special handling, masks:Handle x87 output underflow"> </modifier>
        <modifier name="x87_assist:PREA" desc="Number of retirements of x87 instructions that required special handling, masks:Handle x87 input assist"> </modifier>
    </event>
    <event index="44" name="machine_clear" desc="Number of occurrences when the entire pipeline of the machine is cleared">
        <modifier name="machine_clear:CLEAR" desc="Number of occurrences when the entire pipeline of the machine is cleared, masks:Counts for a portion of the many cycles while the machine is cleared for any cause. Use edge-triggering for this bit only to get a count of occurrences versus a duration"> </modifier>
        <modifier name="machine_clear:MOCLEAR" desc="Number of occurrences when the entire pipeline of the machine is cleared, masks:Increments each time the machine is cleared due to memory ordering issues"> </modifier>
    </event>
    <event index="45" name="instr_completed" desc="Instructions that have completed and retired during a clock cycle (models 3, 4, 6 only)">
        <modifier name="instr_completed:NBOGUS" desc="Instructions that have completed and retired during a clock cycle (models 3, 4, 6 only), masks:Non-bogus instructions"> </modifier>
        <modifier name="instr_completed:BOGUS" desc="Instructions that have completed and retired during a clock cycle (models 3, 4, 6 only), masks:Bogus instructions"> </modifier>
    </event>
    <event index="46" name="perf::PERF_COUNT_HW_CPU_CYCLES" desc="PERF_COUNT_HW_CPU_CYCLES">
        <modifier name="perf::PERF_COUNT_HW_CPU_CYCLES:u=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CPU_CYCLES:k=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="47" name="perf::CYCLES" desc="PERF_COUNT_HW_CPU_CYCLES">
        <modifier name="perf::CYCLES:u=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CYCLES:k=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="48" name="perf::CPU-CYCLES" desc="PERF_COUNT_HW_CPU_CYCLES">
        <modifier name="perf::CPU-CYCLES:u=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CPU-CYCLES:k=0" desc="PERF_COUNT_HW_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="49" name="perf::PERF_COUNT_HW_INSTRUCTIONS" desc="PERF_COUNT_HW_INSTRUCTIONS">
        <modifier name="perf::PERF_COUNT_HW_INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="50" name="perf::INSTRUCTIONS" desc="PERF_COUNT_HW_INSTRUCTIONS">
        <modifier name="perf::INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="55" name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">
        <modifier name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="56" name="perf::BRANCH-INSTRUCTIONS" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">
        <modifier name="perf::BRANCH-INSTRUCTIONS:u=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCH-INSTRUCTIONS:k=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="57" name="perf::BRANCHES" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS">
        <modifier name="perf::BRANCHES:u=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCHES:k=0" desc="PERF_COUNT_HW_BRANCH_INSTRUCTIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="58" name="perf::PERF_COUNT_HW_BRANCH_MISSES" desc="PERF_COUNT_HW_BRANCH_MISSES">
        <modifier name="perf::PERF_COUNT_HW_BRANCH_MISSES:u=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_BRANCH_MISSES:k=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="59" name="perf::BRANCH-MISSES" desc="PERF_COUNT_HW_BRANCH_MISSES">
        <modifier name="perf::BRANCH-MISSES:u=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at user level"> </modifier>
        <modifier name="perf::BRANCH-MISSES:k=0" desc="PERF_COUNT_HW_BRANCH_MISSES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="62" name="perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND">
        <modifier name="perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND:u=0" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND:k=0" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="63" name="perf::STALLED-CYCLES-FRONTEND" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND">
        <modifier name="perf::STALLED-CYCLES-FRONTEND:u=0" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at user level"> </modifier>
        <modifier name="perf::STALLED-CYCLES-FRONTEND:k=0" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="64" name="perf::IDLE-CYCLES-FRONTEND" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND">
        <modifier name="perf::IDLE-CYCLES-FRONTEND:u=0" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at user level"> </modifier>
        <modifier name="perf::IDLE-CYCLES-FRONTEND:k=0" desc="PERF_COUNT_HW_STALLED_CYCLES_FRONTEND, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="65" name="perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND">
        <modifier name="perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND:u=0" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND:k=0" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="66" name="perf::STALLED-CYCLES-BACKEND" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND">
        <modifier name="perf::STALLED-CYCLES-BACKEND:u=0" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at user level"> </modifier>
        <modifier name="perf::STALLED-CYCLES-BACKEND:k=0" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="67" name="perf::IDLE-CYCLES-BACKEND" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND">
        <modifier name="perf::IDLE-CYCLES-BACKEND:u=0" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at user level"> </modifier>
        <modifier name="perf::IDLE-CYCLES-BACKEND:k=0" desc="PERF_COUNT_HW_STALLED_CYCLES_BACKEND, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="68" name="perf::PERF_COUNT_HW_REF_CPU_CYCLES" desc="PERF_COUNT_HW_REF_CPU_CYCLES">
        <modifier name="perf::PERF_COUNT_HW_REF_CPU_CYCLES:u=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_REF_CPU_CYCLES:k=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="69" name="perf::REF-CYCLES" desc="PERF_COUNT_HW_REF_CPU_CYCLES">
        <modifier name="perf::REF-CYCLES:u=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at user level"> </modifier>
        <modifier name="perf::REF-CYCLES:k=0" desc="PERF_COUNT_HW_REF_CPU_CYCLES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="70" name="perf::PERF_COUNT_SW_CPU_CLOCK" desc="PERF_COUNT_SW_CPU_CLOCK">
        <modifier name="perf::PERF_COUNT_SW_CPU_CLOCK:u=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_CPU_CLOCK:k=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="71" name="perf::CPU-CLOCK" desc="PERF_COUNT_SW_CPU_CLOCK">
        <modifier name="perf::CPU-CLOCK:u=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::CPU-CLOCK:k=0" desc="PERF_COUNT_SW_CPU_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="72" name="perf::PERF_COUNT_SW_TASK_CLOCK" desc="PERF_COUNT_SW_TASK_CLOCK">
        <modifier name="perf::PERF_COUNT_SW_TASK_CLOCK:u=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_TASK_CLOCK:k=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="73" name="perf::TASK-CLOCK" desc="PERF_COUNT_SW_TASK_CLOCK">
        <modifier name="perf::TASK-CLOCK:u=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at user level"> </modifier>
        <modifier name="perf::TASK-CLOCK:k=0" desc="PERF_COUNT_SW_TASK_CLOCK, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="74" name="perf::PERF_COUNT_SW_PAGE_FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS">
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="75" name="perf::PAGE-FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS">
        <modifier name="perf::PAGE-FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PAGE-FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="76" name="perf::FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS">
        <modifier name="perf::FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at user level"> </modifier>
        <modifier name="perf::FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="77" name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES" desc="PERF_COUNT_SW_CONTEXT_SWITCHES">
        <modifier name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES:u=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_CONTEXT_SWITCHES:k=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="78" name="perf::CONTEXT-SWITCHES" desc="PERF_COUNT_SW_CONTEXT_SWITCHES">
        <modifier name="perf::CONTEXT-SWITCHES:u=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CONTEXT-SWITCHES:k=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="79" name="perf::CS" desc="PERF_COUNT_SW_CONTEXT_SWITCHES">
        <modifier name="perf::CS:u=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at user level"> </modifier>
        <modifier name="perf::CS:k=0" desc="PERF_COUNT_SW_CONTEXT_SWITCHES, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="80" name="perf::PERF_COUNT_SW_CPU_MIGRATIONS" desc="PERF_COUNT_SW_CPU_MIGRATIONS">
        <modifier name="perf::PERF_COUNT_SW_CPU_MIGRATIONS:u=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_CPU_MIGRATIONS:k=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="81" name="perf::CPU-MIGRATIONS" desc="PERF_COUNT_SW_CPU_MIGRATIONS">
        <modifier name="perf::CPU-MIGRATIONS:u=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::CPU-MIGRATIONS:k=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="82" name="perf::MIGRATIONS" desc="PERF_COUNT_SW_CPU_MIGRATIONS">
        <modifier name="perf::MIGRATIONS:u=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at user level"> </modifier>
        <modifier name="perf::MIGRATIONS:k=0" desc="PERF_COUNT_SW_CPU_MIGRATIONS, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="83" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN">
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="84" name="perf::MINOR-FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN">
        <modifier name="perf::MINOR-FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at user level"> </modifier>
        <modifier name="perf::MINOR-FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MIN, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="85" name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ">
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at user level"> </modifier>
        <modifier name="perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="86" name="perf::MAJOR-FAULTS" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ">
        <modifier name="perf::MAJOR-FAULTS:u=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at user level"> </modifier>
        <modifier name="perf::MAJOR-FAULTS:k=0" desc="PERF_COUNT_SW_PAGE_FAULTS_MAJ, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="87" name="perf::PERF_COUNT_HW_CACHE_L1D" desc="L1 data cache">
        <modifier name="perf::PERF_COUNT_HW_CACHE_L1D:READ" desc="L1 data cache, masks:read access"> </modifier>
    </event>
    <event index="89" name="perf::L1-DCACHE-LOAD-MISSES" desc="L1 cache load misses">
        <modifier name="perf::L1-DCACHE-LOAD-MISSES:u=0" desc="L1 cache load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::L1-DCACHE-LOAD-MISSES:k=0" desc="L1 cache load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="99" name="perf::PERF_COUNT_HW_CACHE_LL" desc="Last level cache">
        <modifier name="perf::PERF_COUNT_HW_CACHE_LL:READ" desc="Last level cache, masks:read access"> </modifier>
    </event>
    <event index="101" name="perf::LLC-LOAD-MISSES" desc="Last level cache load misses">
        <modifier name="perf::LLC-LOAD-MISSES:u=0" desc="Last level cache load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::LLC-LOAD-MISSES:k=0" desc="Last level cache load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="106" name="perf::PERF_COUNT_HW_CACHE_DTLB" desc="Data Translation Lookaside Buffer">
        <modifier name="perf::PERF_COUNT_HW_CACHE_DTLB:READ" desc="Data Translation Lookaside Buffer, masks:read access"> </modifier>
        <modifier name="perf::PERF_COUNT_HW_CACHE_DTLB:WRITE" desc="Data Translation Lookaside Buffer, masks:write access"> </modifier>
    </event>
    <event index="108" name="perf::DTLB-LOAD-MISSES" desc="Data TLB load misses">
        <modifier name="perf::DTLB-LOAD-MISSES:u=0" desc="Data TLB load misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::DTLB-LOAD-MISSES:k=0" desc="Data TLB load misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="110" name="perf::DTLB-STORE-MISSES" desc="Data TLB store misses">
        <modifier name="perf::DTLB-STORE-MISSES:u=0" desc="Data TLB store misses, masks:monitor at user level"> </modifier>
        <modifier name="perf::DTLB-STORE-MISSES:k=0" desc="Data TLB store misses, masks:monitor at kernel level"> </modifier>
    </event>
    <event index="126" name="perf_raw::r0000" desc="perf_events raw event syntax: r[0-9a-fA-F]+">
        <modifier name="perf_raw::r0000:u=0" desc="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at user level"> </modifier>
        <modifier name="perf_raw::r0000:k=0" desc="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at kernel level"> </modifier>
        <modifier name="perf_raw::r0000:h=0" desc="perf_events raw event syntax: r[0-9a-fA-F]+, masks:monitor at hypervisor level"> </modifier>
    </event>
  </eventset>
  <eventset type="PRESET">
    <event index="23" name="PAPI_L1_LDM" desc="Level 1 load misses">
    </event>
    <event index="25" name="PAPI_L2_LDM" desc="Level 2 load misses">
    </event>
    <event index="44" name="PAPI_BR_TKN" desc="Conditional branch instructions taken">
    </event>
    <event index="45" name="PAPI_BR_NTK" desc="Conditional branch instructions not taken">
    </event>
    <event index="46" name="PAPI_BR_MSP" desc="Conditional branch instructions mispredicted">
    </event>
    <event index="47" name="PAPI_BR_PRC" desc="Conditional branch instructions correctly predicted">
    </event>
    <event index="49" name="PAPI_TOT_IIS" desc="Instructions issued">
    </event>
    <event index="50" name="PAPI_TOT_INS" desc="Instructions completed">
    </event>
    <event index="52" name="PAPI_FP_INS" desc="Floating point instructions">
    </event>
    <event index="53" name="PAPI_LD_INS" desc="Load instructions">
    </event>
    <event index="54" name="PAPI_SR_INS" desc="Store instructions">
    </event>
    <event index="55" name="PAPI_BR_INS" desc="Branch instructions">
    </event>
    <event index="57" name="PAPI_RES_STL" desc="Cycles stalled on any resource">
    </event>
    <event index="60" name="PAPI_LST_INS" desc="Load/store instructions completed">
    </event>
    <event index="76" name="PAPI_L1_ICA" desc="Level 1 instruction cache accesses">
    </event>
  </eventset>
</component>
<component index="1" type="Unknown" id="perf_event_uncore">
  <eventset type="NATIVE">
  </eventset>
  <eventset type="PRESET">
  </eventset>
</component>
</eventinfo>
