$date
	Thu Jun 05 20:58:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module m2x1tb $end
$var wire 1 ! y $end
$var reg 1 " en $end
$var reg 2 # i [1:0] $end
$var reg 1 $ s $end
$var integer 32 % j [31:0] $end
$scope module mux $end
$var wire 1 " en $end
$var wire 2 & i [1:0] $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
0!
$end
#1000
b1 #
b1 &
b1 %
#2000
b10 #
b10 &
b10 %
#3000
b11 #
b11 &
b11 %
#4000
1$
b0 #
b0 &
b100 %
#5000
b1 #
b1 &
b101 %
#6000
b10 #
b10 &
b110 %
#7000
b11 #
b11 &
b111 %
#8000
0!
1"
0$
b0 #
b0 &
b1000 %
#9000
1!
b1 #
b1 &
b1001 %
#10000
0!
b10 #
b10 &
b1010 %
#11000
1!
b11 #
b11 &
b1011 %
#12000
0!
1$
b0 #
b0 &
b1100 %
#13000
b1 #
b1 &
b1101 %
#14000
1!
b10 #
b10 &
b1110 %
#15000
b11 #
b11 &
b1111 %
#16000
b10000 %
