static int T_1 F_1 ( void )\r\n{\r\nif ( V_1 == V_2 ) {\r\nF_2 ( & V_3 ) ;\r\nF_2 ( & V_4 ) ;\r\nF_2 ( & V_5 ) ;\r\nF_2 ( & V_6 ) ;\r\nF_3 () ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_4 ( struct V_7 * V_8 )\r\n{\r\nunsigned int V_9 , V_10 = V_8 -> V_10 - V_11 ;\r\nunsigned long V_12 ;\r\nV_9 = 1 << V_10 ;\r\nF_5 ( & V_13 , V_12 ) ;\r\nV_14 |= V_9 ;\r\nif ( V_10 & 8 )\r\nF_6 ( V_15 , V_16 + V_17 ) ;\r\nelse\r\nF_6 ( V_18 , V_19 + V_17 ) ;\r\nF_7 ( & V_13 , V_12 ) ;\r\n}\r\nstatic void F_8 ( struct V_7 * V_8 )\r\n{\r\nunsigned int V_9 , V_10 = V_8 -> V_10 - V_11 ;\r\nunsigned long V_12 ;\r\nV_9 = ~ ( 1 << V_10 ) ;\r\nF_5 ( & V_13 , V_12 ) ;\r\nV_14 &= V_9 ;\r\nif ( V_10 & 8 )\r\nF_6 ( V_15 , V_16 + V_17 ) ;\r\nelse\r\nF_6 ( V_18 , V_19 + V_17 ) ;\r\nF_7 ( & V_13 , V_12 ) ;\r\n}\r\nstatic inline int F_9 ( unsigned int V_10 )\r\n{\r\nint V_20 ;\r\nint V_21 = 1 << V_10 ;\r\nif ( V_10 < 8 ) {\r\nF_6 ( 0x0B , V_19 + V_22 ) ;\r\nV_20 = F_10 ( V_19 + V_22 ) & V_21 ;\r\nF_6 ( 0x0A , V_19 + V_22 ) ;\r\nreturn V_20 ;\r\n}\r\nF_6 ( 0x0B , V_16 + V_22 ) ;\r\nV_20 = F_10 ( V_16 + V_22 ) & ( V_21 >> 8 ) ;\r\nF_6 ( 0x0A , V_16 + V_22 ) ;\r\nreturn V_20 ;\r\n}\r\nvoid F_11 ( struct V_7 * V_8 )\r\n{\r\nunsigned int V_21 , V_10 = V_8 -> V_10 - V_11 ;\r\nunsigned long V_12 ;\r\nV_21 = 1 << V_10 ;\r\nF_5 ( & V_13 , V_12 ) ;\r\nif ( V_14 & V_21 )\r\ngoto V_23;\r\nV_14 |= V_21 ;\r\nV_24:\r\nif ( V_10 & 8 ) {\r\nF_10 ( V_16 + V_17 ) ;\r\nF_6 ( V_15 , V_16 + V_17 ) ;\r\nF_6 ( 0x60 + ( V_10 & 7 ) , V_16 + V_22 ) ;\r\nF_6 ( 0x60 + V_25 , V_19 + V_22 ) ;\r\n} else {\r\nF_10 ( V_19 + V_17 ) ;\r\nF_6 ( V_18 , V_19 + V_17 ) ;\r\nF_6 ( 0x60 + V_10 , V_19 + V_22 ) ;\r\n}\r\nF_7 ( & V_13 , V_12 ) ;\r\nreturn;\r\nV_23:\r\nif ( F_9 ( V_10 ) )\r\ngoto V_24;\r\n{\r\nstatic int V_26 ;\r\nif ( ! ( V_26 & V_21 ) ) {\r\nF_12 ( V_27\r\nL_1 , V_10 ) ;\r\nV_26 |= V_21 ;\r\n}\r\nF_13 ( & V_28 ) ;\r\ngoto V_24;\r\n}\r\n}\r\nstatic inline int F_14 ( void )\r\n{\r\nint V_10 ;\r\nF_15 ( & V_13 ) ;\r\nF_6 ( 0x0C , V_19 + V_22 ) ;\r\nV_10 = F_10 ( V_19 + V_22 ) & 7 ;\r\nif ( V_10 == V_25 ) {\r\nF_6 ( 0x0C , V_16 + V_22 ) ;\r\nV_10 = ( F_10 ( V_16 + V_22 ) & 7 ) + 8 ;\r\n}\r\nif ( F_16 ( V_10 == 7 ) ) {\r\nF_6 ( 0x0B , V_19 + V_29 ) ;\r\nif ( ~ F_10 ( V_19 + V_29 ) & 0x80 )\r\nV_10 = - 1 ;\r\n}\r\nF_17 ( & V_13 ) ;\r\nreturn F_18 ( V_10 >= 0 ) ? V_10 + V_11 : V_10 ;\r\n}\r\nvoid F_19 ( void )\r\n{\r\nunsigned long V_12 ;\r\nF_5 ( & V_13 , V_12 ) ;\r\nF_6 ( 0xff , V_19 + V_17 ) ;\r\nF_6 ( 0xff , V_16 + V_17 ) ;\r\nF_6 ( 0x11 , V_19 + V_22 ) ;\r\nF_6 ( 0 , V_19 + V_17 ) ;\r\nF_6 ( 1U << V_25 , V_19 + V_17 ) ;\r\nF_6 ( V_30 , V_19 + V_17 ) ;\r\nF_6 ( 0x11 , V_16 + V_22 ) ;\r\nF_6 ( 8 , V_16 + V_17 ) ;\r\nF_6 ( V_25 , V_16 + V_17 ) ;\r\nF_6 ( V_31 , V_16 + V_17 ) ;\r\nF_20 ( 100 ) ;\r\nF_6 ( V_18 , V_19 + V_17 ) ;\r\nF_6 ( V_15 , V_16 + V_17 ) ;\r\nF_7 ( & V_13 , V_12 ) ;\r\n}\r\nstatic T_2 F_21 ( int V_32 , void * V_33 )\r\n{\r\nint V_10 ;\r\nV_10 = F_14 () ;\r\nif ( F_16 ( V_10 < 0 ) )\r\nreturn V_34 ;\r\nF_22 ( V_10 ) ;\r\nreturn V_35 ;\r\n}\r\nvoid T_1 F_23 ( void )\r\n{\r\nint V_36 ;\r\nV_19 = F_24 ( 0x16000020 , 4 ) ;\r\nif ( ! V_19 )\r\nreturn;\r\nV_16 = F_24 ( 0x160000a0 , 4 ) ;\r\nif ( ! V_16 ) {\r\nF_25 ( V_19 ) ;\r\nreturn;\r\n}\r\nF_26 ( & V_37 , & V_38 ) ;\r\nF_26 ( & V_37 , & V_39 ) ;\r\nF_19 () ;\r\nfor ( V_36 = V_11 ; V_36 < V_11 + 16 ; V_36 ++ )\r\nF_27 ( V_36 , & V_40 ,\r\nV_41 ) ;\r\nF_28 ( V_11 + V_25 , & V_42 ) ;\r\n}\r\nstatic void F_29 ( struct V_7 * V_8 )\r\n{\r\nunsigned int V_9 = 1 << ( V_8 -> V_10 - V_43 ) ;\r\n* ( volatile V_44 * ) V_45 &= ~ V_9 ;\r\n}\r\nvoid F_30 ( struct V_7 * V_8 )\r\n{\r\nunsigned int V_9 = 1 << ( V_8 -> V_10 - V_43 ) ;\r\n* ( volatile V_44 * ) V_45 |= V_9 ;\r\n}\r\nstatic void F_31 ( void )\r\n{\r\nT_3 V_46 = F_32 () & F_33 () ;\r\nV_44 V_9 ;\r\nV_44 V_47 ;\r\nint V_10 ;\r\nif ( V_46 & V_48 )\r\nF_22 ( V_49 + 7 ) ;\r\nelse if ( V_46 & V_50 ) {\r\nF_34 ( V_51 ) ;\r\nV_9 = * ( volatile V_44 * ) V_45 ^ 0x1f ;\r\nV_47 = * ( volatile V_44 * ) V_52 ^ 0x14 ;\r\nV_10 = F_35 ( V_47 & V_9 & 0x1f ) ;\r\nif ( F_18 ( V_10 > 0 ) )\r\nF_22 ( V_10 + V_43 - 1 ) ;\r\nF_36 ( V_51 ) ;\r\n}\r\n}\r\nvoid T_1 F_37 ( void )\r\n{\r\nint V_36 ;\r\n* ( volatile V_44 * ) V_45 = 0x1f ;\r\nF_23 () ;\r\nF_38 () ;\r\nfor ( V_36 = V_43 ; V_36 <= V_53 ; V_36 ++ )\r\nF_27 ( V_36 , & V_54 , V_41 ) ;\r\nV_55 = F_31 ;\r\nF_39 ( V_56 , V_51 ) ;\r\nF_28 ( V_43 + 0 , & V_57 ) ;\r\nF_28 ( V_43 + 1 , & V_58 ) ;\r\n}\r\nvoid T_1 F_40 ( void )\r\n{\r\n}
