m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/simulation/modelsim
vExercise1
Z1 !s110 1621672081
!i10b 1
!s100 VNAoeIQ0g`lcNZ4QS=I`i3
Iae@bEz6SS>hTOdFIJZ8dm0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1583454114
8C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/Exercise1.v
FC:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/Exercise1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1621672080.000000
!s107 C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/Exercise1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1|C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/Exercise1.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work {+incdir+C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1}
Z6 tCvgOpt 0
n@exercise1
vtest_inverter
R1
!i10b 1
!s100 MG7M5NLz]?B4ioAFbm[NK1
I5jnm_[TolPneDlA]UioGi3
R2
R0
w1583454752
8C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/test_inverter.v
FC:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/test_inverter.v
L0 3
R3
r1
!s85 0
31
!s108 1621672081.000000
!s107 C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/test_inverter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1|C:/Users/cassi/Desktop/verilog code/Digital-System-Design-ELEN30010_2021_SM1/WS1/Exercise1/test_inverter.v|
!i113 1
R4
R5
R6
