{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680052065967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:07:45 2023 " "Processing started: Tue Mar 28 20:07:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680052065968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680052065968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680052065969 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680052066016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680052066546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680052066546 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1680052066593 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1680052066593 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1680052067432 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680052067484 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680052067558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.836 " "Worst-case setup slack is 1.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.836               0.000 iCLK  " "    1.836               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052067690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iCLK  " "    0.337               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052067710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.949 " "Worst-case recovery slack is 17.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.949               0.000 iCLK  " "   17.949               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052067737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.438 " "Worst-case removal slack is 1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 iCLK  " "    1.438               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052067754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 iCLK  " "    9.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052067771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052067771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.836 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.836" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068418 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.836  " "Path #1: Setup slack is 1.836 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "To Node      : prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.451      3.451  R        clock network delay " "     3.451      3.451  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.714      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg " "     3.714      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.563      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a20\|portadataout\[7\] " "     6.563      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a20\|portadataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.356      0.793 FF    IC  Mux8~0\|dataa " "     7.356      0.793 FF    IC  Mux8~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.710      0.354 FF  CELL  Mux8~0\|combout " "     7.710      0.354 FF  CELL  Mux8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980      0.270 FF    IC  Mux8~1\|datab " "     7.980      0.270 FF    IC  Mux8~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.405      0.425 FF  CELL  Mux8~1\|combout " "     8.405      0.425 FF  CELL  Mux8~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.187      1.782 FF    IC  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|datab " "    10.187      1.782 FF    IC  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.543      0.356 FF  CELL  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|combout " "    10.543      0.356 FF  CELL  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.610      2.067 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~6\|datac " "    12.610      2.067 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.890      0.280 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~6\|combout " "    12.890      0.280 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.157      0.267 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~7\|datab " "    13.157      0.267 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.561      0.404 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~7\|combout " "    13.561      0.404 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.798      0.237 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~8\|datac " "    13.798      0.237 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.079      0.281 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~8\|combout " "    14.079      0.281 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.834      0.755 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~19\|datac " "    14.834      0.755 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.115      0.281 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~19\|combout " "    15.115      0.281 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.882      0.767 FF    IC  g_branch\|Equal0~17\|datab " "    15.882      0.767 FF    IC  g_branch\|Equal0~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.307      0.425 FF  CELL  g_branch\|Equal0~17\|combout " "    16.307      0.425 FF  CELL  g_branch\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.584      0.277 FF    IC  g_branch\|Equal0~19\|dataa " "    16.584      0.277 FF    IC  g_branch\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.937      0.353 FF  CELL  g_branch\|Equal0~19\|combout " "    16.937      0.353 FF  CELL  g_branch\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.631      0.694 FF    IC  g_branch\|Equal0~20\|datac " "    17.631      0.694 FF    IC  g_branch\|Equal0~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.912      0.281 FF  CELL  g_branch\|Equal0~20\|combout " "    17.912      0.281 FF  CELL  g_branch\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.141      0.229 FF    IC  g_branch\|Mux0~0\|datad " "    18.141      0.229 FF    IC  g_branch\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.291      0.150 FR  CELL  g_branch\|Mux0~0\|combout " "    18.291      0.150 FR  CELL  g_branch\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.509      0.218 RR    IC  g_prefetch\|s_nPC4_branch~4\|datad " "    18.509      0.218 RR    IC  g_prefetch\|s_nPC4_branch~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      0.139 RF  CELL  g_prefetch\|s_nPC4_branch~4\|combout " "    18.648      0.139 RF  CELL  g_prefetch\|s_nPC4_branch~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.897      0.249 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|datad " "    18.897      0.249 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      0.150 FR  CELL  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|combout " "    19.047      0.150 FR  CELL  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.797      0.750 RR    IC  g_prefetch\|Mux7~1\|dataa " "    19.797      0.750 RR    IC  g_prefetch\|Mux7~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.194      0.397 RR  CELL  g_prefetch\|Mux7~1\|combout " "    20.194      0.397 RR  CELL  g_prefetch\|Mux7~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.637      0.443 RR    IC  g_prefetch\|Mux7~2\|dataa " "    20.637      0.443 RR    IC  g_prefetch\|Mux7~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.065      0.428 RF  CELL  g_prefetch\|Mux7~2\|combout " "    21.065      0.428 RF  CELL  g_prefetch\|Mux7~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.065      0.000 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[24\]\|d " "    21.065      0.000 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.169      0.104 FF  CELL  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "    21.169      0.104 FF  CELL  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.999      2.999  R        clock network delay " "    22.999      2.999  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.007      0.008           clock pessimism removed " "    23.007      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.987     -0.020           clock uncertainty " "    22.987     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.005      0.018     uTsu  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "    23.005      0.018     uTsu  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.169 " "Data Arrival Time  :    21.169" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.005 " "Data Required Time :    23.005" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.836  " "Slack              :     1.836 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068419 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.337  " "Path #1: Hold slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q " "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      2.984  R        clock network delay " "     2.984      2.984  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.232     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q " "     3.216      0.232     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_rt_DATA\|\\G_NBit_Reg:6:DFFI\|s_Q\|q " "     3.216      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_rt_DATA\|\\G_NBit_Reg:6:DFFI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.914      0.698 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     3.914      0.698 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.986      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.986      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.459      3.459  R        clock network delay " "     3.459      3.459  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.427     -0.032           clock pessimism removed " "     3.427     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.427      0.000           clock uncertainty " "     3.427      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.649      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.649      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.986 " "Data Arrival Time  :     3.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.649 " "Data Required Time :     3.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.949 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.949" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.949  " "Path #1: Recovery slack is 17.949 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.232     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "     3.312      0.232     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000 RR  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q " "     3.312      0.000 RR  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.010      0.698 RR    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     4.010      0.698 RR    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.290      1.280 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     5.290      1.280 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.309      3.309  R        clock network delay " "    23.309      3.309  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.317      0.008           clock pessimism removed " "    23.317      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297     -0.020           clock uncertainty " "    23.297     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.239     -0.058     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "    23.239     -0.058     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.290 " "Data Arrival Time  :     5.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.239 " "Data Required Time :    23.239" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.949  " "Slack              :    17.949 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068436 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.438 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068439 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.438  " "Path #1: Removal slack is 1.438 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      2.968  R        clock network delay " "     2.968      2.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.232     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "     3.200      0.232     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      0.000 FF  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q " "     3.200      0.000 FF  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.866      0.666 FF    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     3.866      0.666 FF    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.032      1.166 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     5.032      1.166 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      3.416  R        clock network delay " "     3.416      3.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408     -0.008           clock pessimism removed " "     3.408     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      0.000           clock uncertainty " "     3.408      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.186      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     3.594      0.186      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.032 " "Data Arrival Time  :     5.032" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.594 " "Data Required Time :     3.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.438  " "Slack              :     1.438 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052068440 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052068440 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680052068441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680052068479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680052069139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.354 " "Worst-case setup slack is 3.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.354               0.000 iCLK  " "    3.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052069483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 iCLK  " "    0.347               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052069514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.131 " "Worst-case recovery slack is 18.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.131               0.000 iCLK  " "   18.131               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052069531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.299 " "Worst-case removal slack is 1.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 iCLK  " "    1.299               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052069547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052069573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052069573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.354 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070222 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070222 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070222 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.354  " "Path #1: Setup slack is 3.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "To Node      : prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.129      3.129  R        clock network delay " "     3.129      3.129  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg " "     3.365      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a20\|portadataout\[7\] " "     5.950      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a20\|portadataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.681      0.731 RR    IC  Mux8~0\|dataa " "     6.681      0.731 RR    IC  Mux8~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.988      0.307 RR  CELL  Mux8~0\|combout " "     6.988      0.307 RR  CELL  Mux8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.206      0.218 RR    IC  Mux8~1\|datab " "     7.206      0.218 RR    IC  Mux8~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.587      0.381 RR  CELL  Mux8~1\|combout " "     7.587      0.381 RR  CELL  Mux8~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.233      1.646 RR    IC  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|datab " "     9.233      1.646 RR    IC  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.564      0.331 RR  CELL  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|combout " "     9.564      0.331 RR  CELL  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.578      2.014 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~6\|datac " "    11.578      2.014 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.843      0.265 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~6\|combout " "    11.843      0.265 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059      0.216 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~7\|datab " "    12.059      0.216 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.440      0.381 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~7\|combout " "    12.440      0.381 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.628      0.188 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~8\|datac " "    12.628      0.188 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.893      0.265 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~8\|combout " "    12.893      0.265 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.596      0.703 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~19\|datac " "    13.596      0.703 RR    IC  g_reg_File\|G_MUX_RT\|Mux3~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.861      0.265 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~19\|combout " "    13.861      0.265 RR  CELL  g_reg_File\|G_MUX_RT\|Mux3~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.566      0.705 RR    IC  g_branch\|Equal0~17\|datab " "    14.566      0.705 RR    IC  g_branch\|Equal0~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.960      0.394 RF  CELL  g_branch\|Equal0~17\|combout " "    14.960      0.394 RF  CELL  g_branch\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.210      0.250 FF    IC  g_branch\|Equal0~19\|dataa " "    15.210      0.250 FF    IC  g_branch\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.523      0.313 FF  CELL  g_branch\|Equal0~19\|combout " "    15.523      0.313 FF  CELL  g_branch\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.141      0.618 FF    IC  g_branch\|Equal0~20\|datac " "    16.141      0.618 FF    IC  g_branch\|Equal0~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.393      0.252 FF  CELL  g_branch\|Equal0~20\|combout " "    16.393      0.252 FF  CELL  g_branch\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.601      0.208 FF    IC  g_branch\|Mux0~0\|datad " "    16.601      0.208 FF    IC  g_branch\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.735      0.134 FR  CELL  g_branch\|Mux0~0\|combout " "    16.735      0.134 FR  CELL  g_branch\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.935      0.200 RR    IC  g_prefetch\|s_nPC4_branch~4\|datad " "    16.935      0.200 RR    IC  g_prefetch\|s_nPC4_branch~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.060      0.125 RF  CELL  g_prefetch\|s_nPC4_branch~4\|combout " "    17.060      0.125 RF  CELL  g_prefetch\|s_nPC4_branch~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.287      0.227 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|datad " "    17.287      0.227 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.421      0.134 FR  CELL  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|combout " "    17.421      0.134 FR  CELL  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.120      0.699 RR    IC  g_prefetch\|Mux7~1\|dataa " "    18.120      0.699 RR    IC  g_prefetch\|Mux7~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.478      0.358 RR  CELL  g_prefetch\|Mux7~1\|combout " "    18.478      0.358 RR  CELL  g_prefetch\|Mux7~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.900      0.422 RR    IC  g_prefetch\|Mux7~2\|dataa " "    18.900      0.422 RR    IC  g_prefetch\|Mux7~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.289      0.389 RF  CELL  g_prefetch\|Mux7~2\|combout " "    19.289      0.389 RF  CELL  g_prefetch\|Mux7~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.289      0.000 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[24\]\|d " "    19.289      0.000 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.379      0.090 FF  CELL  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "    19.379      0.090 FF  CELL  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.727      2.727  R        clock network delay " "    22.727      2.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.734      0.007           clock pessimism removed " "    22.734      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.714     -0.020           clock uncertainty " "    22.714     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.733      0.019     uTsu  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "    22.733      0.019     uTsu  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.379 " "Data Arrival Time  :    19.379" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.733 " "Data Required Time :    22.733" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.354  " "Slack              :     3.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.347 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.347  " "Path #1: Hold slack is 0.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q " "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.713      2.713  R        clock network delay " "     2.713      2.713  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.213     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q " "     2.926      0.213     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_rt_DATA\|\\G_NBit_Reg:6:DFFI\|s_Q\|q " "     2.926      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_rt_DATA\|\\G_NBit_Reg:6:DFFI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.583      0.657 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     3.583      0.657 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.656      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.136      3.136  R        clock network delay " "     3.136      3.136  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108     -0.028           clock pessimism removed " "     3.108     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.108      0.000           clock uncertainty " "     3.108      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.309      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.656 " "Data Arrival Time  :     3.656" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.309 " "Data Required Time :     3.309" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.347  " "Slack              :     0.347 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070237 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.131 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070240 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.131  " "Path #1: Recovery slack is 18.131 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.796      2.796  R        clock network delay " "     2.796      2.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.009      0.213     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "     3.009      0.213     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.009      0.000 RR  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q " "     3.009      0.000 RR  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.648 RR    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     3.657      0.648 RR    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.805      1.148 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     4.805      1.148 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.998      2.998  R        clock network delay " "    22.998      2.998  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.005      0.007           clock pessimism removed " "    23.005      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.985     -0.020           clock uncertainty " "    22.985     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.936     -0.049     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "    22.936     -0.049     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.805 " "Data Arrival Time  :     4.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.936 " "Data Required Time :    22.936" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.131  " "Slack              :    18.131 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070240 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070240 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.299 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.299" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.299  " "Path #1: Removal slack is 1.299 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.696      2.696  R        clock network delay " "     2.696      2.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.213     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "     2.909      0.213     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.000 FF  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q " "     2.909      0.000 FF  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.510      0.601 FF    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     3.510      0.601 FF    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.559      1.049 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     4.559      1.049 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092     -0.007           clock pessimism removed " "     3.092     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092      0.000           clock uncertainty " "     3.092      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.168      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     3.260      0.168      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.559 " "Data Arrival Time  :     4.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.260 " "Data Required Time :     3.260" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.299  " "Slack              :     1.299 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052070243 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052070243 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680052070244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.972 " "Worst-case setup slack is 10.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.972               0.000 iCLK  " "   10.972               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052070543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 iCLK  " "    0.136               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052070565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.980 " "Worst-case recovery slack is 18.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.980               0.000 iCLK  " "   18.980               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052070572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 iCLK  " "    0.682               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052070579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680052070585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680052070585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.972 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.972" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.972  " "Path #1: Setup slack is 10.972 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "To Node      : prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      1.844  R        clock network delay " "     1.844      1.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.972      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg " "     1.972      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a20~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a20\|portadataout\[7\] " "     3.106      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a20\|portadataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.537      0.431 FF    IC  Mux8~0\|dataa " "     3.537      0.431 FF    IC  Mux8~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.710      0.173 FF  CELL  Mux8~0\|combout " "     3.710      0.173 FF  CELL  Mux8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.842      0.132 FF    IC  Mux8~1\|datab " "     3.842      0.132 FF    IC  Mux8~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      0.207 FF  CELL  Mux8~1\|combout " "     4.049      0.207 FF  CELL  Mux8~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.039      0.990 FF    IC  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|datab " "     5.039      0.990 FF    IC  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.176 FF  CELL  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|combout " "     5.215      0.176 FF  CELL  g_reg_File\|\\G_N_32bit_Reg:10:REG_I\|o_Q\[28\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.355      1.140 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~6\|datac " "     6.355      1.140 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.488      0.133 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~6\|combout " "     6.488      0.133 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.617      0.129 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~7\|datab " "     6.617      0.129 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.809      0.192 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~7\|combout " "     6.809      0.192 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.924      0.115 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~8\|datac " "     6.924      0.115 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.057      0.133 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~8\|combout " "     7.057      0.133 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.463      0.406 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~19\|datac " "     7.463      0.406 FF    IC  g_reg_File\|G_MUX_RT\|Mux3~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.596      0.133 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~19\|combout " "     7.596      0.133 FF  CELL  g_reg_File\|G_MUX_RT\|Mux3~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.012      0.416 FF    IC  g_branch\|Equal0~17\|datab " "     8.012      0.416 FF    IC  g_branch\|Equal0~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.219      0.207 FF  CELL  g_branch\|Equal0~17\|combout " "     8.219      0.207 FF  CELL  g_branch\|Equal0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.353      0.134 FF    IC  g_branch\|Equal0~19\|dataa " "     8.353      0.134 FF    IC  g_branch\|Equal0~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.526      0.173 FF  CELL  g_branch\|Equal0~19\|combout " "     8.526      0.173 FF  CELL  g_branch\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.892      0.366 FF    IC  g_branch\|Equal0~20\|datac " "     8.892      0.366 FF    IC  g_branch\|Equal0~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.025      0.133 FF  CELL  g_branch\|Equal0~20\|combout " "     9.025      0.133 FF  CELL  g_branch\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.134      0.109 FF    IC  g_branch\|Mux0~0\|datad " "     9.134      0.109 FF    IC  g_branch\|Mux0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.197      0.063 FF  CELL  g_branch\|Mux0~0\|combout " "     9.197      0.063 FF  CELL  g_branch\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.315      0.118 FF    IC  g_prefetch\|s_nPC4_branch~4\|datad " "     9.315      0.118 FF    IC  g_prefetch\|s_nPC4_branch~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.387      0.072 FR  CELL  g_prefetch\|s_nPC4_branch~4\|combout " "     9.387      0.072 FR  CELL  g_prefetch\|s_nPC4_branch~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.489      0.102 RR    IC  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|datad " "     9.489      0.102 RR    IC  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.555      0.066 RF  CELL  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|combout " "     9.555      0.066 RF  CELL  g_prefetch\|g_PC_DFF\|s_Q\[20\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.961      0.406 FF    IC  g_prefetch\|Mux7~1\|dataa " "     9.961      0.406 FF    IC  g_prefetch\|Mux7~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.165      0.204 FF  CELL  g_prefetch\|Mux7~1\|combout " "    10.165      0.204 FF  CELL  g_prefetch\|Mux7~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.389      0.224 FF    IC  g_prefetch\|Mux7~2\|dataa " "    10.389      0.224 FF    IC  g_prefetch\|Mux7~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.582      0.193 FF  CELL  g_prefetch\|Mux7~2\|combout " "    10.582      0.193 FF  CELL  g_prefetch\|Mux7~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.582      0.000 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[24\]\|d " "    10.582      0.000 FF    IC  g_prefetch\|g_PC_DFF\|s_Q\[24\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.632      0.050 FF  CELL  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "    10.632      0.050 FF  CELL  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.612      1.612  R        clock network delay " "    21.612      1.612  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.617      0.005           clock pessimism removed " "    21.617      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.597     -0.020           clock uncertainty " "    21.597     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.604      0.007     uTsu  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\] " "    21.604      0.007     uTsu  prefetch:g_prefetch\|program_counter:g_PC_DFF\|s_Q\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.632 " "Data Arrival Time  :    10.632" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.604 " "Data Required Time :    21.604" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.972  " "Slack              :    10.972 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071248 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.136  " "Path #1: Hold slack is 0.136 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q " "From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.602      1.602  R        clock network delay " "     1.602      1.602  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.707      0.105     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q " "     1.707      0.105     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg\|reg_N_buff:REG_rt_DATA\|dffg:\\G_NBit_Reg:6:DFFI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.707      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_rt_DATA\|\\G_NBit_Reg:6:DFFI\|s_Q\|q " "     1.707      0.000 RR  CELL  g_EX_DMEM_BufferReg\|REG_rt_DATA\|\\G_NBit_Reg:6:DFFI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      0.326 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\] " "     2.033      0.326 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.069      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.849      1.849  R        clock network delay " "     1.849      1.849  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.829     -0.020           clock pessimism removed " "     1.829     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.829      0.000           clock uncertainty " "     1.829      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.933      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.069 " "Data Arrival Time  :     2.069" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.933 " "Data Required Time :     1.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.136  " "Slack              :     0.136 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.980 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.980" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071266 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.980  " "Path #1: Recovery slack is 18.980 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.654      1.654  R        clock network delay " "     1.654      1.654  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.105     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "     1.759      0.105     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.000 FF  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q " "     1.759      0.000 FF  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.132      0.373 FF    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     2.132      0.373 FF    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.611 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     2.743      0.611 FR  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763      1.763  R        clock network delay " "    21.763      1.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.768      0.005           clock pessimism removed " "    21.768      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.748     -0.020           clock uncertainty " "    21.748     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.723     -0.025     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "    21.723     -0.025     uTsu  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.723 " "Data Required Time :    21.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.980  " "Slack              :    18.980 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071266 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071266 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.682 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.682" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.682  " "Path #1: Removal slack is 0.682 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "From Node    : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "To Node      : IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.105     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4 " "     1.697      0.105     uTco  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q " "     1.697      0.000 RR  CELL  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.322 RR    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     2.019      0.322 RR    IC  g_IF_ID_BufferReg\|REG_branch\|\\G_NBit_Reg:0:DFFI\|s_Q_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.599      0.580 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     2.599      0.580 RF  CELL  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      1.832  R        clock network delay " "     1.832      1.832  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827     -0.005           clock pessimism removed " "     1.827     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.000           clock uncertainty " "     1.827      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.917      0.090      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0 " "     1.917      0.090      uTh  IF_ID_BufferReg:g_IF_ID_BufferReg\|reg_N_buff:REG_branch\|dffg:\\G_NBit_Reg:0:DFFI\|altshift_taps:s_Q_rtl_0\|shift_taps_dkm:auto_generated\|altsyncram_o1b1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.599 " "Data Arrival Time  :     2.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.917 " "Data Required Time :     1.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.682  " "Slack              :     0.682 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1680052071269 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680052071269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680052071955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680052071965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680052072256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:07:52 2023 " "Processing ended: Tue Mar 28 20:07:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680052072256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680052072256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680052072256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680052072256 ""}
