\hypertarget{union__hw__usb__endptn}{}\section{\+\_\+hw\+\_\+usb\+\_\+endptn Union Reference}
\label{union__hw__usb__endptn}\index{\+\_\+hw\+\_\+usb\+\_\+endptn@{\+\_\+hw\+\_\+usb\+\_\+endptn}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+E\+N\+D\+P\+Tn -\/ Endpoint Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__endptn_1_1__hw__usb__endptn__bitfields}{\+\_\+hw\+\_\+usb\+\_\+endptn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__endptn_a2315f655a0f07c5bd35c0835e152dea8}{}\label{union__hw__usb__endptn_a2315f655a0f07c5bd35c0835e152dea8}

\item 
struct \hyperlink{struct__hw__usb__endptn_1_1__hw__usb__endptn__bitfields}{\+\_\+hw\+\_\+usb\+\_\+endptn\+::\+\_\+hw\+\_\+usb\+\_\+endptn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__endptn_a140fda31d862dda482c271b73baab89c}{}\label{union__hw__usb__endptn_a140fda31d862dda482c271b73baab89c}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+E\+N\+D\+P\+Tn -\/ Endpoint Control register (RW) 

Reset value\+: 0x00U

Contains the endpoint control bits for each of the 16 endpoints available within the U\+SB module for a decoded address. The format for these registers is shown in the following figure. Endpoint 0 (E\+N\+D\+P\+T0) is associated with control pipe 0, which is required for all U\+SB functions. Therefore, after a U\+S\+B\+R\+ST interrupt occurs the processor core should set E\+N\+D\+P\+T0 to contain 0x0D. In Host mode E\+N\+D\+P\+T0 is used to determine the handshake, retry and low speed characteristics of the host transfer. For Control, Bulk and Interrupt transfers, the E\+P\+H\+S\+HK bit should be 1. For Isochronous transfers it should be 0. Common values to use for E\+N\+D\+P\+T0 in host mode are 0x4D for Control, Bulk, and Interrupt transfers, and 0x4C for Isochronous transfers. The three bits E\+P\+C\+T\+L\+D\+IS, E\+P\+R\+X\+EN, and E\+P\+T\+X\+EN define if an endpoint is enabled and define the direction of the endpoint. The endpoint enable/direction control is defined in the following table. Endpoint enable and direction control E\+P\+C\+T\+L\+D\+IS E\+P\+R\+X\+EN E\+P\+T\+X\+EN Endpoint enable/direction control X 0 0 Disable endpoint X 0 1 Enable endpoint for Tx transfers only X 1 0 Enable endpoint for Rx transfers only 1 1 1 Enable endpoint for Rx and Tx transfers 0 1 1 Enable Endpoint for RX and TX as well as control (S\+E\+T\+UP) transfers. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
