<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 517</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:14px;font-family:Times;color:#0860a8;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page517-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce517.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;15-11</p>
<p style="position:absolute;top:47px;left:650px;white-space:nowrap" class="ft01">MACHINE-CHECK&#160;ARCHITECTURE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft08"><b>Corrected error count threshold, bits&#160;14:0&#160;</b>— Software&#160;must initialize&#160;this field.&#160;The value&#160;is compared&#160;with&#160;<br/>the corrected&#160;error count field in IA32_MCi_STATUS,&#160;bits&#160;38&#160;through&#160;52.&#160;An&#160;overflow event is&#160;signaled&#160;to&#160;the&#160;<br/>CMCI&#160;LV<a href="o_fe12b1e2a880e0ce-368.html">T entry (see Table 10-1)</a>&#160;in&#160;the APIC when the&#160;count&#160;value equals the&#160;threshold value. The new LVT&#160;<br/>entry in&#160;the APIC is&#160;at 02F0H offset&#160;from the&#160;APIC_BASE.&#160;If CMCI interface&#160;is not supported for a&#160;particular&#160;<br/>bank (but IA32_MCG_CAP[10]&#160;=&#160;1), this&#160;field will&#160;always&#160;read&#160;0.</p>
<p style="position:absolute;top:188px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:189px;left:95px;white-space:nowrap" class="ft08"><b>CMCI_EN (Corrected&#160;error interrupt&#160;enable/disable/indicator), bits 30</b>&#160;—&#160;Software sets this bit to&#160;<br/>enable the&#160;generation of&#160;corrected machine-check&#160;error&#160;interrupt&#160;(CMCI). If CMCI interface is not supported for&#160;<br/>a particular&#160;bank&#160;(but&#160;IA32_MCG_CAP[10]&#160;=&#160;1), this bit is&#160;writeable but&#160;will always return&#160;0 for that&#160;bank.&#160;This&#160;<br/>bit&#160;also indicates CMCI is supported&#160;or&#160;not supported in&#160;the&#160;corresponding bank. S<a href="o_fe12b1e2a880e0ce-519.html">ee Section 15.5 for de</a>tails of&#160;<br/>software detection of CMCI facility.</p>
<p style="position:absolute;top:277px;left:69px;white-space:nowrap" class="ft09">Some microarchitectural&#160;sub-systems that are the&#160;source of&#160;corrected MC errors may be&#160;shared by more than one&#160;<br/>logical processors. Consequently, the facilities for reporting MC errors and controlling mechanisms may&#160;be shared&#160;<br/>by&#160;more than one&#160;logical&#160;processors.&#160;For example,&#160;the&#160;IA32_MC<i>i</i>_CTL2&#160;MSR&#160;is&#160;shared&#160;between logical processors&#160;<br/>sharing&#160;a processor core. Software is&#160;responsible to&#160;program&#160;IA32_MC<i>i</i>_CTL2&#160;MSR in a&#160;consistent manner&#160;with&#160;<br/>CMCI delivery&#160;and usage.&#160;<br/>After processor reset,&#160;IA32_MC<i>i</i>_CTL2 MSRs&#160;are zero’ed.</p>
<p style="position:absolute;top:410px;left:69px;white-space:nowrap" class="ft06">15.3.2.6 &#160;&#160;IA32_MCG&#160;Extended Machine&#160;Check State MSRs</p>
<p style="position:absolute;top:437px;left:69px;white-space:nowrap" class="ft08">The Pentium 4&#160;and Intel Xeon&#160;processors&#160;implement&#160;a variable number&#160;of extended&#160;machine-check&#160;state MSRs.&#160;<br/>The&#160;MCG_EXT_P flag&#160;in the&#160;IA32_MCG_CAP&#160;MSR&#160;indicates&#160;the&#160;presence of these extended&#160;registers,&#160;and the&#160;<br/>MCG_EXT_CNT field indicates the&#160;number&#160;of these&#160;registers&#160;actually&#160;implemented.&#160;See<a href="o_fe12b1e2a880e0ce-508.html">&#160;Section 15.3.1.1,&#160;<br/>“IA32_MCG_CAP&#160;MSR.” A</a>lso&#160;se<a href="o_fe12b1e2a880e0ce-517.html">e Table&#160;15-4.</a></p>
<p style="position:absolute;top:884px;left:69px;white-space:nowrap" class="ft08">In processors with support&#160;for Intel&#160;64&#160;architecture,&#160;64-bit machine&#160;check&#160;state&#160;MSRs&#160;are&#160;aliased to the&#160;legacy&#160;<br/>MSRs.&#160;In addition,&#160;there may be&#160;registers&#160;beyond&#160;IA32_MCG_MISC.&#160;These&#160;may&#160;include&#160;up&#160;to five&#160;reserved&#160;MSRs&#160;<br/>(IA32_MCG_RESERVED[1:5]) and&#160;save-state&#160;MSRs for registers&#160;introduced&#160;in 64-bit&#160;mode.&#160;Se<a href="o_fe12b1e2a880e0ce-517.html">e Table&#160;15-5.&#160;</a></p>
<p style="position:absolute;top:525px;left:287px;white-space:nowrap" class="ft07">Table&#160;15-4. &#160;Extended&#160;Machine Check&#160;State MSRs</p>
<p style="position:absolute;top:543px;left:267px;white-space:nowrap" class="ft07">in Processors&#160;Without Support&#160;for&#160;Intel 64&#160;Architecture</p>
<p style="position:absolute;top:564px;left:76px;white-space:nowrap" class="ft04">MSR</p>
<p style="position:absolute;top:564px;left:259px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:564px;left:354px;white-space:nowrap" class="ft04">Description</p>
<p style="position:absolute;top:587px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EAX</p>
<p style="position:absolute;top:587px;left:259px;white-space:nowrap" class="ft04">180H</p>
<p style="position:absolute;top:587px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state of&#160;the EAX register&#160;at&#160;the time&#160;of&#160;the&#160;machine-check&#160;error.</p>
<p style="position:absolute;top:609px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EBX</p>
<p style="position:absolute;top:609px;left:259px;white-space:nowrap" class="ft04">181H</p>
<p style="position:absolute;top:609px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state&#160;of&#160;the&#160;EBX register at&#160;the time&#160;of&#160;the machine-check error.</p>
<p style="position:absolute;top:632px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_ECX</p>
<p style="position:absolute;top:632px;left:259px;white-space:nowrap" class="ft04">182H</p>
<p style="position:absolute;top:632px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state&#160;of&#160;the&#160;ECX register&#160;at&#160;the time&#160;of&#160;the machine-check error.</p>
<p style="position:absolute;top:654px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EDX</p>
<p style="position:absolute;top:654px;left:259px;white-space:nowrap" class="ft04">183H</p>
<p style="position:absolute;top:654px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state&#160;of&#160;the&#160;EDX register&#160;at&#160;the time&#160;of&#160;the machine-check&#160;error.</p>
<p style="position:absolute;top:677px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_ESI</p>
<p style="position:absolute;top:677px;left:259px;white-space:nowrap" class="ft04">184H</p>
<p style="position:absolute;top:677px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state of&#160;the ESI register&#160;at&#160;the time&#160;of&#160;the&#160;machine-check&#160;error.</p>
<p style="position:absolute;top:699px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EDI</p>
<p style="position:absolute;top:699px;left:259px;white-space:nowrap" class="ft04">185H</p>
<p style="position:absolute;top:699px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state of&#160;the EDI register&#160;at&#160;the time&#160;of&#160;the&#160;machine-check&#160;error.</p>
<p style="position:absolute;top:722px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EBP</p>
<p style="position:absolute;top:722px;left:259px;white-space:nowrap" class="ft04">186H</p>
<p style="position:absolute;top:722px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state&#160;of&#160;the&#160;EBP register&#160;at&#160;the time&#160;of&#160;the machine-check error.</p>
<p style="position:absolute;top:744px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_ESP</p>
<p style="position:absolute;top:744px;left:259px;white-space:nowrap" class="ft04">187H</p>
<p style="position:absolute;top:744px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state&#160;of&#160;the&#160;ESP register&#160;at&#160;the time&#160;of&#160;the machine-check error.</p>
<p style="position:absolute;top:767px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EFLAGS</p>
<p style="position:absolute;top:767px;left:259px;white-space:nowrap" class="ft04">188H</p>
<p style="position:absolute;top:767px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state of&#160;the EFLAGS&#160;register&#160;at&#160;the&#160;time&#160;of&#160;the&#160;machine-check&#160;error.</p>
<p style="position:absolute;top:789px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_EIP</p>
<p style="position:absolute;top:789px;left:259px;white-space:nowrap" class="ft04">189H</p>
<p style="position:absolute;top:789px;left:354px;white-space:nowrap" class="ft04">Contains&#160;state of&#160;the EIP register&#160;at&#160;the time of&#160;the machine-check&#160;error.</p>
<p style="position:absolute;top:812px;left:76px;white-space:nowrap" class="ft04">IA32_MCG_MISC</p>
<p style="position:absolute;top:812px;left:259px;white-space:nowrap" class="ft04">18AH</p>
<p style="position:absolute;top:812px;left:354px;white-space:nowrap" class="ft04">When set, indicates&#160;that&#160;a&#160;page&#160;assist&#160;or page&#160;fault occurred&#160;during&#160;DS normal&#160;</p>
<p style="position:absolute;top:828px;left:354px;white-space:nowrap" class="ft04">operation.</p>
<p style="position:absolute;top:955px;left:287px;white-space:nowrap" class="ft07">Table&#160;15-5. &#160;Extended&#160;Machine Check&#160;State MSRs&#160;</p>
<p style="position:absolute;top:973px;left:276px;white-space:nowrap" class="ft07">In Processors&#160;With&#160;Support For Intel&#160;64&#160;Architecture</p>
<p style="position:absolute;top:995px;left:75px;white-space:nowrap" class="ft04">MSR</p>
<p style="position:absolute;top:995px;left:249px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:995px;left:343px;white-space:nowrap" class="ft04">Description</p>
<p style="position:absolute;top:1017px;left:75px;white-space:nowrap" class="ft04">IA32_MCG_RAX</p>
<p style="position:absolute;top:1017px;left:249px;white-space:nowrap" class="ft04">180H</p>
<p style="position:absolute;top:1017px;left:343px;white-space:nowrap" class="ft04">Contains state&#160;of&#160;the&#160;RAX register&#160;at&#160;the time&#160;of&#160;the machine-check error.</p>
<p style="position:absolute;top:1040px;left:75px;white-space:nowrap" class="ft04">IA32_MCG_RBX</p>
<p style="position:absolute;top:1040px;left:249px;white-space:nowrap" class="ft04">181H</p>
<p style="position:absolute;top:1040px;left:343px;white-space:nowrap" class="ft04">Contains state of&#160;the RBX register&#160;at&#160;the time&#160;of&#160;the machine-check&#160;error.</p>
</div>
</body>
</html>
