#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Apr  6 08:43:59 2017
# Process ID: 4550
# Current directory: /home/bma/git/fpga_design/redpitaya/vco_only
# Command line: vivado vco_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vco_only.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/gitlab/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:interface:vga:1.0'. The one found in location '/home/bma/git/gitlab/oimp/fpga_ip/interfaces/vga_v1_0/vga.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2016.4/data/ip/interfaces/vga_v1_0/vga.xml'
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 5946.496 ; gain = 161.551 ; free physical = 4509 ; free virtual = 14592
open_bd_design {/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:add_const:1.0 - dac1_offset
Adding cell -- ggm:cogen:add_const:1.0 - dds_ampl
Adding cell -- ggm:cogen:add_const:1.0 - dds_f0
Adding cell -- user.org:user:nco_counter:1.0 - dds_nco
Adding cell -- ggm:cogen:add_const:1.0 - dds_offset
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:twoInMult:1.0 - twoInMult_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- ggm:cogen:add_const:1.0 - adc1_offset
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/interconnect_aresetn(rst) and /ltc2145_0/resetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /ltc2145_0/processing_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /redpitaya_adc_dac_clk_0/adc_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_offset/data_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_ampl/data_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_nco/ref_rst_i(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <vco_only_wrapper> from BD file </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5996.801 ; gain = 31.227 ; free physical = 4419 ; free virtual = 14540
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins dds_ampl/data_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /dds_ampl/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property -dict [list CONFIG.CONST_WIDTH {32}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins dds_f0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /dds_f0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {32} CONFIG.DATA_IN_SIZE {32}] [get_bd_cells dds_f0]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.485 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 83db42afa3da7e63; cache size = 10.485 MB.
[Thu Apr  6 10:09:17 2017] Launched vco_only_wrapper_dds_f0_0_synth_1, vco_only_wrapper_xlconstant_0_1_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_dds_f0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_f0_0_synth_1/runme.log
vco_only_wrapper_xlconstant_0_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xlconstant_0_1_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 10:09:17 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 6255.906 ; gain = 229.574 ; free physical = 3119 ; free virtual = 14083
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14}] [get_bd_cells dds_f0]
endgroup
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins dds_f0/data_i] [get_bd_pins dds_f0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /dds_f0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dds_f0/data_i] [get_bd_pins dds_f0/data_en_i]'
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_o] [get_bd_pins dds_f0/data_i]
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
WARNING: [BD 41-1306] The connection to interface pin /dds_f0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 83db42afa3da7e63; cache size = 10.506 MB.
[Thu Apr  6 11:46:16 2017] Launched vco_only_wrapper_dds_f0_0_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_dds_f0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_f0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 11:46:16 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 6322.352 ; gain = 0.004 ; free physical = 2762 ; free virtual = 13928
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {32}] [get_bd_cells dds_f0]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/dds_f0/data_i'(32) to net 'dupplReal_1_to_2_0_data1_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 83db42afa3da7e63; cache size = 10.506 MB.
[Thu Apr  6 11:47:22 2017] Launched vco_only_wrapper_dds_f0_0_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_dds_f0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_f0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 11:47:22 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 6343.973 ; gain = 0.000 ; free physical = 2699 ; free virtual = 13840
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells dds_f0]
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/dds_f0/data_i'(32) to net 'dupplReal_1_to_2_0_data1_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 83db42afa3da7e63; cache size = 10.506 MB.
[Thu Apr  6 15:27:48 2017] Launched vco_only_wrapper_dds_f0_0_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_dds_f0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_f0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 15:27:48 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6365.496 ; gain = 0.000 ; free physical = 2579 ; free virtual = 13749
reset_run synth_1
reset_run vco_only_wrapper_dds_f0_0_synth_1
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
startgroup
set_property -dict [list CONFIG.format {signed} CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {32}] [get_bd_cells expanderReal_0]
endgroup
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_en_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_rst_o]
delete_bd_objs [get_bd_nets dupplReal_1_to_2_0_data1_clk_o]
set_property location {6 1922 669} [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins dupplReal_1_to_2_0/data1_out] [get_bd_intf_pins expanderReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins expanderReal_0/data_out] [get_bd_intf_pins dds_f0/data_in]
regenerate_bd_layout
delete_bd_objs [get_bd_nets dds_f0_data_o]
delete_bd_objs [get_bd_nets dds_f0_data_en_o]
delete_bd_objs [get_bd_nets dds_f0_data_clk_o]
delete_bd_objs [get_bd_nets dds_f0_data_rst_o]
connect_bd_intf_net [get_bd_intf_pins dds_nco/pinc_in] [get_bd_intf_pins dds_f0/data_out]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 83db42afa3da7e63; cache size = 10.506 MB.
[Thu Apr  6 15:30:35 2017] Launched vco_only_wrapper_dds_f0_0_synth_1, vco_only_wrapper_expanderReal_0_0_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_dds_f0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_f0_0_synth_1/runme.log
vco_only_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_expanderReal_0_0_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 15:30:35 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6369.395 ; gain = 2.000 ; free physical = 2565 ; free virtual = 13738
copy_bd_objs /  [get_bd_cells {dds_ampl}]
set_property name dds_range [get_bd_cells dds_ampl1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dds_range/s00_axi]
</dds_range/s00_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C50000 [ 64K ]>
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data1_out]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
delete_bd_objs [get_bd_cells xlslice_1]
copy_bd_objs /  [get_bd_cells {twoInMult_0}]
set_property name twoInMult_dds_ampl [get_bd_cells twoInMult_0]
set_property name twoInMult_dds_range [get_bd_cells twoInMult_1]
connect_bd_intf_net [get_bd_intf_pins twoInMult_dds_range/data2] [get_bd_intf_pins dds_range/data_out]
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {28}] [get_bd_cells expanderReal_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins twoInMult_dds_range/data_out] [get_bd_intf_pins expanderReal_0/data_in]
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_o] [get_bd_pins twoInMult_dds_range/data1_i]
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data1_i is being overridden by the user. This pin will not be connected as a part of interface connection data1
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_en_o] [get_bd_pins twoInMult_dds_range/data1_en_i]
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data1_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data1
connect_bd_net [get_bd_pins dupplReal_1_to_2_0/data1_clk_o] [get_bd_pins twoInMult_dds_range/data1_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data1_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data1
connect_bd_net [get_bd_pins dds_range/data_i] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /dds_range/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins dds_range/data_en_i] [get_bd_pins dupplReal_1_to_2_0/data1_en_o]
WARNING: [BD 41-1306] The connection to interface pin /dds_range/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins dds_range/data_clk_i] [get_bd_pins dupplReal_1_to_2_0/data1_clk_o]
WARNING: [BD 41-1306] The connection to interface pin /dds_range/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins dds_range/data_rst_i] [get_bd_pins proc_sys_reset_0/peripheral_reset]
WARNING: [BD 41-1306] The connection to interface pin /dds_range/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1731] Type mismatch between connected pins: /proc_sys_reset_0/peripheral_reset(rst) and /dds_range/data_rst_i(undef)
regenerate_bd_layout
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
reset_run synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/expanderReal_0/data_rst_i

Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_7, cache-ID = 83db42afa3da7e63; cache size = 10.506 MB.
[Thu Apr  6 16:00:44 2017] Launched vco_only_wrapper_xbar_0_synth_1, vco_only_wrapper_expanderReal_0_0_synth_1, vco_only_wrapper_twoInMult_0_1_synth_1, vco_only_wrapper_dds_ampl_1_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_xbar_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xbar_0_synth_1/runme.log
vco_only_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_expanderReal_0_0_synth_1/runme.log
vco_only_wrapper_twoInMult_0_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_twoInMult_0_1_synth_1/runme.log
vco_only_wrapper_dds_ampl_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_ampl_1_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 16:00:45 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 6434.070 ; gain = 0.000 ; free physical = 2492 ; free virtual = 13661
reset_run synth_1
reset_run vco_only_wrapper_xbar_0_synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
reset_run vco_only_wrapper_twoInMult_0_1_synth_1
reset_run vco_only_wrapper_dds_ampl_1_synth_1
delete_bd_objs [get_bd_intf_nets twoInMult_dds_range_data_out]
connect_bd_net [get_bd_pins expanderReal_0/data_i] [get_bd_pins twoInMult_dds_range/data_o]
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
connect_bd_net [get_bd_pins twoInMult_dds_range/data_en_o] [get_bd_pins expanderReal_0/data_en_i]
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data_en_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_en_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins twoInMult_dds_range/data_clk_o] [get_bd_pins expanderReal_0/data_clk_i]
WARNING: [BD 41-1306] The connection to interface pin /twoInMult_dds_range/data_clk_o is being overridden by the user. This pin will not be connected as a part of interface connection data_out
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_clk_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
connect_bd_net [get_bd_pins expanderReal_0/data_rst_i] [get_bd_pins dupplReal_1_to_2_0/data1_rst_o]
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_rst_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_rst_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
connect_bd_net [get_bd_pins expanderReal_0/data_eof_i] [get_bd_pins dupplReal_1_to_2_0/data1_eof_o]
WARNING: [BD 41-1306] The connection to interface pin /expanderReal_0/data_eof_i is being overridden by the user. This pin will not be connected as a part of interface connection data_in
WARNING: [BD 41-1306] The connection to interface pin /dupplReal_1_to_2_0/data1_eof_o is being overridden by the user. This pin will not be connected as a part of interface connection data1_out
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 4a27ed60037b94ce; cache size = 10.506 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_7, cache-ID = 83db42afa3da7e63; cache size = 10.506 MB.
[Thu Apr  6 16:02:35 2017] Launched vco_only_wrapper_xbar_0_synth_1, vco_only_wrapper_expanderReal_0_0_synth_1, vco_only_wrapper_twoInMult_0_1_synth_1, vco_only_wrapper_dds_ampl_1_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_xbar_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_xbar_0_synth_1/runme.log
vco_only_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_expanderReal_0_0_synth_1/runme.log
vco_only_wrapper_twoInMult_0_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_twoInMult_0_1_synth_1/runme.log
vco_only_wrapper_dds_ampl_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_ampl_1_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 16:02:35 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 6442.816 ; gain = 8.746 ; free physical = 2470 ; free virtual = 13641
open_bd_design {/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells expanderReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.format {unsigned}] [get_bd_cells twoInMult_dds_range]
endgroup
startgroup
endgroup
startgroup
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/ui/bd_d1153ebd.ui> 
reset_run synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
reset_run vco_only_wrapper_twoInMult_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_7, cache-ID = 83db42afa3da7e63; cache size = 14.379 MB.
[Thu Apr  6 16:21:02 2017] Launched vco_only_wrapper_expanderReal_0_0_synth_1, vco_only_wrapper_twoInMult_0_1_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_expanderReal_0_0_synth_1/runme.log
vco_only_wrapper_twoInMult_0_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_twoInMult_0_1_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 16:21:02 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6507.391 ; gain = 0.004 ; free physical = 2421 ; free virtual = 13599
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells expanderReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells twoInMult_dds_range]
endgroup
startgroup
set_property -dict [list CONFIG.format {signed}] [get_bd_cells dds_range]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
reset_run synth_1
reset_run vco_only_wrapper_expanderReal_0_0_synth_1
reset_run vco_only_wrapper_twoInMult_0_1_synth_1
reset_run vco_only_wrapper_dds_ampl_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.v
Verilog Output written to : /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper_wrapper.v
Wrote  : </home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac1_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_f0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_nco .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_offset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_ampl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block twoInMult_dds_range .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m09_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m11_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper.hwh
Generated Block Design Tcl file /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hw_handoff/vco_only_wrapper_bd.tcl
Generated Hardware Definition File /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/hdl/vco_only_wrapper.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_0, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_1, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_2, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_3, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_4, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_5, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_6, cache-ID = 4a27ed60037b94ce; cache size = 14.379 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP vco_only_wrapper_auto_pc_7, cache-ID = 83db42afa3da7e63; cache size = 14.379 MB.
[Thu Apr  6 16:29:18 2017] Launched vco_only_wrapper_expanderReal_0_0_synth_1, vco_only_wrapper_twoInMult_0_1_synth_1, vco_only_wrapper_dds_ampl_1_synth_1, synth_1...
Run output will be captured here:
vco_only_wrapper_expanderReal_0_0_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_expanderReal_0_0_synth_1/runme.log
vco_only_wrapper_twoInMult_0_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_twoInMult_0_1_synth_1/runme.log
vco_only_wrapper_dds_ampl_1_synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/vco_only_wrapper_dds_ampl_1_synth_1/runme.log
synth_1: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/synth_1/runme.log
[Thu Apr  6 16:29:18 2017] Launched impl_1...
Run output will be captured here: /home/bma/git/fpga_design/redpitaya/vco_only/vco_only.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6528.914 ; gain = 0.004 ; free physical = 2468 ; free virtual = 13639
close_bd_design [get_bd_designs vco_only_wrapper]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 19:03:14 2017...
