ISim log file
Running: C:\Users\diona\OneDrive\Documentos\Projetos Xilinx\lab9.2\mult_seq_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/lab9.2/mult_seq_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Simulation Completed
User(VHDL) Code Called Simulation Stop
In process mult_seq_v2_tb.vhd:45 
 
INFO: Simulator is stopped.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:Simulation Completed
User(VHDL) Code Called Simulation Stop
In process mult_seq_v2_tb.vhd:45 
 
INFO: Simulator is stopped.
