# Clock interconnect

{{tile ecp2 CLK_ROOT_2PLL}}
{{tile ecp2 CLK_ROOT_4PLL}}
{{tile ecp2 CLK_ROOT_6PLL}}
{{tile ecp2 ECLK_ROOT_E}}
{{tile ecp2 ECLK_ROOT_N}}
{{tile ecp2 ECLK_ROOT_S}}
{{tile ecp2 ECLK_ROOT_W}}
{{tile ecp2 ECLK_TAP}}
{{tile ecp2 HSDCLK_ROOT}}
{{tile ecp2 HSDCLK_SPLITTER}}
{{tile ecp2 SCLK0_SOURCE}}
{{tile ecp2 SCLK1_SOURCE}}
{{tile ecp2 SCLK2_SOURCE}}
{{tile ecp2 SCLK3_SOURCE}}
