<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex11_2\composite\impl\gwsynthesis\composite.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex11_2\composite\constraints\pinning_TankPrimer9K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\GOWIN\TangNano9K\LushayLabs\ex11_2\composite\constraints\timing_TankPrimer9K.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 17 01:25:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>597</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>394</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>refclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>refclk </td>
</tr>
<tr>
<td>2</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>refclk_ibuf/I</td>
<td>refclk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>refclk_ibuf/I</td>
<td>refclk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.392</td>
<td>42.750
<td>0.000</td>
<td>11.696</td>
<td>refclk_ibuf/I</td>
<td>refclk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.088</td>
<td>28.500
<td>0.000</td>
<td>17.544</td>
<td>refclk_ibuf/I</td>
<td>refclk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.500(MHz)</td>
<td>91.729(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of refclk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>refclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>refclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-14.465</td>
<td>ram/sp_inst_14/DO[3]</td>
<td>output_270ohm_s2/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>refclk:[R]</td>
<td>1.949</td>
<td>0.399</td>
<td>15.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-14.103</td>
<td>ram/sp_inst_14/DO[3]</td>
<td>output_470ohm_s2/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>refclk:[R]</td>
<td>1.949</td>
<td>0.399</td>
<td>15.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-13.105</td>
<td>ram/sp_inst_14/DO[3]</td>
<td>output_330ohm_s2/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>refclk:[R]</td>
<td>1.949</td>
<td>0.399</td>
<td>14.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.651</td>
<td>counts/x_3_s0/Q</td>
<td>output_270ohm_s2/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>refclk:[R]</td>
<td>1.949</td>
<td>0.399</td>
<td>9.128</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.071</td>
<td>counts/x_3_s0/Q</td>
<td>output_330ohm_s2/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>refclk:[R]</td>
<td>1.949</td>
<td>0.399</td>
<td>7.547</td>
</tr>
<tr>
<td>6</td>
<td>0.794</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_4_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>10.858</td>
</tr>
<tr>
<td>7</td>
<td>0.794</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_5_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>10.858</td>
</tr>
<tr>
<td>8</td>
<td>0.794</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_7_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>10.858</td>
</tr>
<tr>
<td>9</td>
<td>1.949</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_1_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.703</td>
</tr>
<tr>
<td>10</td>
<td>1.949</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_3_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.703</td>
</tr>
<tr>
<td>11</td>
<td>2.317</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_0_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.336</td>
</tr>
<tr>
<td>12</td>
<td>2.317</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_2_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.336</td>
</tr>
<tr>
<td>13</td>
<td>2.317</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_6_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.336</td>
</tr>
<tr>
<td>14</td>
<td>2.317</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_8_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.336</td>
</tr>
<tr>
<td>15</td>
<td>2.317</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/y_9_s0/RESET</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>9.336</td>
</tr>
<tr>
<td>16</td>
<td>2.837</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_14/AD[13]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.816</td>
</tr>
<tr>
<td>17</td>
<td>2.894</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_14/AD[12]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.759</td>
</tr>
<tr>
<td>18</td>
<td>3.219</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_11/AD[13]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.433</td>
</tr>
<tr>
<td>19</td>
<td>3.247</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_11/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.262</td>
</tr>
<tr>
<td>20</td>
<td>3.249</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_14/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.260</td>
</tr>
<tr>
<td>21</td>
<td>3.267</td>
<td>counts/x_8_s0/Q</td>
<td>ram/sp_inst_14/AD[11]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.385</td>
</tr>
<tr>
<td>22</td>
<td>3.275</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_9/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.234</td>
</tr>
<tr>
<td>23</td>
<td>3.378</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_10/AD[10]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.274</td>
</tr>
<tr>
<td>24</td>
<td>3.389</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_10/AD[13]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.264</td>
</tr>
<tr>
<td>25</td>
<td>3.560</td>
<td>counts/y_1_s0/Q</td>
<td>ram/sp_inst_10/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.949</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>counts/divider_3_s0/Q</td>
<td>counts/divider_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>counts/x_9_s0/Q</td>
<td>counts/x_9_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>counts/x_8_s0/Q</td>
<td>counts/x_8_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>counts/divider_0_s0/Q</td>
<td>counts/divider_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>counts/y_0_s0/Q</td>
<td>counts/y_0_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>counts/y_1_s0/Q</td>
<td>counts/y_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>counts/x_1_s0/Q</td>
<td>counts/x_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.733</td>
<td>counts/x_4_s0/Q</td>
<td>ram/sp_inst_1/AD[4]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>9</td>
<td>0.737</td>
<td>counts/x_4_s0/Q</td>
<td>ram/sp_inst_2/AD[4]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.891</td>
</tr>
<tr>
<td>10</td>
<td>0.892</td>
<td>counts/x_5_s0/Q</td>
<td>counts/x_5_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>11</td>
<td>0.893</td>
<td>counts/y_4_s0/Q</td>
<td>counts/y_4_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>12</td>
<td>0.893</td>
<td>counts/y_9_s0/Q</td>
<td>counts/y_9_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>13</td>
<td>0.894</td>
<td>counts/x_4_s0/Q</td>
<td>counts/x_4_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>14</td>
<td>0.895</td>
<td>counts/x_2_s0/Q</td>
<td>counts/x_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>15</td>
<td>0.943</td>
<td>counts/y_2_s0/Q</td>
<td>counts/y_3_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>16</td>
<td>0.946</td>
<td>counts/y_0_s0/Q</td>
<td>counts/y_2_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>17</td>
<td>0.978</td>
<td>counts/x_3_s0/Q</td>
<td>ram/sp_inst_0/AD[3]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.132</td>
</tr>
<tr>
<td>18</td>
<td>0.999</td>
<td>counts/x_1_s0/Q</td>
<td>ram/sp_inst_4/AD[1]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.153</td>
</tr>
<tr>
<td>19</td>
<td>1.020</td>
<td>counts/x_2_s0/Q</td>
<td>ram/sp_inst_2/AD[2]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.174</td>
</tr>
<tr>
<td>20</td>
<td>1.024</td>
<td>counts/x_6_s0/Q</td>
<td>ram/sp_inst_1/AD[6]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.178</td>
</tr>
<tr>
<td>21</td>
<td>1.025</td>
<td>counts/x_1_s0/Q</td>
<td>ram/sp_inst_0/AD[1]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.179</td>
</tr>
<tr>
<td>22</td>
<td>1.039</td>
<td>counts/x_2_s0/Q</td>
<td>ram/sp_inst_0/AD[2]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.193</td>
</tr>
<tr>
<td>23</td>
<td>1.039</td>
<td>counts/x_0_s0/Q</td>
<td>ram/sp_inst_1/AD[0]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.193</td>
</tr>
<tr>
<td>24</td>
<td>1.043</td>
<td>counts/x_0_s0/Q</td>
<td>ram/sp_inst_2/AD[0]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.197</td>
</tr>
<tr>
<td>25</td>
<td>1.060</td>
<td>counts/divider_1_s0/Q</td>
<td>counts/divider_1_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counts/divider_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counts/x_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counts/x_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram/sp_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram/dff_inst_2</td>
</tr>
<tr>
<td>7</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counts/x_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram/dff_inst_1</td>
</tr>
<tr>
<td>9</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ram/dff_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>4.520</td>
<td>5.770</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counts/x_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">To</td>
<td>output_270ohm_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>refclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.088</td>
<td>35.088</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.088</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.575</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.819</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>41.279</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/DO[3]</td>
</tr>
<tr>
<td>44.680</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>ram/mux_inst_44/I1</td>
</tr>
<tr>
<td>45.306</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">ram/mux_inst_44/O</td>
</tr>
<tr>
<td>46.759</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>ram/mux_inst_46/I1</td>
</tr>
<tr>
<td>47.581</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">ram/mux_inst_46/O</td>
</tr>
<tr>
<td>47.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>ram/mux_inst_47/I1</td>
</tr>
<tr>
<td>48.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">ram/mux_inst_47/O</td>
</tr>
<tr>
<td>48.740</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>n67_s1/I2</td>
</tr>
<tr>
<td>49.839</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n67_s1/F</td>
</tr>
<tr>
<td>53.404</td>
<td>3.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">output_270ohm_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>refclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>output_270ohm_s2/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>output_270ohm_s2</td>
</tr>
<tr>
<td>38.939</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>output_270ohm_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 21.617%; route: 8.756, 56.182%; tC2Q: 3.460, 22.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">To</td>
<td>output_470ohm_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>refclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.088</td>
<td>35.088</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.088</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.575</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.819</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>41.279</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/DO[3]</td>
</tr>
<tr>
<td>44.680</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>ram/mux_inst_44/I1</td>
</tr>
<tr>
<td>45.306</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">ram/mux_inst_44/O</td>
</tr>
<tr>
<td>46.759</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>ram/mux_inst_46/I1</td>
</tr>
<tr>
<td>47.581</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">ram/mux_inst_46/O</td>
</tr>
<tr>
<td>47.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>ram/mux_inst_47/I1</td>
</tr>
<tr>
<td>48.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">ram/mux_inst_47/O</td>
</tr>
<tr>
<td>48.425</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td>n75_s2/I0</td>
</tr>
<tr>
<td>49.457</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][A]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>49.463</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>n75_s0/I1</td>
</tr>
<tr>
<td>50.285</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">n75_s0/F</td>
</tr>
<tr>
<td>53.042</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[B]</td>
<td style=" font-weight:bold;">output_470ohm_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>refclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[B]</td>
<td>output_470ohm_s2/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>output_470ohm_s2</td>
</tr>
<tr>
<td>38.939</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[B]</td>
<td>output_470ohm_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.124, 27.090%; route: 7.639, 50.181%; tC2Q: 3.460, 22.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">To</td>
<td>output_330ohm_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>refclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.088</td>
<td>35.088</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.088</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.575</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.819</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>41.279</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/DO[3]</td>
</tr>
<tr>
<td>44.680</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>ram/mux_inst_44/I1</td>
</tr>
<tr>
<td>45.306</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">ram/mux_inst_44/O</td>
</tr>
<tr>
<td>46.759</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>ram/mux_inst_46/I1</td>
</tr>
<tr>
<td>47.581</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">ram/mux_inst_46/O</td>
</tr>
<tr>
<td>47.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>ram/mux_inst_47/I1</td>
</tr>
<tr>
<td>48.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">ram/mux_inst_47/O</td>
</tr>
<tr>
<td>48.425</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n68_s1/I3</td>
</tr>
<tr>
<td>49.457</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n68_s1/F</td>
</tr>
<tr>
<td>52.044</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">output_330ohm_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>refclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>output_330ohm_s2/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>output_330ohm_s2</td>
</tr>
<tr>
<td>38.939</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>output_330ohm_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 23.212%; route: 7.463, 52.465%; tC2Q: 3.460, 24.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>output_270ohm_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>refclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.088</td>
<td>35.088</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.088</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.575</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.819</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>counts/x_3_s0/CLK</td>
</tr>
<tr>
<td>38.277</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">counts/x_3_s0/Q</td>
</tr>
<tr>
<td>39.762</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>counts/n35_s4/I0</td>
</tr>
<tr>
<td>40.788</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">counts/n35_s4/F</td>
</tr>
<tr>
<td>41.210</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>n70_s1/I2</td>
</tr>
<tr>
<td>42.242</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>42.253</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>n70_s0/I0</td>
</tr>
<tr>
<td>43.055</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n70_s0/F</td>
</tr>
<tr>
<td>46.947</td>
<td>3.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">output_270ohm_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>refclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>output_270ohm_s2/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>output_270ohm_s2</td>
</tr>
<tr>
<td>39.296</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>output_270ohm_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 31.332%; route: 5.810, 63.646%; tC2Q: 0.458, 5.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>output_330ohm_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>refclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>35.088</td>
<td>35.088</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>35.088</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.575</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.819</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>counts/x_3_s0/CLK</td>
</tr>
<tr>
<td>38.277</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">counts/x_3_s0/Q</td>
</tr>
<tr>
<td>39.762</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>counts/n35_s4/I0</td>
</tr>
<tr>
<td>40.788</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">counts/n35_s4/F</td>
</tr>
<tr>
<td>41.210</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>n70_s1/I2</td>
</tr>
<tr>
<td>42.242</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>42.253</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>n70_s0/I0</td>
</tr>
<tr>
<td>43.055</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n70_s0/F</td>
</tr>
<tr>
<td>45.366</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">output_330ohm_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>refclk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>refclk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>output_330ohm_s2/CLK</td>
</tr>
<tr>
<td>39.339</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>output_330ohm_s2</td>
</tr>
<tr>
<td>39.296</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>output_330ohm_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 37.894%; route: 4.229, 56.033%; tC2Q: 0.458, 6.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>13.590</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">counts/y_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>counts/y_4_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>counts/y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 39.518%; route: 6.109, 56.261%; tC2Q: 0.458, 4.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>13.590</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">counts/y_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>counts/y_5_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>counts/y_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 39.518%; route: 6.109, 56.261%; tC2Q: 0.458, 4.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>13.590</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" font-weight:bold;">counts/y_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>counts/y_7_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>counts/y_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 39.518%; route: 6.109, 56.261%; tC2Q: 0.458, 4.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.434</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 44.223%; route: 4.954, 51.054%; tC2Q: 0.458, 4.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.434</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">counts/y_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>counts/y_3_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>counts/y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 44.223%; route: 4.954, 51.054%; tC2Q: 0.458, 4.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">counts/y_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/y_0_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 45.964%; route: 4.586, 49.126%; tC2Q: 0.458, 4.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">counts/y_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>counts/y_2_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>counts/y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 45.964%; route: 4.586, 49.126%; tC2Q: 0.458, 4.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" font-weight:bold;">counts/y_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>counts/y_6_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>counts/y_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 45.964%; route: 4.586, 49.126%; tC2Q: 0.458, 4.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td style=" font-weight:bold;">counts/y_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>counts/y_8_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>counts/y_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 45.964%; route: 4.586, 49.126%; tC2Q: 0.458, 4.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.552</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][A]</td>
<td>counts/clk_en_s0/I0</td>
</tr>
<tr>
<td>4.651</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[3][A]</td>
<td style=" background: #97FFFF;">counts/clk_en_s0/F</td>
</tr>
<tr>
<td>6.439</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>counts/n122_s4/I3</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">counts/n122_s4/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>counts/n122_s1/I3</td>
</tr>
<tr>
<td>8.906</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">counts/n122_s1/F</td>
</tr>
<tr>
<td>10.215</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>counts/n62_s1/I1</td>
</tr>
<tr>
<td>11.276</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">counts/n62_s1/F</td>
</tr>
<tr>
<td>12.067</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">counts/y_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>counts/y_9_s0/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>counts/y_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 45.964%; route: 4.586, 49.126%; tC2Q: 0.458, 4.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>6.176</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/SUM</td>
</tr>
<tr>
<td>11.547</td>
<td>5.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 18.886%; route: 6.693, 75.915%; tC2Q: 0.458, 5.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/SUM</td>
</tr>
<tr>
<td>11.490</td>
<td>5.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.608, 18.358%; route: 6.693, 76.409%; tC2Q: 0.458, 5.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>address_12_s/CIN</td>
</tr>
<tr>
<td>5.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">address_12_s/COUT</td>
</tr>
<tr>
<td>5.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>address_13_s/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">address_13_s/SUM</td>
</tr>
<tr>
<td>11.164</td>
<td>4.875</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">ram/sp_inst_11/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ram/sp_inst_11/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ram/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 21.095%; route: 6.196, 73.470%; tC2Q: 0.458, 5.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>address_12_s/CIN</td>
</tr>
<tr>
<td>5.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">address_12_s/COUT</td>
</tr>
<tr>
<td>5.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>address_13_s/CIN</td>
</tr>
<tr>
<td>5.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">address_13_s/COUT</td>
</tr>
<tr>
<td>5.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>address_14_s/CIN</td>
</tr>
<tr>
<td>5.841</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">address_14_s/COUT</td>
</tr>
<tr>
<td>5.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>address_15_s/CIN</td>
</tr>
<tr>
<td>6.404</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">address_15_s/SUM</td>
</tr>
<tr>
<td>8.408</td>
<td>2.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>ram/gowin_add_lut3_BLKSEL_sp_inst_11/I1</td>
</tr>
<tr>
<td>9.469</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">ram/gowin_add_lut3_BLKSEL_sp_inst_11/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">ram/sp_inst_11/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ram/sp_inst_11/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>ram/sp_inst_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.954, 35.753%; route: 4.850, 58.700%; tC2Q: 0.458, 5.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>address_12_s/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">address_12_s/SUM</td>
</tr>
<tr>
<td>6.620</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>ram/lut_inst_0/I0</td>
</tr>
<tr>
<td>7.652</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">ram/lut_inst_0/F</td>
</tr>
<tr>
<td>7.658</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>ram/gowin_add_lut2_BLKSEL_sp_inst_14/I0</td>
</tr>
<tr>
<td>8.684</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">ram/gowin_add_lut2_BLKSEL_sp_inst_14/F</td>
</tr>
<tr>
<td>10.991</td>
<td>2.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.745, 45.338%; route: 4.057, 49.113%; tC2Q: 0.458, 5.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>counts/x_8_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">counts/x_8_s0/Q</td>
</tr>
<tr>
<td>4.485</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td>address_8_s/I1</td>
</tr>
<tr>
<td>5.035</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">address_8_s/COUT</td>
</tr>
<tr>
<td>5.035</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/CIN</td>
</tr>
<tr>
<td>5.598</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/SUM</td>
</tr>
<tr>
<td>11.117</td>
<td>5.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">ram/sp_inst_14/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>ram/sp_inst_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 13.273%; route: 6.814, 81.261%; tC2Q: 0.458, 5.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>address_12_s/CIN</td>
</tr>
<tr>
<td>5.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">address_12_s/COUT</td>
</tr>
<tr>
<td>5.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>address_13_s/CIN</td>
</tr>
<tr>
<td>5.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">address_13_s/COUT</td>
</tr>
<tr>
<td>5.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>address_14_s/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">address_14_s/SUM</td>
</tr>
<tr>
<td>8.639</td>
<td>2.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>ram/gowin_add_lut3_BLKSEL_sp_inst_9/I0</td>
</tr>
<tr>
<td>9.441</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">ram/gowin_add_lut3_BLKSEL_sp_inst_9/F</td>
</tr>
<tr>
<td>10.966</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">ram/sp_inst_9/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ram/sp_inst_9/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>ram/sp_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.638, 32.037%; route: 5.138, 62.397%; tC2Q: 0.458, 5.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>6.119</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/SUM</td>
</tr>
<tr>
<td>11.006</td>
<td>4.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">ram/sp_inst_10/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram/sp_inst_10/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.608, 19.434%; route: 6.208, 75.027%; tC2Q: 0.458, 5.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>address_12_s/CIN</td>
</tr>
<tr>
<td>5.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">address_12_s/COUT</td>
</tr>
<tr>
<td>5.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>address_13_s/CIN</td>
</tr>
<tr>
<td>6.290</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">address_13_s/SUM</td>
</tr>
<tr>
<td>10.995</td>
<td>4.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">ram/sp_inst_10/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram/sp_inst_10/CLK</td>
</tr>
<tr>
<td>14.384</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 21.527%; route: 6.027, 72.927%; tC2Q: 0.458, 5.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.731</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>4.511</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>address_9_s/I0</td>
</tr>
<tr>
<td>5.556</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">address_9_s/COUT</td>
</tr>
<tr>
<td>5.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>address_10_s/CIN</td>
</tr>
<tr>
<td>5.613</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">address_10_s/COUT</td>
</tr>
<tr>
<td>5.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>address_11_s/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">address_11_s/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>address_12_s/CIN</td>
</tr>
<tr>
<td>5.727</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">address_12_s/COUT</td>
</tr>
<tr>
<td>5.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>address_13_s/CIN</td>
</tr>
<tr>
<td>5.784</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">address_13_s/COUT</td>
</tr>
<tr>
<td>5.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>address_14_s/CIN</td>
</tr>
<tr>
<td>6.347</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">address_14_s/SUM</td>
</tr>
<tr>
<td>7.679</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>ram/gowin_add_lut3_BLKSEL_sp_inst_10/I0</td>
</tr>
<tr>
<td>8.740</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">ram/gowin_add_lut3_BLKSEL_sp_inst_10/F</td>
</tr>
<tr>
<td>10.680</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">ram/sp_inst_10/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.427</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram/sp_inst_10/CLK</td>
</tr>
<tr>
<td>14.240</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>ram/sp_inst_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.897, 36.445%; route: 4.594, 57.789%; tC2Q: 0.458, 5.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/divider_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>counts/divider_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">counts/divider_3_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>counts/n7_s0/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">counts/n7_s0/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">counts/divider_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>counts/divider_3_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>counts/divider_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/x_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>counts/x_9_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">counts/x_9_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>counts/n31_s2/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">counts/n31_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">counts/x_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>counts/x_9_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>counts/x_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>counts/x_8_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">counts/x_8_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>counts/n32_s3/I2</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" background: #97FFFF;">counts/n32_s3/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">counts/x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>counts/x_8_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>counts/x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/divider_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/n10_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" background: #97FFFF;">counts/n10_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">counts/divider_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>counts/divider_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/y_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">counts/y_0_s0/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/n57_s5/I0</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">counts/n57_s5/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">counts/y_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/y_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/y_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/n56_s3/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">counts/n56_s3/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">counts/y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>counts/y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/x_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counts/x_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">counts/x_1_s0/Q</td>
</tr>
<tr>
<td>3.011</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counts/n39_s3/I1</td>
</tr>
<tr>
<td>3.383</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">counts/n39_s3/F</td>
</tr>
<tr>
<td>3.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">counts/x_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counts/x_1_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counts/x_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>counts/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">counts/x_4_s0/Q</td>
</tr>
<tr>
<td>3.559</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">ram/sp_inst_1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>ram/sp_inst_1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>ram/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 62.439%; tC2Q: 0.333, 37.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>counts/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">counts/x_4_s0/Q</td>
</tr>
<tr>
<td>3.563</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">ram/sp_inst_2/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram/sp_inst_2/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 62.597%; tC2Q: 0.333, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>counts/x_5_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">counts/x_5_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>counts/n35_s5/I3</td>
</tr>
<tr>
<td>3.564</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">counts/n35_s5/F</td>
</tr>
<tr>
<td>3.564</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">counts/x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>counts/x_5_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>counts/x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>counts/y_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">counts/y_4_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>counts/n53_s3/I0</td>
</tr>
<tr>
<td>3.565</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">counts/n53_s3/F</td>
</tr>
<tr>
<td>3.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">counts/y_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>counts/y_4_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>counts/y_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>counts/y_9_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">counts/y_9_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>counts/n48_s3/I3</td>
</tr>
<tr>
<td>3.565</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" background: #97FFFF;">counts/n48_s3/F</td>
</tr>
<tr>
<td>3.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">counts/y_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>counts/y_9_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>counts/y_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>counts/x_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">counts/x_4_s0/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>counts/n36_s3/I2</td>
</tr>
<tr>
<td>3.566</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" background: #97FFFF;">counts/n36_s3/F</td>
</tr>
<tr>
<td>3.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td style=" font-weight:bold;">counts/x_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>counts/x_4_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[2][A]</td>
<td>counts/x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>counts/x_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">counts/x_2_s0/Q</td>
</tr>
<tr>
<td>3.011</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>counts/n38_s3/I2</td>
</tr>
<tr>
<td>3.567</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">counts/n38_s3/F</td>
</tr>
<tr>
<td>3.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">counts/x_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>counts/x_2_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>counts/x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>counts/y_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">counts/y_2_s0/Q</td>
</tr>
<tr>
<td>3.243</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>counts/n54_s3/I2</td>
</tr>
<tr>
<td>3.615</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">counts/n54_s3/F</td>
</tr>
<tr>
<td>3.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">counts/y_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>counts/y_3_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>counts/y_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/y_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>counts/y_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C22[1][A]</td>
<td style=" font-weight:bold;">counts/y_0_s0/Q</td>
</tr>
<tr>
<td>3.246</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>counts/n55_s3/I0</td>
</tr>
<tr>
<td>3.618</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">counts/n55_s3/F</td>
</tr>
<tr>
<td>3.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">counts/y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>counts/y_2_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>counts/y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.312%; route: 0.241, 25.462%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>counts/x_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C25[2][B]</td>
<td style=" font-weight:bold;">counts/x_3_s0/Q</td>
</tr>
<tr>
<td>3.804</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">ram/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>ram/sp_inst_0/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>ram/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.799, 70.550%; tC2Q: 0.333, 29.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counts/x_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">counts/x_1_s0/Q</td>
</tr>
<tr>
<td>3.825</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">ram/sp_inst_4/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>ram/sp_inst_4/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>ram/sp_inst_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.820, 71.098%; tC2Q: 0.333, 28.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>counts/x_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">counts/x_2_s0/Q</td>
</tr>
<tr>
<td>3.846</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">ram/sp_inst_2/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram/sp_inst_2/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 71.613%; tC2Q: 0.333, 28.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>counts/x_6_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">counts/x_6_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">ram/sp_inst_1/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>ram/sp_inst_1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>ram/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 71.702%; tC2Q: 0.333, 28.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>counts/x_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">counts/x_1_s0/Q</td>
</tr>
<tr>
<td>3.851</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">ram/sp_inst_0/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>ram/sp_inst_0/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>ram/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.846, 71.724%; tC2Q: 0.333, 28.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>counts/x_2_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C24[2][A]</td>
<td style=" font-weight:bold;">counts/x_2_s0/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">ram/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>ram/sp_inst_0/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>ram/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 72.053%; tC2Q: 0.333, 27.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>counts/x_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">counts/x_0_s0/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">ram/sp_inst_1/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>ram/sp_inst_1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>ram/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.860, 72.063%; tC2Q: 0.333, 27.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ram/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>counts/x_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">counts/x_0_s0/Q</td>
</tr>
<tr>
<td>3.869</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">ram/sp_inst_2/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram/sp_inst_2/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>ram/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 72.151%; tC2Q: 0.333, 27.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>counts/divider_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counts/divider_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>counts/divider_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">counts/divider_1_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>counts/n9_s0/I1</td>
</tr>
<tr>
<td>3.732</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">counts/n9_s0/F</td>
</tr>
<tr>
<td>3.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td style=" font-weight:bold;">counts/divider_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>42</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>counts/divider_1_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>counts/divider_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counts/divider_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counts/divider_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counts/divider_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counts/divider_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counts/divider_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counts/x_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counts/x_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counts/x_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counts/x_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counts/x_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counts/x_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ram/sp_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ram/sp_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ram/sp_inst_0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ram/dff_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ram/dff_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ram/dff_inst_2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counts/x_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counts/x_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counts/x_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ram/dff_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ram/dff_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ram/dff_inst_1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ram/dff_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ram/dff_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ram/dff_inst_0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.520</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.770</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counts/x_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counts/x_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.183</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.368</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counts/x_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>42</td>
<td>clk</td>
<td>-14.465</td>
<td>0.262</td>
</tr>
<tr>
<td>21</td>
<td>x_Z[7]</td>
<td>-7.773</td>
<td>6.677</td>
</tr>
<tr>
<td>21</td>
<td>x_Z[1]</td>
<td>-8.929</td>
<td>5.700</td>
</tr>
<tr>
<td>21</td>
<td>x_Z[2]</td>
<td>-8.269</td>
<td>4.560</td>
</tr>
<tr>
<td>21</td>
<td>counts/n122_4</td>
<td>0.794</td>
<td>1.479</td>
</tr>
<tr>
<td>21</td>
<td>x_Z[0]</td>
<td>1.354</td>
<td>5.703</td>
</tr>
<tr>
<td>20</td>
<td>x_Z[5]</td>
<td>-8.610</td>
<td>5.551</td>
</tr>
<tr>
<td>20</td>
<td>x_Z[6]</td>
<td>-7.474</td>
<td>5.386</td>
</tr>
<tr>
<td>20</td>
<td>x_Z[3]</td>
<td>-8.987</td>
<td>6.014</td>
</tr>
<tr>
<td>20</td>
<td>x_Z[4]</td>
<td>-7.885</td>
<td>6.524</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C32</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name refclk -period 37.037 -waveform {0 18.518} [get_ports {refclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
