





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Registers</title>
    <meta name="description" content="iAPx86">
    
    <link rel="next" href="x86-177619.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><a href="x86-175915.html">Up</a></li>


          

<li><a href="x86-177619.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line">    The 80386+ registers are a superset of 8086/80186/80286 registers.</span><br><span class="line">    All the previous generations&#39; 16-bit registers are contained</span><br><span class="line">    within the 32-bit architechture.</span><br><span class="line"></span><br><span class="line"><span class="ngb">Register availability</span></span><br><span class="line">                          Use in    │     Use in     │   Use in</span><br><span class="line">                         REAL mode  │ PROTECTED mode │  V86 mode</span><br><span class="line">                        Load  Store │  Load  Store   │ Load  Store</span><br><span class="line">                        ────────────┼────────────────┼────────────</span><br><span class="line">    General registers   yes    yes  │  yes    yes    │ yes    yes</span><br><span class="line">    Segment registers   yes    yes  │  yes    yes    │ yes    yes</span><br><span class="line">    Flags register      yes    yes  │  yes    yes    │ IOPL   IOPL</span><br><span class="line">    GDT register        yes    yes  │  CPL=0  yes    │ no     yes</span><br><span class="line">    LDT register        no     no   │  CPL=0  yes    │ no     yes</span><br><span class="line">    IDT register        yes    yes  │  CPL=0  yes    │ no     yes</span><br><span class="line">    Task register       no     no   │  CPL=0  yes    │ no     yes</span><br><span class="line">    Control registers   yes    yes  │  CPL=0  CPL=0  │ no     no</span><br><span class="line">    Debug registers     yes    yes  │  CPL=0  CPL=0  │ no     no</span><br><span class="line">    Test registers      yes    yes  │  CPL=0  CPL=0  │ no     no</span><br><span class="line"></span><br><span class="line">    CPL=0 : The register can be accessed only when the current</span><br><span class="line">            privilege level (CPL) is zero.</span><br><span class="line">    IOPL  : The PUSHF and POPF instructions are made I/O Privilege</span><br><span class="line">            Level sensitive in virtual 8086 mode. CPL=3 in V86 mode.</span><br><span class="line">    Note  : The low-order 16 bits of control register zero (CR0) can</span><br><span class="line">            be read with an SMSW instruction.</span><br><span class="line">            The CLI and STI instructions are IOPL-sensitive in</span><br><span class="line">            protected mode, incl. V86 mode.</span><br><span class="line">            Test registers 80386-80486 only.</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-177619.html">General</a>
            
          </li>
        
          <li>
            
              <a href="x86-185108.html">Segment</a>
            
          </li>
        
          <li>
            
              <a href="x86-187047.html">Control</a>
            
          </li>
        
          <li>
            
              <a href="x86-179453.html">Flags</a>
            
          </li>
        
          <li>
            
              <a href="x86-185529.html">System address</a>
            
          </li>
        
          <li>
            
              <a href="x86-191032.html">Privilege</a>
            
          </li>
        
          <li>
            
              <a href="x86-204295.html">V86</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

