<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Compile and install RISC-V cross-compiler &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Compile and install RISC-V cross-compiler</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<h3 id="introduction-of-the-risc-v-cross-compilation-tools:aea1aad173fa5d08a6fb3810ab2385f3">Introduction of the RISC-V cross-compilation tools</h3>

<p>A number of cross-compilation tools are provided in the $TOP/riscv-tools directory:</p>

<ul>
<li><code>riscv-fesvr</code>: The front-end server that serves system calls on the host machine.</li>
<li><code>riscv-gnu-toolchain</code>: The GNU GCC cross-compiler for RISC-V ISA.</li>
<li><code>riscv-isa-sim</code>: The RISC-V ISA simulator (<a href="https://github.com/riscv/riscv-isa-sim#risc-v-isa-simulator">Spike</a>)</li>
<li><code>riscv-pk</code>: The proxy kernel that serves system calls on target machine.</li>
</ul>

<p>There are four ways to test a program:</p>

<ul>
<li>Behavioural simulation: run the program in the RISC-V ISA simulator (Spike). <br/>
The <code>syscall()</code> interface provided in the original RISC-V proxy kernel is not compatible with the I/O interfaces provided in this release.
Spike can be used to run programs that do not access I/O devices or user mode programs that run inside the RISC-V Linux.</li>
<li>RTL simulation: simulate the program in Verilator (<code>$Top/vsim/</code>). <br/>
No I/O devices is available in RTL simulation.</li>
<li>FPGA simulation: simulate the program using Xilinx ISim (<code>$Top/fpga/board/$FPGA_BOARD/</code>). <br/>
Behavioural modules for I/O devices are provided by Xilinx IPs; however, host end modules (UART terminal and SD card) are not available.</li>
<li>FPGA run: actually run the program on an FPGA board (<code>$Top/fpga/board/$FPGA_BOARD/</code>). <br/>
Full I/O support (UART and SD).</li>
</ul>

<p>Programs can be compiled and run in three different modes:</p>

<ul>
<li><strong>Bare metal mode</strong>: supervisor programs with no I/O accesses. <br/>
<em>Behavioural simulation and RTL Simulation</em> <br/>
Programs run in this mode have no peripheral support. This mode is used only for ISA and cache regression tests. The return value of a program indicates the result of an ISA test case. 0 is success while none-zero indentifies the No. of the failing case. Programs compiled in this mode would run silently on FPGAs or in FPGA simulations.</li>
<li><strong>Newlib mode</strong>: supervisor programs with access to I/O devices. <br/>
<em>FPGA simulation and FPGA run</em> <br/>
Programs run in this mode have the full control (supervisor priority) of peripherals (limited in simulation) but are single-threaded. Bootloaders are run in this mode.</li>
<li><strong>Linux mode</strong>: user programs with Linux support. <br/>
<em>Behavioural simulation and FPGA run</em> <br/>
Programs runs in the RISC-V Linux. They get multi-thread and peripheral support from the Linux kernel.</li>
</ul>

<p>Compiling and simulating programs in different modes depends on different tool sets.</p>

<ul>
<li><strong>Bare metal mode</strong>

<ul>
<li>Behavioural simulation: <br/>
<code>riscv-gnu-toolchain</code>(newlib); <code>riscv-isa-sim</code>; <code>riscv-fesvr</code>.</li>
<li>RTL simulation: <br/>
<code>riscv-gnu-toolchain</code>(newlib); <code>verilator</code> (built-in)</li>
</ul></li>
<li><strong>Newlib (supervisor) mode</strong>:

<ul>
<li>FPGA simulation: <br/>
<code>riscv-gnu-toolchain</code>(newlib); <a href="https://www.lowrisc.org/docs/xilinx/">vivado</a>.</li>
<li>FPGA run: <br/>
<code>riscv-gnu-toolchain</code>(newlib); <a href="https://www.lowrisc.org/docs/xilinx/">vivado</a>.</li>
</ul></li>
<li><strong>Linux (user) mode</strong>

<ul>
<li>Behavioural simulation: <br/>
<code>riscv-gnu-toolchain</code>(newlib+linux); <code>riscv-isa-sim</code>; <code>riscv-fesvr</code>; <code>riscv-pk</code>; <a href="../linux_compile#linux">vmlinux</a>; <a href="../linux_compile#busybox">root.bin</a>.</li>
<li>FPGA run: <br/>
<code>riscv-gnu-toolchain</code>(newlib+linux); <a href="https://www.lowrisc.org/docs/xilinx/">vivado</a>; <a href="../linux_compile#linux">vmlinux</a>; <a href="../linux_compile#busybox">root.bin</a>.</li>
</ul></li>
</ul>

<h3 id="building-the-risc-v-cross-compilation-tools:aea1aad173fa5d08a6fb3810ab2385f3">Building the RISC-V cross-compilation tools</h3>

<p>A build script is provided to build most of the cross-compilation tools and Spike:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools
./build.sh
</code></pre>

<p>After the compilation, the Spike and the newlib GCC binaries should be available:</p>

<pre><code>which spike
# the newlib gcc
which riscv64-unknown-elf-gcc
</code></pre>

<p>The RISC-V GCC/Newlib Toolchain Installation Manual can be found
<a href="https://github.com/riscv/riscv-tools#the-risc-v-gccnewlib-toolchain-installation-manual">here</a>.</p>

<h3 id="building-the-linux-gcc:aea1aad173fa5d08a6fb3810ab2385f3">Building the Linux GCC</h3>

<p>The build script above provides a GCC build using the Newlib libc but not the
GNU libc, which is needed for compiling programs to run in user mode on Linux.
To build a Linux GCC compiler:</p>

<pre><code># set up the RISCV environment variables
cd $TOP/riscv-tools/riscv-gnu-toolchain
# ignore if build already exist
mkdir build
cd build
../configure --prefix=$RISCV
make -j$(nproc) linux
</code></pre>

<p>After the compilation, the Linux GCC binaries should be available:</p>

<pre><code>which riscv64-unknown-linux-gnu-gcc
</code></pre>

                    </section>
                </article>

        </div>
      </section>
    </div>
    


        <footer>

          <section class="outer-container">



            <p>


            Unless otherwise noted, content on this site is licensed under a <a style="color:white" href="http://creativecommons.org/licenses/by-sa/4.0/" >Creative Commons Attribution-ShareAlike 4.0 International License</a>.
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

