/*
 *  Copyright (C) 2010-2021 Fabio Cavallo (aka FHorse)
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include <string.h>
#include "mappers.h"
#include "info.h"
#include "mem_map.h"
#include "cpu.h"
#include "save_slot.h"

INLINE static void sync_83(void);

struct _m83 {
	BYTE is2kbank;
	BYTE isnot2kbank;
	BYTE mode;
	BYTE bank;
	BYTE dip;
	BYTE low[4];
	BYTE reg[11];

	struct _m83_irq {
		BYTE active;
		WORD count;
	} irq;
} m83;

void map_init_83(void) {
	EXTCL_CPU_WR_MEM(83);
	EXTCL_CPU_RD_MEM(83);
	EXTCL_SAVE_MAPPER(83);
	EXTCL_CPU_EVERY_CYCLE(83);

	mapper.internal_struct[0] = (BYTE *) &m83;
	mapper.internal_struct_size[0] = sizeof(m83);

	if (info.reset >= HARD) {
		memset(&m83, 0x00, sizeof(m83));
	}

	sync_83();

	switch (info.id) {
		case MAP83_REG0:
			m83.dip = 0;
			break;
		case MAP83_DGP:
			m83.dip = 0xFF;
			info.prg.ram.banks_8k_plus = 1;
			break;
		default:
			m83.dip = 0xFF;
			break;
	}

	info.mapper.extend_wr = TRUE;
}
void extcl_cpu_wr_mem_83(WORD address, BYTE value) {
	switch (address) {
		case 0x5100:
		case 0x5101:
		case 0x5102:
		case 0x5103:
			m83.low[address & 0x0003] = value;
			break;
		case 0x8000:
			m83.is2kbank = TRUE;
			m83.bank = value;
			m83.mode |= 0x40;
			sync_83();
			break;
		case 0xB000:
		case 0xB0FF:
		case 0xB1FF:
			m83.bank = value;
			m83.mode |= 0x40;
			sync_83();
			break;
		case 0x8100:
			m83.mode = value | (m83.mode & 0x40);
			sync_83();
			break;
		case 0x8200:
			m83.irq.count &= 0xFF00;
			m83.irq.count |= value;
			irq.high &= ~EXT_IRQ;
			break;
		case 0x8201:
			m83.irq.active = m83.mode & 0x80;
			m83.irq.count &= 0x00FF;
			m83.irq.count |= (value << 8);
			break;
		case 0x8300:
		case 0x8301:
		case 0x8302:
			m83.reg[(address & 0x03) | 0x08] = value;
			m83.mode &= 0xBF;
			sync_83();
			break;
		case 0x8312:
		case 0x8313:
		case 0x8314:
		case 0x8315:
			m83.reg[address & 0x0007] = value;
			m83.isnot2kbank = TRUE;
			sync_83();
			break;
		case 0x8310:
		case 0x8311:
		case 0x8316:
		case 0x8317:
			m83.reg[address & 0x0007] = value;
			sync_83();
			break;
	}
}
BYTE extcl_cpu_rd_mem_83(WORD address, BYTE openbus, BYTE before) {
	if (address == 0x5000) {
		return (m83.dip);
	}
	if ((address >= 0x5100) && (address <= 0x5103)) {
		return (m83.low[address & 0x0003]);
	}
	if (address <= 0x5FFF) {
		return (before);
	}
	/* nestopia */
	if ((address <= 0x7FFF) && !info.prg.ram.banks_8k_plus) {
		return ((m83.mode & 0x20) ? openbus : (address >> 8));
	}
	/*          */
	return (openbus);
}
BYTE extcl_save_mapper_83(BYTE mode, BYTE slot, FILE *fp) {
	save_slot_ele(mode, slot, m83.is2kbank);
	save_slot_ele(mode, slot, m83.isnot2kbank);
	save_slot_ele(mode, slot, m83.mode);
	save_slot_ele(mode, slot, m83.bank);
	save_slot_ele(mode, slot, m83.dip);
	save_slot_ele(mode, slot, m83.low);
	save_slot_ele(mode, slot, m83.reg);
	save_slot_ele(mode, slot, m83.irq.active);
	save_slot_ele(mode, slot, m83.irq.count);

	return (EXIT_OK);
}
void extcl_cpu_every_cycle_83(void) {
	if (m83.irq.active) {
		if (--m83.irq.count == 0) {
			irq.high |= EXT_IRQ;
			m83.irq.active = 0;
			m83.irq.count = 0xFFFF;
		}
	}
}

INLINE static void sync_83(void) {
	WORD value;

	switch (m83.mode & 0x03) {
		case 0:
			mirroring_V();
			break;
		case 1:
			mirroring_H();
			break;
		case 2:
			mirroring_SCR0();
			break;
		case 3:
			mirroring_SCR1();
			break;
	}

	if (m83.is2kbank && !m83.isnot2kbank) {
		SDBWORD bank;

		value = m83.reg[0];
		control_bank(info.chr.rom[0].max.banks_2k)
		bank = value << 11;
		chr.bank_1k[0] = chr_chip_byte_pnt(0, bank);
		chr.bank_1k[1] = chr_chip_byte_pnt(0, bank | 0x0400);
		value = m83.reg[1];
		control_bank(info.chr.rom[0].max.banks_2k)
		bank = value << 11;
		chr.bank_1k[2] = chr_chip_byte_pnt(0, bank);
		chr.bank_1k[3] = chr_chip_byte_pnt(0, bank | 0x0400);
		value = m83.reg[6];
		control_bank(info.chr.rom[0].max.banks_2k)
		bank = value << 11;
		chr.bank_1k[4] = chr_chip_byte_pnt(0, bank);
		chr.bank_1k[5] = chr_chip_byte_pnt(0, bank | 0x0400);
		value = m83.reg[7];
		control_bank(info.chr.rom[0].max.banks_2k)
		bank = value << 11;
		chr.bank_1k[6] = chr_chip_byte_pnt(0, bank);
		chr.bank_1k[7] = chr_chip_byte_pnt(0, bank | 0x0400);
	} else {
		BYTE i;

		for (i = 0; i < 8; i++) {
			value = ((m83.bank << 4) & 0x0300) | m83.reg[i];
			control_bank(info.chr.rom[0].max.banks_1k)
			chr.bank_1k[i] = chr_chip_byte_pnt(0, value << 10);
		}
	}
	if (m83.mode & 0x40) {
		value = (m83.bank & 0x3F);
		control_bank(info.prg.rom[0].max.banks_16k)
		map_prg_rom_8k(2, 0, value);
		value = (m83.bank & 0x30) | 0x0F;
		control_bank(info.prg.rom[0].max.banks_16k)
		map_prg_rom_8k(2, 2, value);
	} else {
		value = m83.reg[8];
		control_bank(info.prg.rom[0].max.banks_8k)
		map_prg_rom_8k(1, 0, value);
		value = m83.reg[9];
		control_bank(info.prg.rom[0].max.banks_8k)
		map_prg_rom_8k(1, 1, value);
		value = m83.reg[10];
		control_bank(info.prg.rom[0].max.banks_8k)
		map_prg_rom_8k(1, 2, value);
		map_prg_rom_8k(1, 3, info.prg.rom[0].max.banks_8k);
	}
	map_prg_rom_8k_update();
}
