Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep 23 17:08:29 2025
| Host         : maumau running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Door_Lock_Code_timing_summary_routed.rpt -pb Door_Lock_Code_timing_summary_routed.pb -rpx Door_Lock_Code_timing_summary_routed.rpx -warn_on_violation
| Design       : Door_Lock_Code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.165        0.000                      0                   10        0.190        0.000                      0                   10        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.165        0.000                      0                   10        0.190        0.000                      0                   10        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.966ns (27.037%)  route 2.607ns (72.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.667     6.240    btn_prev[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.299     6.539 r  FSM_onehot_estado_actual[4]_i_4/O
                         net (fo=2, routed)           0.668     7.207    btn_pressed[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     7.331 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     7.990    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.114 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     8.727    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y14          FDPE (Setup_fdpe_C_CE)      -0.205    14.892    FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.966ns (27.037%)  route 2.607ns (72.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.667     6.240    btn_prev[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.299     6.539 r  FSM_onehot_estado_actual[4]_i_4/O
                         net (fo=2, routed)           0.668     7.207    btn_pressed[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     7.331 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     7.990    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.114 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     8.727    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.892    FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.966ns (27.037%)  route 2.607ns (72.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.667     6.240    btn_prev[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.299     6.539 r  FSM_onehot_estado_actual[4]_i_4/O
                         net (fo=2, routed)           0.668     7.207    btn_pressed[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     7.331 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     7.990    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.114 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     8.727    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.892    FSM_onehot_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.966ns (27.037%)  route 2.607ns (72.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.667     6.240    btn_prev[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.299     6.539 r  FSM_onehot_estado_actual[4]_i_4/O
                         net (fo=2, routed)           0.668     7.207    btn_pressed[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     7.331 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     7.990    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.114 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     8.727    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.892    FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.966ns (27.037%)  route 2.607ns (72.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.667     6.240    btn_prev[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.299     6.539 r  FSM_onehot_estado_actual[4]_i_4/O
                         net (fo=2, routed)           0.668     7.207    btn_pressed[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     7.331 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     7.990    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.114 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     8.727    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C
                         clock pessimism              0.277    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y14          FDCE (Setup_fdce_C_CE)      -0.205    14.892    FSM_onehot_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.966ns (32.554%)  route 2.001ns (67.446%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.667     6.240    btn_prev[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.299     6.539 r  FSM_onehot_estado_actual[4]_i_4/O
                         net (fo=2, routed)           0.670     7.209    btn_pressed[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124     7.333 r  error_flag_i_2/O
                         net (fo=1, routed)           0.665     7.998    error_flag_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.122 r  error_flag_i_1/O
                         net (fo=1, routed)           0.000     8.122    error_flag_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.029    15.148    error_flag_reg
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.456ns (40.450%)  route 0.671ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=3, routed)           0.671     6.282    FSM_onehot_estado_actual_reg_n_0_[1]
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.061    15.058    FSM_onehot_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.351%)  route 0.674ns (59.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=3, routed)           0.674     6.284    FSM_onehot_estado_actual_reg_n_0_[2]
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.058    15.061    FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.536%)  route 0.524ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.524     6.134    next_digit_count
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.105    15.014    FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.456ns (56.862%)  route 0.346ns (43.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           0.346     5.956    FSM_onehot_estado_actual_reg_n_0_[3]
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)       -0.062    15.057    FSM_onehot_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  9.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.108     1.723    next_digit_count
    SLICE_X1Y14          LUT5 (Prop_lut5_I1_O)        0.045     1.768 r  error_flag_i_1/O
                         net (fo=1, routed)           0.000     1.768    error_flag_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.091     1.578    error_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           0.126     1.741    FSM_onehot_estado_actual_reg_n_0_[3]
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.071     1.545    FSM_onehot_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.400%)  route 0.184ns (56.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.184     1.799    next_digit_count
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.061     1.535    FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.174%)  route 0.342ns (70.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=3, routed)           0.342     1.957    FSM_onehot_estado_actual_reg_n_0_[1]
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.070     1.544    FSM_onehot_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.949%)  route 0.346ns (71.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=3, routed)           0.346     1.961    FSM_onehot_estado_actual_reg_n_0_[2]
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.072     1.546    FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.598%)  route 0.309ns (62.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.109     1.724    next_digit_count
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.200     1.969    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDPE (Hold_fdpe_C_CE)       -0.039     1.435    FSM_onehot_estado_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.598%)  route 0.309ns (62.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.109     1.724    next_digit_count
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.200     1.969    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_CE)       -0.039     1.435    FSM_onehot_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.598%)  route 0.309ns (62.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.109     1.724    next_digit_count
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.200     1.969    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_CE)       -0.039     1.435    FSM_onehot_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.598%)  route 0.309ns (62.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.109     1.724    next_digit_count
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.200     1.969    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_CE)       -0.039     1.435    FSM_onehot_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_estado_actual_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.598%)  route 0.309ns (62.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=3, routed)           0.109     1.724    next_digit_count
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.200     1.969    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_CE)       -0.039     1.435    FSM_onehot_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    FSM_onehot_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    FSM_onehot_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    FSM_onehot_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    FSM_onehot_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    FSM_onehot_estado_actual_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    btn_prev_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    btn_prev_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    btn_prev_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    btn_prev_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    FSM_onehot_estado_actual_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 4.245ns (57.762%)  route 3.104ns (42.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=2, routed)           0.682     6.256    FSM_onehot_estado_actual_reg_n_0_[4]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.296     6.552 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422     8.973    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.503 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.503    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.209ns  (logic 4.450ns (61.727%)  route 2.759ns (38.273%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=2, routed)           0.682     6.256    FSM_onehot_estado_actual_reg_n_0_[4]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.324     6.580 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.077     8.656    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.363 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.363    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 error_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.457ns (70.260%)  route 0.617ns (29.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  error_flag_reg/Q
                         net (fo=3, routed)           0.108     1.723    error_flag
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.048     1.771 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.280    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     3.548 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.548    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.417ns (65.761%)  route 0.738ns (34.239%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  error_flag_reg/Q
                         net (fo=3, routed)           0.108     1.723    error_flag
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.768 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.398    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.628 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.628    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 2.056ns (38.418%)  route 3.296ns (61.582%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.440     2.891    btn_IBUF[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.154     3.045 r  FSM_onehot_estado_actual[4]_i_6/O
                         net (fo=2, routed)           0.584     3.629    btn_pressed[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.327     3.956 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     4.615    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.739 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     5.352    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 2.056ns (38.418%)  route 3.296ns (61.582%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.440     2.891    btn_IBUF[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.154     3.045 r  FSM_onehot_estado_actual[4]_i_6/O
                         net (fo=2, routed)           0.584     3.629    btn_pressed[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.327     3.956 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     4.615    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.739 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     5.352    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 2.056ns (38.418%)  route 3.296ns (61.582%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.440     2.891    btn_IBUF[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.154     3.045 r  FSM_onehot_estado_actual[4]_i_6/O
                         net (fo=2, routed)           0.584     3.629    btn_pressed[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.327     3.956 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     4.615    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.739 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     5.352    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 2.056ns (38.418%)  route 3.296ns (61.582%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.440     2.891    btn_IBUF[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.154     3.045 r  FSM_onehot_estado_actual[4]_i_6/O
                         net (fo=2, routed)           0.584     3.629    btn_pressed[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.327     3.956 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     4.615    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.739 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     5.352    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 2.056ns (38.418%)  route 3.296ns (61.582%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.440     2.891    btn_IBUF[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.154     3.045 r  FSM_onehot_estado_actual[4]_i_6/O
                         net (fo=2, routed)           0.584     3.629    btn_pressed[3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.327     3.956 r  FSM_onehot_estado_actual[4]_i_2/O
                         net (fo=2, routed)           0.660     4.615    FSM_onehot_estado_actual[4]_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.739 r  FSM_onehot_estado_actual[4]_i_1/O
                         net (fo=5, routed)           0.613     5.352    FSM_onehot_estado_actual[4]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            error_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.745ns  (logic 1.823ns (38.424%)  route 2.922ns (61.576%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.385     2.836    btn_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  FSM_onehot_estado_actual[4]_i_3/O
                         net (fo=2, routed)           0.872     3.832    btn_pressed[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124     3.956 r  error_flag_i_2/O
                         net (fo=1, routed)           0.665     4.621    error_flag_i_2_n_0
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.745 r  error_flag_i_1/O
                         net (fo=1, routed)           0.000     4.745    error_flag_i_1_n_0
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            btn_prev_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 1.451ns (56.675%)  route 1.109ns (43.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           1.109     2.561    btn_IBUF[3]
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            btn_prev_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 1.451ns (56.943%)  route 1.097ns (43.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.097     2.548    btn_IBUF[1]
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.491ns  (logic 1.441ns (57.867%)  route 1.049ns (42.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=10, routed)          1.049     2.491    rst_IBUF
    SLICE_X0Y14          FDPE                                         f  FSM_onehot_estado_actual_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.491ns  (logic 1.441ns (57.867%)  route 1.049ns (42.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=10, routed)          1.049     2.491    rst_IBUF
    SLICE_X0Y14          FDCE                                         f  FSM_onehot_estado_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn_prev_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.221ns (42.886%)  route 0.294ns (57.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.294     0.514    btn_IBUF[0]
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            btn_prev_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.222ns (38.686%)  route 0.352ns (61.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           0.352     0.574    btn_IBUF[2]
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_prev_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.210ns (33.818%)  route 0.410ns (66.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.410     0.620    rst_IBUF
    SLICE_X1Y14          FDCE                                         f  btn_prev_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_prev_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.210ns (33.818%)  route 0.410ns (66.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.410     0.620    rst_IBUF
    SLICE_X1Y14          FDCE                                         f  btn_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_prev_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.210ns (33.818%)  route 0.410ns (66.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.410     0.620    rst_IBUF
    SLICE_X1Y14          FDCE                                         f  btn_prev_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            btn_prev_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.210ns (33.818%)  route 0.410ns (66.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.410     0.620    rst_IBUF
    SLICE_X1Y14          FDCE                                         f  btn_prev_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  btn_prev_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            error_flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.210ns (33.818%)  route 0.410ns (66.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.410     0.620    rst_IBUF
    SLICE_X1Y14          FDCE                                         f  error_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  error_flag_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.582%)  route 0.414ns (66.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.414     0.624    rst_IBUF
    SLICE_X0Y14          FDPE                                         f  FSM_onehot_estado_actual_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDPE                                         r  FSM_onehot_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.582%)  route 0.414ns (66.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.414     0.624    rst_IBUF
    SLICE_X0Y14          FDCE                                         f  FSM_onehot_estado_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_estado_actual_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.210ns (33.582%)  route 0.414ns (66.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=10, routed)          0.414     0.624    rst_IBUF
    SLICE_X0Y14          FDCE                                         f  FSM_onehot_estado_actual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  FSM_onehot_estado_actual_reg[2]/C





