[["Using Hybrid Branch Predictors to Improve Branch Prediction Accuracy in the Presence of Context Switches.", ["Marius Evers", "Po-Yung Chang", "Yale N. Patt"], "https://doi.org/10.1145/232973.232975", 9], ["An Analysis of Dynamic Branch Prediction Schemes on System Workloads.", ["Nicholas C. Gloy", "Cliff Young", "J. Bradley Chen", "Michael D. Smith"], "https://doi.org/10.1145/232973.232977", 10], ["Correlation and Aliasing in Dynamic Branch Predictors.", ["Stuart Sechrest", "Chih-Chieh Lee", "Trevor N. Mudge"], "https://doi.org/10.1145/232973.232978", 11], ["Decoupled Hardware Support for Distributed Shared Memory.", ["Steven K. Reinhardt", "Robert W. Pfile", "David A. Wood"], "https://doi.org/10.1145/232973.232979", 10], ["MGS: A Multigrain Shared Memory System.", ["Donald Yeung", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/232973.232980", 12], ["COMA: An Opportunity for Building Fault-Tolerant Scalable Shared Memory Multiprocessors.", ["Christine Morin", "Alain Gefflaut", "Michel Banatre", "Anne-Marie Kermarrec"], "https://doi.org/10.1145/232973.232981", 10], ["Evaluation of Design Alternatives for a Multiprocessor Microprocessor.", ["Basem A. Nayfeh", "Lance Hammond", "Kunle Olukotun"], "https://doi.org/10.1145/232973.232982", 11], ["Memory Bandwidth Limitations of Future Microprocessors.", ["Doug Burger", "James R. Goodman", "Alain Kagi"], "https://doi.org/10.1145/232973.232983", 12], ["Missing the Memory Wall: The Case for Processor/Memory Integration.", ["Ashley Saulsbury", "Fong Pong", "Andreas Nowatzyk"], "https://doi.org/10.1145/232973.232984", 12], ["Don't Use the Page Number, But a Pointer To It.", ["Andre Seznec"], "https://doi.org/10.1145/232973.232985", 10], ["The Difference-bit Cache.", ["Toni Juan", "Tomas Lang", "Juan J. Navarro"], "https://doi.org/10.1145/232973.232986", 7], ["Understanding Application Performance on Shared Virtual Memory Systems.", ["Liviu Iftode", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/232973.232987", 12], ["Application and Architectural Bottlenecks in Large Scale Distributed Shared Memory Machines.", ["Chris Holt", "Jaswinder Pal Singh", "John L. Hennessy"], "https://doi.org/10.1145/232973.232988", 12], ["Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors.", ["Kenneth M. Wilson", "Kunle Olukotun", "Mendel Rosenblum"], "https://doi.org/10.1145/232973.232989", 11], ["High-Bandwidth Address Translation for Multiple-Issue Processors.", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/232973.232990", 10], ["DCD - Disk Caching Disk: A New Approach for Boosting I/O Performance.", ["Yiming Hu", "Qing Yang"], "https://doi.org/10.1145/232973.232991", 10], ["Polling Watchdog: Combining Polling and Interrupts for Efficient Message Handling.", ["Olivier Maquelin", "Guang R. Gao", "Herbert H. J. Hum", "Kevin B. Theobald", "Xinmin Tian"], "https://doi.org/10.1145/232973.232992", 10], ["Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor.", ["Dean M. Tullsen", "Susan J. Eggers", "Joel S. Emer", "Henry M. Levy", "Jack L. Lo", "Rebecca L. Stamm"], "https://doi.org/10.1145/232973.232993", 12], ["Evaluation of Multithreaded Uniprocessors for Commercial Application Environments.", ["Richard J. Eickemeyer", "Ross E. Johnson", "Steven R. Kunkel", "Mark S. Squillante", "Shiafun Liu"], "https://doi.org/10.1145/232973.232994", 10], ["Performance Comparison of ILP Machines with Cycle Time Evaluation.", ["Tetsuya Hara", "Hideki Ando", "Chikako Nakanishi", "Masao Nakaya"], "https://doi.org/10.1145/232973.232995", 12], ["Rotating Combined Queueing (RCQ): Bandwidth and Latency Guarantees in Low-Cost, High-Performance Networks.", ["Jae H. Kim", "Andrew A. Chien"], "https://doi.org/10.1145/232973.232996", 11], ["A Router Architecture for Real-Time Point-to-Point Networks.", ["Jennifer Rexford", "John Hall", "Kang G. Shin"], "https://doi.org/10.1145/232973.232998", 10], ["Coherent Network Interfaces for Fine-Grain Communication.", ["Shubhendu S. Mukherjee", "Babak Falsafi", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1145/232973.232999", 12], ["Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors.", ["Mark Horowitz", "Margaret Martonosi", "Todd C. Mowry", "Michael D. Smith"], "https://doi.org/10.1145/232973.233000", 11], ["Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses.", ["Chun Xia", "Josep Torrellas"], "https://doi.org/10.1145/232973.233001", 12], ["Compiler and Hardware Support for Cache Coherence in Large-Scale Multiprocessors: Design Considerations and Performance Study.", ["Lynn Choi", "Pen-Chung Yew"], "https://doi.org/10.1145/232973.233002", 12], ["Early Experience with Message-Passing on the SHRIMP Multicomputer.", ["Edward W. Felten", "Richard Alpert", "Angelos Bilas", "Matthias A. Blumrich", "Douglas W. Clark", "Stefanos N. Damianakis", "Cezary Dubnicki", "Liviu Iftode", "Kai Li"], "https://doi.org/10.1145/232973.233004", 12], ["STiNG: A CC-NUMA Computer System for the Commercial Marketplace.", ["Tom Lovett", "Russell M. Clapp"], "https://doi.org/10.1145/232973.233006", 10]]