<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.285604</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0xdad330: i16 = rotl 0xdaacf8, 0xdaaf00
  0xdaacf8: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0xc4d7b8, 0xdad190, undef:i64
    0xdad190: i64 = add 0xdab240, 0xdad128
      0xdab240: i64 = bitcast 0xdab038
        0xdab038: v2i32 = BUILD_VECTOR 0xdaae30, 0xdaafd0
          0xdaae30: i32 = extract_vector_elt 0xdad468, Constant:i32&lt;2&gt;
            0xdad468: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xc4d7b8, 0xdab1d8, undef:i64
              0xdab1d8: i64 = AssertAlign 0xdab580
                0xdab580: i64,ch = CopyFromReg 0xc4d7b8, Register:i64 %3
                  0xdacc48: i64 = Register %3
              0xdaac28: i64 = undef
            0xdab448: i32 = Constant&lt;2&gt;
          0xdaafd0: i32 = extract_vector_elt 0xdad468, Constant:i32&lt;3&gt;
            0xdad468: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xc4d7b8, 0xdab1d8, undef:i64
              0xdab1d8: i64 = AssertAlign 0xdab580
                0xdab580: i64,ch = CopyFromReg 0xc4d7b8, Register:i64 %3
                  0xdacc48: i64 = Register %3
              0xdaac28: i64 = undef
            0xdaaf68: i32 = Constant&lt;3&gt;
      0xdad128: i64 = shl 0xdaabc0, Constant:i32&lt;1&gt;
        0xdaabc0: i64,i1 = MAD_U64_U32 0xdab8c0, 0xdab0a0, 0xdacff0
          0xdab8c0: i32 = and 0xdab7f0, Constant:i32&lt;65535&gt;
            0xdab7f0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xc4d7b8, 0xdab788, undef:i64
              0xdab788: i64 = add nuw 0xdab6b8, Constant:i64&lt;4&gt;
                0xdab6b8: i64 = AssertAlign 0xdad608
                  0xdad608: i64,ch = CopyFromReg 0xc4d7b8, Register:i64 %2

                0xdab720: i64 = Constant&lt;4&gt;
              0xdaac28: i64 = undef
            0xdab858: i32 = Constant&lt;65535&gt;
          0xdab0a0: i32,ch = CopyFromReg 0xc4d7b8, Register:i32 %4
            0xdacd80: i32 = Register %4
          0xdacff0: i64 = add nuw nsw 0xdaadc8, 0xdacf88
            0xdaadc8: i64 = zero_extend 0xdad2c8
              0xdad2c8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xc4d7b8, 0xdab9f8, undef:i64
                0xdab9f8: i64 = add 0xdacb10, Constant:i64&lt;28&gt;
                  0xdacb10: i64 = AssertAlign 0xdab580

                  0xdad5a0: i64 = Constant&lt;28&gt;
                0xdaac28: i64 = undef
            0xdacf88: i64 = zero_extend 0xdacd18
              0xdacd18: i32 = AssertZext 0xdab518, ValueType:ch:i10
                0xdab518: i32,ch = CopyFromReg 0xc4d7b8, Register:i32 %0
                  0xdace50: i32 = Register %0
        0xdab378: i32 = Constant&lt;1&gt;
    0xdaac28: i64 = undef
  0xdaaf00: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0xc4d7b8, 0xdad260, undef:i64
    0xdad260: i64 = add 0xdaad60, 0xdad128
      0xdaad60: i64 = bitcast 0xdab4b0
        0xdab4b0: v2i32 = BUILD_VECTOR 0xdacb78, 0xdab3e0
          0xdacb78: i32 = extract_vector_elt 0xdaac90, Constant:i32&lt;0&gt;
            0xdaac90: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xc4d7b8, 0xdaab58, undef:i64
              0xdaab58: i64 = add nuw 0xdab1d8, Constant:i64&lt;16&gt;
                0xdab1d8: i64 = AssertAlign 0xdab580
                  0xdab580: i64,ch = CopyFromReg 0xc4d7b8, Register:i64 %3

                0xdaaaf0: i64 = Constant&lt;16&gt;
              0xdaac28: i64 = undef
            0xdab2a8: i32 = Constant&lt;0&gt;
          0xdab3e0: i32 = extract_vector_elt 0xdaac90, Constant:i32&lt;1&gt;
            0xdaac90: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xc4d7b8, 0xdaab58, undef:i64
              0xdaab58: i64 = add nuw 0xdab1d8, Constant:i64&lt;16&gt;
                0xdab1d8: i64 = AssertAlign 0xdab580
                  0xdab580: i64,ch = CopyFromReg 0xc4d7b8, Register:i64 %3

                0xdaaaf0: i64 = Constant&lt;16&gt;
              0xdaac28: i64 = undef
            0xdab378: i32 = Constant&lt;1&gt;
      0xdad128: i64 = shl 0xdaabc0, Constant:i32&lt;1&gt;
        0xdaabc0: i64,i1 = MAD_U64_U32 0xdab8c0, 0xdab0a0, 0xdacff0
          0xdab8c0: i32 = and 0xdab7f0, Constant:i32&lt;65535&gt;
            0xdab7f0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xc4d7b8, 0xdab788, undef:i64
              0xdab788: i64 = add nuw 0xdab6b8, Constant:i64&lt;4&gt;
                0xdab6b8: i64 = AssertAlign 0xdad608
                  0xdad608: i64,ch = CopyFromReg 0xc4d7b8, Register:i64 %2

                0xdab720: i64 = Constant&lt;4&gt;
              0xdaac28: i64 = undef
            0xdab858: i32 = Constant&lt;65535&gt;
          0xdab0a0: i32,ch = CopyFromReg 0xc4d7b8, Register:i32 %4
            0xdacd80: i32 = Register %4
          0xdacff0: i64 = add nuw nsw 0xdaadc8, 0xdacf88
            0xdaadc8: i64 = zero_extend 0xdad2c8
              0xdad2c8: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xc4d7b8, 0xdab9f8, undef:i64
                0xdab9f8: i64 = add 0xdacb10, Constant:i64&lt;28&gt;
                  0xdacb10: i64 = AssertAlign 0xdab580

                  0xdad5a0: i64 = Constant&lt;28&gt;
                0xdaac28: i64 = undef
            0xdacf88: i64 = zero_extend 0xdacd18
              0xdacd18: i32 = AssertZext 0xdab518, ValueType:ch:i10
                0xdab518: i32,ch = CopyFromReg 0xc4d7b8, Register:i32 %0
                  0xdace50: i32 = Register %0
        0xdab378: i32 = Constant&lt;1&gt;
    0xdaac28: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
