# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ultrasound_beamformer.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ultrasound_beamformer.gen/sources_1/bd/system/ipshared/34f8/hdl" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../ultrasound_beamformer.gen/sources_1/ip/tx1_delay_profile_rom/sim/tx1_delay_profile_rom.v" \
"../../../../ultrasound_beamformer.gen/sources_1/ip/tx0_delay_profile_rom/sim/tx0_delay_profile_rom.v" \
"../../../../ultrasound_beamformer.srcs/sources_1/new/delay_profile_module.v" \
"../../../../ultrasound_beamformer.srcs/sources_1/new/delay_profile_module_test.v" \
"../../../../ultrasound_beamformer.srcs/sim_1/new/delay_profile_module_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
