
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 555.664 ; gain = 182.945
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chopram/Downloads/aprilfools'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/chopram/Downloads/aprilfools' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_mmult_0_0/design_1_mmult_0_0.dcp' for cell 'design_1_i/mmult_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 1072.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/bd_48ac_sarn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/bd_48ac_srn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:85]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:107]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc:107]
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/bd_48ac_sawn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/bd_48ac_swn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/bd_48ac_swn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/bd_48ac_sbn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/bd_48ac_sbn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/bd_48ac_sawn_1_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/bd_48ac_sawn_1_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/bd_48ac_swn_1_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/bd_48ac_swn_1_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/bd_48ac_sbn_1_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/bd_48ac_sbn_1_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/bd_48ac_m00arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/bd_48ac_m00arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/bd_48ac_m00rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/bd_48ac_m00rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/bd_48ac_m00awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/bd_48ac_m00awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/bd_48ac_m00wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/bd_48ac_m00wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/bd_48ac_m00bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/bd_48ac_m00bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/bd_48ac_m01arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/bd_48ac_m01arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/bd_48ac_m01rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/bd_48ac_m01rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/bd_48ac_m01awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/bd_48ac_m01awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/bd_48ac_m01wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/bd_48ac_m01wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/bd_48ac_m01bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/bd_48ac_m01bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/bd_48ac_m02arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/bd_48ac_m02arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/bd_48ac_m02rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/bd_48ac_m02rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/bd_48ac_m02awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_40/bd_48ac_m02awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/bd_48ac_m02wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_41/bd_48ac_m02wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/bd_48ac_m02bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_42/bd_48ac_m02bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 94 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-1687] 1003 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1834.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 170 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

The system cannot find the path specified.
21 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1834.188 ; gain = 1235.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.188 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f8423d19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1834.188 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f8423d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2176.137 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f8423d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2176.137 ; gain = 0.000
Phase 1 Initialization | Checksum: f8423d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2176.137 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f8423d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 2176.137 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f8423d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 2176.137 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: f8423d19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 2176.137 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 25 pins
INFO: [Opt 31-138] Pushed 25 inverter(s) to 182 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 21502613b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.747 . Memory (MB): peak = 2176.137 ; gain = 0.000
Retarget | Checksum: 21502613b
INFO: [Opt 31-389] Phase Retarget created 55 cells and removed 112 cells
INFO: [Opt 31-1021] In phase Retarget, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 21af25943

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.974 . Memory (MB): peak = 2176.137 ; gain = 0.000
Constant propagation | Checksum: 21af25943
INFO: [Opt 31-389] Phase Constant propagation created 185 cells and removed 544 cells
INFO: [Opt 31-1021] In phase Constant propagation, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a2fbb17b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2176.137 ; gain = 0.000
Sweep | Checksum: 1a2fbb17b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1377 cells
INFO: [Opt 31-1021] In phase Sweep, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a2fbb17b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2176.137 ; gain = 0.000
BUFG optimization | Checksum: 1a2fbb17b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][66]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][69]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][70]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][0]_srl32__6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__2 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__5 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][10]_srl32__6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][11]_srl32__0 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][11]_srl32__1 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/mmult_0/U0/gmem_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[254][11]_srl32__2 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a2fbb17b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2176.137 ; gain = 0.000
Shift Register Optimization | Checksum: 1a2fbb17b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1a06123d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2176.137 ; gain = 0.000
Post Processing Netlist | Checksum: 1a06123d5
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 119f01762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.137 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2176.137 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 119f01762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.137 ; gain = 0.000
Phase 9 Finalization | Checksum: 119f01762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.137 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              55  |             112  |                                             92  |
|  Constant propagation         |             185  |             544  |                                             92  |
|  Sweep                        |               0  |            1377  |                                            115  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 119f01762

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2176.137 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2176.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1dcbc2311

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2341.176 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1dcbc2311

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2341.176 ; gain = 165.039

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: c3725a80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2341.176 ; gain = 0.000
Ending Final Cleanup Task | Checksum: c3725a80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2341.176 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2341.176 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c3725a80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2341.176 ; gain = 506.988
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.176 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2341.176 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2341.176 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 96e88d1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2341.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b8e56bc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 171413370

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 171413370

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 171413370

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22b3ceb58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fb93845a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fb93845a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b2f965ec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 581 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 237 nets or LUTs. Breaked 0 LUT, combined 237 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2341.176 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            237  |                   237  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            237  |                   237  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1733ac07d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: faaf3c86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 2 Global Placement | Checksum: faaf3c86

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ef3e8606

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ed0fd92

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102578987

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1688799d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 204233e0a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14cc3d556

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14a5531cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14a5531cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e543c3ab

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.141 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c44e51cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.737 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: c44e51cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.876 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: e543c3ab

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.141. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d9b906aa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2341.176 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d9b906aa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d9b906aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d9b906aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d9b906aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2341.176 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2341.176 ; gain = 0.000

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2341.176 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dcc96fc1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2341.176 ; gain = 0.000
Ending Placer Task | Checksum: 9ad4ed81

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2341.176 ; gain = 0.000
87 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.176 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2341.176 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2341.176 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2341.176 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2358.926 ; gain = 17.750
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2363.758 ; gain = 18.988
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.758 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2363.758 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2363.758 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2363.758 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2363.758 ; gain = 22.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3a036097 ConstDB: 0 ShapeSum: 60d18cea RouteDB: 0
Post Restoration Checksum: NetGraph: 9c7d9455 | NumContArr: 80c8a867 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a29831f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.727 ; gain = 50.289

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a29831f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.727 ; gain = 50.289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a29831f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2415.727 ; gain = 50.289
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 241c2a524

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2422.961 ; gain = 57.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.224  | TNS=0.000  | WHS=-0.350 | THS=-414.539|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11736
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11736
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268d1a704

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2425.949 ; gain = 60.512

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 268d1a704

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2425.949 ; gain = 60.512

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 26edb12fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2425.949 ; gain = 60.512
Phase 3 Initial Routing | Checksum: 26edb12fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2425.949 ; gain = 60.512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1080
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18d99044e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2426.461 ; gain = 61.023

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2820fd049

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.355 ; gain = 61.918

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2245d446b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.359 ; gain = 61.922
Phase 4 Rip-up And Reroute | Checksum: 2245d446b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.359 ; gain = 61.922

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2245d446b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.359 ; gain = 61.922

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2245d446b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.359 ; gain = 61.922
Phase 5 Delay and Skew Optimization | Checksum: 2245d446b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2427.359 ; gain = 61.922

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a4fcbd96

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2427.359 ; gain = 61.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19376aaf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2427.359 ; gain = 61.922
Phase 6 Post Hold Fix | Checksum: 19376aaf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2427.359 ; gain = 61.922

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.35952 %
  Global Horizontal Routing Utilization  = 7.1767 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19376aaf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2427.359 ; gain = 61.922

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19376aaf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2429.410 ; gain = 63.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18911310a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2429.410 ; gain = 63.973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.556  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18911310a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2429.410 ; gain = 63.973
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 181314b12

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2429.410 ; gain = 63.973
Ending Routing Task | Checksum: 181314b12

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2429.410 ; gain = 63.973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2429.410 ; gain = 65.652
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2477.281 ; gain = 47.871
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2528.551 ; gain = 16.508
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2537.691 ; gain = 19.734
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2537.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2537.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2537.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2537.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2537.691 ; gain = 25.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/chopram/Downloads/aprilfools_vivado/aprilfools_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 14:16:16 2025...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 998.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1157.320 ; gain = 6.223
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1773.188 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1773.188 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1773.188 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.188 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1773.188 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1773.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1773.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1773.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 131 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

The system cannot find the path specified.
INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1774.453 ; gain = 1401.137
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 2292.641 ; gain = 501.348
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 14:18:05 2025...
