Verilator Statistics Report

Information:
  Verilator 4.204 2021-06-12 rev v4.204
  Arguments: --cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/yuyake/oscpu/projects/cpu_diff/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/yuyake/oscpu/difftest/src/test/csrc/verilator -I/home/yuyake/oscpu/difftest/src/test/csrc/common -I/home/yuyake/oscpu/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/yuyake/oscpu/projects/cpu_diff/build/emu -Mdir /home/yuyake/oscpu/projects/cpu_diff/build/emu-compile /home/yuyake/oscpu/projects/cpu_diff/build/SimTop.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ref.v /home/yuyake/oscpu/difftest/src/test/csrc/verilator/emu.cpp /home/yuyake/oscpu/difftest/src/test/csrc/verilator/main.cpp /home/yuyake/oscpu/difftest/src/test/csrc/verilator/snapshot.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/keyboard.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/ram.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/common.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/sdcard.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/uart.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/axi4.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/flash.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/vga.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/device.cpp /home/yuyake/oscpu/difftest/src/test/csrc/common/compress.cpp /home/yuyake/oscpu/difftest/src/test/csrc/difftest/goldenmem.cpp /home/yuyake/oscpu/difftest/src/test/csrc/difftest/difftest.cpp /home/yuyake/oscpu/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/yuyake/oscpu/difftest/src/test/csrc/difftest/ref.cpp /home/yuyake/oscpu/difftest/src/test/csrc/difftest/interface.cpp

Global Statistics:

  Assertions, assert immediate statements                   0
  Assertions, assert non-immediate statements               0
  Assertions, cover statements                              0
  Assertions, full/parallel case                            0
  Optimizations, Cases complex                              1
  Optimizations, Cases parallelized                         0
  Optimizations, Clocker decomposed vectors                 0
  Optimizations, Clocker seen vectors                       0
  Optimizations, Combined CFuncs                            0
  Optimizations, Const bit op reduction                    40
  Optimizations, Const bit op reduction                     0
  Optimizations, Delayed shared-sets                       61
  Optimizations, Gate assign merged                         0
  Optimizations, Gate inputs replaced                     310
  Optimizations, Gate sigs deduped                          0
  Optimizations, Gate sigs deleted                        211
  Optimizations, Inline unsupported                         0
  Optimizations, Inlined instances                         11
  Optimizations, Lifetime assign deletions                  0
  Optimizations, Lifetime constant prop                     0
  Optimizations, Lifetime postassign deletions              8
  Optimizations, MergeCond longest merge                    3
  Optimizations, MergeCond merged items                     6
  Optimizations, MergeCond merges                           2
  Optimizations, Prelim static constants extracted          0
  Optimizations, Prelim static constants reused             0
  Optimizations, Reloop iterations                          0
  Optimizations, Reloops                                    0
  Optimizations, Split always                               9
  Optimizations, Split always                               0
  Optimizations, Substituted temps                          1
  Optimizations, Tables created                             0
  Optimizations, Unrolled Iterations                       32
  Optimizations, Unrolled Loops                             1
  Optimizations, Vars localized                            41
  Optimizations, expand limited                             0
  Optimizations, expand wide words                          0
  Optimizations, expand wides                               0
  Optimizations, isolate_assignments blocks                 0
  SplitVar, Split packed variables                          0
  SplitVar, Split unpacked arrays                           0
  Tracing, Ignored signals                                  1
  Tracing, Traced signals                                 212
  Tracing, Unique changing signals                          0
  Tracing, Unique trace codes                             386
  Tracing, Unique traced signals                           86
  Tristate, Tristate resolved nets                          0
  Unknowns, variables created                               0
  Warnings, Suppressed DECLFILENAME                         3
  Warnings, Suppressed UNDRIVEN                             4
  Warnings, Suppressed UNUSED                              10
  Warnings, Suppressed WIDTH                                2

Performance Statistics:

  Stage, Elapsed time (sec), 001_cells               0.000000
  Stage, Elapsed time (sec), 002_linkparse           0.000468
  Stage, Elapsed time (sec), 003_linkdot             0.000664
  Stage, Elapsed time (sec), 004_linkresolve         0.000096
  Stage, Elapsed time (sec), 005_linklvalue          0.000049
  Stage, Elapsed time (sec), 006_link                0.000037
  Stage, Elapsed time (sec), 007_linkInc             0.000051
  Stage, Elapsed time (sec), 008_param               0.000890
  Stage, Elapsed time (sec), 009_paramlink           0.000378
  Stage, Elapsed time (sec), 010_deadModules         0.000121
  Stage, Elapsed time (sec), 011_width               0.000792
  Stage, Elapsed time (sec), 012_widthcommit         0.000182
  Stage, Elapsed time (sec), 013_const               0.000068
  Stage, Elapsed time (sec), 014_assertpre           0.000404
  Stage, Elapsed time (sec), 015_assert              0.000059
  Stage, Elapsed time (sec), 016_wraptop             0.000018
  Stage, Elapsed time (sec), 017_const               0.000127
  Stage, Elapsed time (sec), 018_split_var           0.000062
  Stage, Elapsed time (sec), 019_split_var           0.000012
  Stage, Elapsed time (sec), 020_dearray             0.000044
  Stage, Elapsed time (sec), 021_linkdot             0.000398
  Stage, Elapsed time (sec), 022_begin               0.000089
  Stage, Elapsed time (sec), 023_tristate            0.000167
  Stage, Elapsed time (sec), 024_unknown             0.000124
  Stage, Elapsed time (sec), 025_inline              0.000929
  Stage, Elapsed time (sec), 026_linkdot             0.000330
  Stage, Elapsed time (sec), 027_const               0.000090
  Stage, Elapsed time (sec), 028_deadDtypes          0.000077
  Stage, Elapsed time (sec), 029_inst                0.000019
  Stage, Elapsed time (sec), 030_const               0.000043
  Stage, Elapsed time (sec), 031_scope               0.000728
  Stage, Elapsed time (sec), 032_linkdot             0.000247
  Stage, Elapsed time (sec), 033_class               0.000026
  Stage, Elapsed time (sec), 034_const               0.000053
  Stage, Elapsed time (sec), 035_deadDtypesScoped    0.000089
  Stage, Elapsed time (sec), 036_case                0.000100
  Stage, Elapsed time (sec), 037_task                0.000482
  Stage, Elapsed time (sec), 038_name                0.000120
  Stage, Elapsed time (sec), 039_unroll              0.000050
  Stage, Elapsed time (sec), 040_slice               0.000081
  Stage, Elapsed time (sec), 041_const               0.000070
  Stage, Elapsed time (sec), 042_life                0.000062
  Stage, Elapsed time (sec), 043_table               0.000069
  Stage, Elapsed time (sec), 044_const               0.000094
  Stage, Elapsed time (sec), 045_deadDtypesScoped    0.000108
  Stage, Elapsed time (sec), 046_active              0.000074
  Stage, Elapsed time (sec), 047_split               0.000186
  Stage, Elapsed time (sec), 048_splitas             0.000046
  Stage, Elapsed time (sec), 049_tracedecl           0.000235
  Stage, Elapsed time (sec), 050_gate                0.000630
  Stage, Elapsed time (sec), 051_const               0.000079
  Stage, Elapsed time (sec), 052_deadAllScoped       0.000110
  Stage, Elapsed time (sec), 053_reorder             0.000121
  Stage, Elapsed time (sec), 054_delayed             0.000119
  Stage, Elapsed time (sec), 055_activetop           0.000126
  Stage, Elapsed time (sec), 056_order               0.001299
  Stage, Elapsed time (sec), 057_genclk              0.000105
  Stage, Elapsed time (sec), 058_clock               0.000078
  Stage, Elapsed time (sec), 059_const               0.000089
  Stage, Elapsed time (sec), 060_life                0.000099
  Stage, Elapsed time (sec), 061_life_post           0.000174
  Stage, Elapsed time (sec), 062_const               0.000086
  Stage, Elapsed time (sec), 063_deadAllScoped       0.000108
  Stage, Elapsed time (sec), 064_changed             0.000061
  Stage, Elapsed time (sec), 065_trace               0.000527
  Stage, Elapsed time (sec), 066_descope             0.000767
  Stage, Elapsed time (sec), 067_localize            0.000159
  Stage, Elapsed time (sec), 068_combine             0.000173
  Stage, Elapsed time (sec), 069_const               0.000100
  Stage, Elapsed time (sec), 070_deadAll             0.000100
  Stage, Elapsed time (sec), 071_clean               0.000293
  Stage, Elapsed time (sec), 072_premit              0.000141
  Stage, Elapsed time (sec), 073_expand              0.000127
  Stage, Elapsed time (sec), 074_const_cpp           0.000201
  Stage, Elapsed time (sec), 075_subst               0.000068
  Stage, Elapsed time (sec), 076_const_cpp           0.000096
  Stage, Elapsed time (sec), 077_deadAll             0.000096
  Stage, Elapsed time (sec), 078_merge_cond          0.000053
  Stage, Elapsed time (sec), 079_reloop              0.000051
  Stage, Elapsed time (sec), 080_depth               0.000088
  Stage, Elapsed time (sec), 081_cast                0.000172
  Stage, Elapsed time (sec), 082_cuse                0.000093
  Stage, Memory (MB), 001_cells                     17.738281
  Stage, Memory (MB), 002_linkparse                 17.738281
  Stage, Memory (MB), 003_linkdot                   17.738281
  Stage, Memory (MB), 004_linkresolve               17.738281
  Stage, Memory (MB), 005_linklvalue                17.738281
  Stage, Memory (MB), 006_link                      17.738281
  Stage, Memory (MB), 007_linkInc                   17.738281
  Stage, Memory (MB), 008_param                     18.375000
  Stage, Memory (MB), 009_paramlink                 18.375000
  Stage, Memory (MB), 010_deadModules               18.375000
  Stage, Memory (MB), 011_width                     18.375000
  Stage, Memory (MB), 012_widthcommit               18.375000
  Stage, Memory (MB), 013_const                     18.375000
  Stage, Memory (MB), 014_assertpre                 18.375000
  Stage, Memory (MB), 015_assert                    18.375000
  Stage, Memory (MB), 016_wraptop                   18.375000
  Stage, Memory (MB), 017_const                     18.375000
  Stage, Memory (MB), 018_split_var                 18.375000
  Stage, Memory (MB), 019_split_var                 18.375000
  Stage, Memory (MB), 020_dearray                   18.375000
  Stage, Memory (MB), 021_linkdot                   18.375000
  Stage, Memory (MB), 022_begin                     18.375000
  Stage, Memory (MB), 023_tristate                  18.375000
  Stage, Memory (MB), 024_unknown                   18.375000
  Stage, Memory (MB), 025_inline                    19.375000
  Stage, Memory (MB), 026_linkdot                   19.375000
  Stage, Memory (MB), 027_const                     19.375000
  Stage, Memory (MB), 028_deadDtypes                19.375000
  Stage, Memory (MB), 029_inst                      19.375000
  Stage, Memory (MB), 030_const                     19.375000
  Stage, Memory (MB), 031_scope                     19.375000
  Stage, Memory (MB), 032_linkdot                   19.375000
  Stage, Memory (MB), 033_class                     19.375000
  Stage, Memory (MB), 034_const                     19.375000
  Stage, Memory (MB), 035_deadDtypesScoped          19.375000
  Stage, Memory (MB), 036_case                      19.375000
  Stage, Memory (MB), 037_task                      19.375000
  Stage, Memory (MB), 038_name                      19.375000
  Stage, Memory (MB), 039_unroll                    19.375000
  Stage, Memory (MB), 040_slice                     19.375000
  Stage, Memory (MB), 041_const                     19.375000
  Stage, Memory (MB), 042_life                      19.375000
  Stage, Memory (MB), 043_table                     19.375000
  Stage, Memory (MB), 044_const                     19.375000
  Stage, Memory (MB), 045_deadDtypesScoped          19.375000
  Stage, Memory (MB), 046_active                    19.375000
  Stage, Memory (MB), 047_split                     19.375000
  Stage, Memory (MB), 048_splitas                   19.375000
  Stage, Memory (MB), 049_tracedecl                 19.375000
  Stage, Memory (MB), 050_gate                      19.375000
  Stage, Memory (MB), 051_const                     19.375000
  Stage, Memory (MB), 052_deadAllScoped             19.375000
  Stage, Memory (MB), 053_reorder                   19.375000
  Stage, Memory (MB), 054_delayed                   19.375000
  Stage, Memory (MB), 055_activetop                 19.375000
  Stage, Memory (MB), 056_order                     19.375000
  Stage, Memory (MB), 057_genclk                    19.375000
  Stage, Memory (MB), 058_clock                     19.375000
  Stage, Memory (MB), 059_const                     19.375000
  Stage, Memory (MB), 060_life                      19.375000
  Stage, Memory (MB), 061_life_post                 19.375000
  Stage, Memory (MB), 062_const                     19.375000
  Stage, Memory (MB), 063_deadAllScoped             19.375000
  Stage, Memory (MB), 064_changed                   19.375000
  Stage, Memory (MB), 065_trace                     19.375000
  Stage, Memory (MB), 066_descope                   20.375000
  Stage, Memory (MB), 067_localize                  20.375000
  Stage, Memory (MB), 068_combine                   20.375000
  Stage, Memory (MB), 069_const                     20.375000
  Stage, Memory (MB), 070_deadAll                   20.375000
  Stage, Memory (MB), 071_clean                     20.375000
  Stage, Memory (MB), 072_premit                    20.375000
  Stage, Memory (MB), 073_expand                    20.375000
  Stage, Memory (MB), 074_const_cpp                 20.375000
  Stage, Memory (MB), 075_subst                     20.375000
  Stage, Memory (MB), 076_const_cpp                 20.375000
  Stage, Memory (MB), 077_deadAll                   20.375000
  Stage, Memory (MB), 078_merge_cond                20.375000
  Stage, Memory (MB), 079_reloop                    20.375000
  Stage, Memory (MB), 080_depth                     20.375000
  Stage, Memory (MB), 081_cast                      20.375000
  Stage, Memory (MB), 082_cuse                      20.375000

Stage Statistics:
  Stat                                                       Link       PreOrder   Scoped     Final      Final_Fast
  --------                                                   -------    -------    -------    -------    -------  

  Branch prediction,                                              18          9         12         13         11
  Branch prediction, VL_UNLIKELY                                                         4          8

  Instruction count, TOTAL                                      2124      42174      44505      44469       2165
  Instruction count, fast critical                                 0      16010      20210      20206       2080

  Node count, ACTIVE                                                         18
  Node count, ADD                                                  5          5          5          5          2
  Node count, ALWAYS                                              20         13
  Node count, ALWAYSPOST                                                      2
  Node count, AND                                                  9         78         82        163         54
  Node count, ARG                                                214
  Node count, ARRAYSEL                                                      426        477        477        229
  Node count, ASSIGN                                              11         79         92        102         77
  Node count, ASSIGNDLY                                           49         54         54         54         12
  Node count, ASSIGNPOST                                                     11          3          3          3
  Node count, ASSIGNPRE                                                      15          7          7          7
  Node count, ASSIGNW                                             28        148        146        142         69
  Node count, ATTROF                                             104
  Node count, BASICDTYPE                                         554         20         21         31
  Node count, BEGIN                                               39
  Node count, CASE                                                 1
  Node count, CASEITEM                                             2
  Node count, CCALL                                                           9         16         16         10
  Node count, CCAST                                                                               252        102
  Node count, CELL                                                10          1          1          1
  Node count, CFILE                                                                                12
  Node count, CFUNC                                                          34         50         53         10
  Node count, CHANGEDET                                                                  1          1
  Node count, CMATH                                                           5          5          5          1
  Node count, COMMENT                                                         1          1          1
  Node count, CONCAT                                              13          5          4
  Node count, COND                                                21        150        133        127         47
  Node count, CONST                                              832       1052       1005        908        426
  Node count, CRESET                                                                               37
  Node count, CRETURN                                                                    1          1
  Node count, CSTMT                                                         447        454        460        224
  Node count, CUSE                                                                                  3
  Node count, EQ                                                  37         65         65         67         33
  Node count, EXTEND                                                         35         29
  Node count, FUNC                                                 3
  Node count, FUNCREF                                              3
  Node count, GENFOR                                               1
  Node count, IF                                                  18          9         16         21         11
  Node count, LOGAND                                               3
  Node count, LT                                                   1
  Node count, MODULE                                              19          1          1          1
  Node count, NEGATE                                                                                4          1
  Node count, NEQ                                                  5          6          6          6          3
  Node count, NETLIST                                              1          1          1          1
  Node count, NOT                                                  9         16         20          6          2
  Node count, OR                                                   1          2          4         14          5
  Node count, PACKAGE                                              1          1          1          1
  Node count, PARSEREF                                           130
  Node count, PIN                                                152
  Node count, PORT                                               118
  Node count, RANGE                                              267          4          5          5
  Node count, REPLICATE                                            6          5          4
  Node count, SCOPE                                                           2          2          2
  Node count, SEL                                                           132        117
  Node count, SELBIT                                              95
  Node count, SELEXTRACT                                           9
  Node count, SENITEM                                             17          5
  Node count, SENTREE                                             17          5
  Node count, SHIFTL                                                                                8          3
  Node count, SHIFTR                                               1          3          4         44          9
  Node count, SUB                                                  2          3          4          4          1
  Node count, TASK                                                13
  Node count, TASKREF                                             12
  Node count, TEXT                                                          452        459        465        225
  Node count, TOPSCOPE                                                        1          1          1
  Node count, TRACEDECL                                                     212        212        212
  Node count, TRACEINC                                                                 165        165
  Node count, TYPETABLE                                            1          1          1          1
  Node count, UNPACKARRAYDTYPE                                     4          4          5          5
  Node count, VAR                                                538        518        512        512        150
  Node count, VARREF                                             510       1071       1068       1111        462
  Node count, VARSCOPE                                                      303        297

  Node pairs, ACTIVE_ALWAYS                                                   2
  Node pairs, ACTIVE_ALWAYSPOST                                               2
  Node pairs, ACTIVE_ASSIGNPRE                                               11
  Node pairs, ACTIVE_ASSIGNW                                                  2
  Node pairs, ADD_CCAST                                                                             1
  Node pairs, ADD_COND                                                        4          4          4          2
  Node pairs, ADD_CONST                                            3          2          2          2          1
  Node pairs, ADD_EXTEND                                                      1          1
  Node pairs, ADD_VARREF                                           7          3          3          3          1
  Node pairs, ALWAYSPOST_IF                                                   2
  Node pairs, ALWAYS_ASSIGN                                                   2
  Node pairs, ALWAYS_ASSIGNDLY                                                1
  Node pairs, ALWAYS_BEGIN                                        20
  Node pairs, ALWAYS_CCALL                                                    7
  Node pairs, ALWAYS_IF                                                       3
  Node pairs, ALWAYS_SENTREE                                      17
  Node pairs, AND_AND                                              7         12         12
  Node pairs, AND_CCAST                                                                           106         46
  Node pairs, AND_CMATH                                                                             2
  Node pairs, AND_CONST                                                                            95         20
  Node pairs, AND_EQ                                               1         62         62         62         31
  Node pairs, AND_NEQ                                              1          2          2          2          1
  Node pairs, AND_NOT                                              7         14         18          6          2
  Node pairs, AND_SEL                                                         2          2
  Node pairs, AND_SELBIT                                           1
  Node pairs, AND_SHIFTL                                                                            4          1
  Node pairs, AND_SHIFTR                                                                           36          6
  Node pairs, AND_VARREF                                           1         64         68         13          1
  Node pairs, ARG_LOGAND                                           1
  Node pairs, ARG_PARSEREF                                       106
  Node pairs, ARG_REPLICATE                                        2
  Node pairs, ARG_VARREF                                         105
  Node pairs, ARRAYSEL_COND                                                                         6          1
  Node pairs, ARRAYSEL_CONST                                                417        470        470        227
  Node pairs, ARRAYSEL_SEL                                                    8          6
  Node pairs, ARRAYSEL_VARREF                                               427        478        478        230
  Node pairs, ASSIGNDLY_ADD                                        3          2          2          2
  Node pairs, ASSIGNDLY_AND                                                                         1
  Node pairs, ASSIGNDLY_ARRAYSEL                                             32         32         32
  Node pairs, ASSIGNDLY_COND                                                  1          1          1          1
  Node pairs, ASSIGNDLY_CONST                                     33         10         10         10         10
  Node pairs, ASSIGNDLY_EQ                                         1          1          1          1
  Node pairs, ASSIGNDLY_EXTEND                                                1          1
  Node pairs, ASSIGNDLY_FUNCREF                                    2
  Node pairs, ASSIGNDLY_PARSEREF                                   2
  Node pairs, ASSIGNDLY_REPLICATE                                  2
  Node pairs, ASSIGNDLY_SEL                                                   1          1
  Node pairs, ASSIGNDLY_SELBIT                                    33
  Node pairs, ASSIGNDLY_SELEXTRACT                                 1
  Node pairs, ASSIGNDLY_VARREF                                    21         60         60         61         13
  Node pairs, ASSIGNPOST_VARREF                                              22          6          6          6
  Node pairs, ASSIGNPRE_CONST                                                 4          4          4          4
  Node pairs, ASSIGNPRE_VARREF                                               26         10         10         10
  Node pairs, ASSIGNW_AND                                          1          2          2          2          1
  Node pairs, ASSIGNW_ARRAYSEL                                              194        194        194         97
  Node pairs, ASSIGNW_CCAST                                                                         2          1
  Node pairs, ASSIGNW_COND                                        17         64         64         66         33
  Node pairs, ASSIGNW_CONST                                        2          4          2          4
  Node pairs, ASSIGNW_FUNCREF                                      1
  Node pairs, ASSIGNW_OR                                           1          2          2          2          1
  Node pairs, ASSIGNW_SEL                                                    20         18
  Node pairs, ASSIGNW_SELBIT                                      10
  Node pairs, ASSIGNW_SELEXTRACT                                   5
  Node pairs, ASSIGNW_VARREF                                      19         10         10         14          5
  Node pairs, ASSIGN_ADD                                           2
  Node pairs, ASSIGN_AND                                                                            4
  Node pairs, ASSIGN_ARRAYSEL                                                65         76         76         68
  Node pairs, ASSIGN_CMATH                                                    5          5          3          1
  Node pairs, ASSIGN_COND                                                     2          2          2          1
  Node pairs, ASSIGN_CONST                                         7         36         47         49         36
  Node pairs, ASSIGN_OR                                                                             6          3
  Node pairs, ASSIGN_SELBIT                                        2
  Node pairs, ASSIGN_VARREF                                       11         50         54         64         45
  Node pairs, ATTROF_VARREF                                      104
  Node pairs, BASICDTYPE_RANGE                                   263
  Node pairs, BEGIN_ASSIGN                                         3
  Node pairs, BEGIN_ASSIGNDLY                                      7
  Node pairs, BEGIN_CASE                                           1
  Node pairs, BEGIN_GENFOR                                         1
  Node pairs, BEGIN_IF                                            15
  Node pairs, BEGIN_TASKREF                                       12
  Node pairs, CASEITEM_BEGIN                                       2
  Node pairs, CASEITEM_CONST                                       1
  Node pairs, CASE_CASEITEM                                        1
  Node pairs, CASE_VARREF                                          1
  Node pairs, CCALL_CONST                                                     8          8          8          7
  Node pairs, CCAST_AND                                                                             8          2
  Node pairs, CCAST_ARRAYSEL                                                                        1
  Node pairs, CCAST_CCAST                                                                           9          2
  Node pairs, CCAST_EQ                                                                              2          1
  Node pairs, CCAST_SHIFTR                                                                          4          2
  Node pairs, CCAST_VARREF                                                                        228         95
  Node pairs, CELL_PIN                                            10
  Node pairs, CFUNC_ASSIGN                                                               2          4          2
  Node pairs, CFUNC_ASSIGNPRE                                                            2          2          2
  Node pairs, CFUNC_ASSIGNW                                                              2
  Node pairs, CFUNC_CCALL                                                     1          4          4
  Node pairs, CFUNC_CHANGEDET                                                            1          1
  Node pairs, CFUNC_CRETURN                                                              1          1
  Node pairs, CFUNC_CSTMT                                                    16         20         22          7
  Node pairs, CFUNC_IF                                                                   2          3          1
  Node pairs, CFUNC_TRACEDECL                                                 1          1          1
  Node pairs, CFUNC_TRACEINC                                                             1          1
  Node pairs, CFUNC_VAR                                                      32         32         34          9
  Node pairs, CMATH_TEXT                                                      5          5          5          1
  Node pairs, CONCAT_CONCAT                                        8
  Node pairs, CONCAT_CONST                                         3
  Node pairs, CONCAT_REPLICATE                                     1          5          4
  Node pairs, CONCAT_SEL                                                      5          4
  Node pairs, CONCAT_VARREF                                       14
  Node pairs, COND_ADD                                                        3          3          3          2
  Node pairs, COND_AND                                             1         62         62        106         42
  Node pairs, COND_ARRAYSEL                                                  70         68         68         32
  Node pairs, COND_CCAST                                                                           41         11
  Node pairs, COND_CONCAT                                                     5          4
  Node pairs, COND_COND                                            4         38         30         32          6
  Node pairs, COND_CONST                                          25         86         69         63         15
  Node pairs, COND_EQ                                             19          2          2          2          1
  Node pairs, COND_EXTEND                                                    32         26
  Node pairs, COND_OR                                                                               4          1
  Node pairs, COND_REPLICATE                                       1
  Node pairs, COND_SEL                                                       37         30
  Node pairs, COND_SELBIT                                          4
  Node pairs, COND_SELEXTRACT                                      2
  Node pairs, COND_VARREF                                          7        115        105         62         31
  Node pairs, CRESET_VARREF                                                                        37
  Node pairs, CRETURN_CCALL                                                              1          1
  Node pairs, CSTMT_TEXT                                                    447        454        460        224
  Node pairs, EQ_AND                                                                                3          1
  Node pairs, EQ_CCAST                                                                             64         32
  Node pairs, EQ_CONST                                            36         65         65         67         33
  Node pairs, EQ_SEL                                                          1          1
  Node pairs, EQ_SELBIT                                            4
  Node pairs, EQ_SELEXTRACT                                        1
  Node pairs, EQ_VARREF                                           33         64         64
  Node pairs, EXTEND_SEL                                                     27         21
  Node pairs, EXTEND_VARREF                                                   8          8
  Node pairs, FUNCREF_ARG                                          3
  Node pairs, FUNC_VAR                                             6
  Node pairs, GENFOR_ASSIGN                                        2
  Node pairs, GENFOR_ASSIGNW                                       1
  Node pairs, GENFOR_LT                                            1
  Node pairs, IF_AND                                                          2          6         16          3
  Node pairs, IF_ARRAYSEL                                                                6          6
  Node pairs, IF_ASSIGN                                            6          5          5          5          4
  Node pairs, IF_ASSIGNDLY                                         1          3          3          3          2
  Node pairs, IF_ASSIGNW                                                                            4          1
  Node pairs, IF_BEGIN                                            16
  Node pairs, IF_CCALL                                                        1          3          3          3
  Node pairs, IF_CONST                                                                   2
  Node pairs, IF_CSTMT                                                                              4
  Node pairs, IF_EQ                                               14
  Node pairs, IF_IF                                                3          2          2          2          1
  Node pairs, IF_LOGAND                                            2
  Node pairs, IF_NOT                                               2          2          2
  Node pairs, IF_OR                                                                      2          2
  Node pairs, IF_PARSEREF                                         14
  Node pairs, IF_TRACEINC                                                                5          4
  Node pairs, IF_VARREF                                            4         14         14         18          8
  Node pairs, LOGAND_EQ                                            2
  Node pairs, LOGAND_NEQ                                           2
  Node pairs, LOGAND_VARREF                                        2
  Node pairs, LT_CONST                                             1
  Node pairs, LT_VARREF                                            1
  Node pairs, MODULE_PORT                                          8
  Node pairs, MODULE_VAR                                          11          1          1          1
  Node pairs, NEGATE_CCAST                                                                          4          1
  Node pairs, NEQ_CCAST                                                                             2          1
  Node pairs, NEQ_CONST                                            5          6          6          6          3
  Node pairs, NEQ_VARREF                                           5          6          6          4          2
  Node pairs, NETLIST_CFILE                                                                         1
  Node pairs, NETLIST_MODULE                                       1          1          1          1
  Node pairs, NETLIST_TYPETABLE                                    1          1          1          1
  Node pairs, NOT_CCAST                                                                             6          2
  Node pairs, NOT_SEL                                                        14         14
  Node pairs, NOT_SELBIT                                           7
  Node pairs, NOT_VARREF                                           2          2          6
  Node pairs, OR_AND                                                                               10          4
  Node pairs, OR_ARRAYSEL                                                                4          4
  Node pairs, OR_CCAST                                                                              4          1
  Node pairs, OR_COND                                                                               2          1
  Node pairs, OR_NEQ                                               2          4          4          4          2
  Node pairs, OR_SHIFTL                                                                             4          2
  Node pairs, PACKAGE_SCOPE                                                   1          1          1
  Node pairs, PACKAGE_TASK                                         1
  Node pairs, PIN_CONST                                           64
  Node pairs, PIN_SELBIT                                          32
  Node pairs, PIN_SHIFTR                                           1
  Node pairs, PIN_VARREF                                          55
  Node pairs, RANGE_CONST                                        534          8         10         10
  Node pairs, REPLICATE_CONCAT                                     5
  Node pairs, REPLICATE_CONST                                      6          5          4
  Node pairs, REPLICATE_SEL                                                   5          4
  Node pairs, REPLICATE_SELBIT                                     1
  Node pairs, SCOPE_CFUNC                                                     2          2
  Node pairs, SCOPE_VARSCOPE                                                  2          2
  Node pairs, SELBIT_ATTROF                                       95
  Node pairs, SELBIT_CONST                                        90
  Node pairs, SELBIT_VARREF                                      100
  Node pairs, SELEXTRACT_ATTROF                                    9
  Node pairs, SELEXTRACT_CONST                                    18
  Node pairs, SELEXTRACT_SELBIT                                    1
  Node pairs, SELEXTRACT_VARREF                                    8
  Node pairs, SEL_ARRAYSEL                                                    1          1
  Node pairs, SEL_COND                                                       32         26
  Node pairs, SEL_CONST                                                     264        234
  Node pairs, SEL_VARREF                                                     99         90
  Node pairs, SENITEM_PARSEREF                                     8
  Node pairs, SENITEM_VARREF                                       9          2
  Node pairs, SENTREE_SENITEM                                     17          5
  Node pairs, SHIFTL_COND                                                                           4          2
  Node pairs, SHIFTL_CONST                                                                          8          3
  Node pairs, SHIFTL_NEGATE                                                                         4          1
  Node pairs, SHIFTR_CCAST                                                                         10          2
  Node pairs, SHIFTR_CONST                                         1          3          4         44          9
  Node pairs, SHIFTR_SUB                                           1          3          4          4          1
  Node pairs, SHIFTR_VARREF                                                                        30          6
  Node pairs, SUB_CONST                                            3          3          4          4          1
  Node pairs, SUB_VARREF                                           1          3          4          4          1
  Node pairs, TASKREF_ARG                                         12
  Node pairs, TASK_VAR                                            13
  Node pairs, TOPSCOPE_SCOPE                                                  1          1          1
  Node pairs, TOPSCOPE_SENTREE                                                1
  Node pairs, TRACEDECL_ARRAYSEL                                             32
  Node pairs, TRACEDECL_COND                                                  9
  Node pairs, TRACEDECL_CONST                                                74
  Node pairs, TRACEDECL_SEL                                                  12
  Node pairs, TRACEDECL_SHIFTR                                                1
  Node pairs, TRACEDECL_VARREF                                               84
  Node pairs, TRACEINC_AND                                                                         12
  Node pairs, TRACEINC_ARRAYSEL                                                         64         64
  Node pairs, TRACEINC_COND                                                              6         10
  Node pairs, TRACEINC_CONST                                                             7          7
  Node pairs, TRACEINC_SEL                                                              16
  Node pairs, TRACEINC_SHIFTR                                                            2          2
  Node pairs, TRACEINC_VARREF                                                           70         70
  Node pairs, TYPETABLE_BASICDTYPE                                 1          1          1          1
  Node pairs, UNPACKARRAYDTYPE_BASICDTYPE                          4
  Node pairs, UNPACKARRAYDTYPE_RANGE                               4          4          5          5
  Node pairs, VAR_BASICDTYPE                                     534
  Node pairs, VAR_SUB                                              1
  Node pairs, VAR_UNPACKARRAYDTYPE                                 4

  Var space, non-arrays, bytes                                     0       2438       2407       2407       1035
  Var space, scoped, bytes                                                 1444       1413

  Vars, clock attribute                                            0          1          1          1          0
  Vars, unpacked arrayed                                           0          4          5          5          0
  Vars, width     1 SimTop.Id_stage.inst_addi                                 1          1          1
  Vars, width     1 SimTop.cmt_valid                                          1          1          1
  Vars, width     1 SimTop.cmt_wen                                            1          1          1
  Vars, width     1 SimTop.inst_valid                                         1          1          1
  Vars, width     1 SimTop.rd_w_ena                                           1          1          1
  Vars, width     1 SimTop.trap                                               1          1          1
  Vars, width     1 __Vclklast__TOP__clock                                               1          1
  Vars, width     1 __Vdly__SimTop.cmt_valid                                  1
  Vars, width     1 __Vdly__SimTop.cmt_wen                                    1
  Vars, width     1 __Vdly__SimTop.trap                                       1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.Regfile.regs__v0                       1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.Regfile.regs__v32                      1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.regs_diff__v0                          1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.regs_diff__v1                          1          1          1          1
  Vars, width     1 __Vm_traceActivity                                                   1          1
  Vars, width     1 atomicResp                                                2          2          2
  Vars, width     1 clock                                                     1          1          1
  Vars, width     1 en                                                        2          2          2          1
  Vars, width     1 io_perfInfo_clean                                         1          1          1
  Vars, width     1 io_perfInfo_dump                                          1          1          1
  Vars, width     1 io_uart_in_valid                                          1          1          1
  Vars, width     1 io_uart_out_valid                                         1          1          1
  Vars, width     1 isRVC                                                     2          2          2          1
  Vars, width     1 ptwResp                                                   2          2          2
  Vars, width     1 reset                                                     1          1          1
  Vars, width     1 sbufferResp                                               2          2          2
  Vars, width     1 scFailed                                                  2          2          2          1
  Vars, width     1 skip                                                      2          2          2          1
  Vars, width     1 valid                                                     8          8          8          2
  Vars, width     1 wen                                                       4          4          4          2
  Vars, width     5 SimTop.inst_type                                          1          1          1
  Vars, width     5 SimTop.rd_w_addr                                          1          1          1
  Vars, width     5 __Vdlyvdim0__SimTop.Regfile.regs__v32                     1          1          1          1
  Vars, width     8 SimTop.cmt_wdest                                          1          1          1
  Vars, width     8 SimTop.inst_opcode                                        1          1          1
  Vars, width     8 SimTop.trap_code                                          1          1          1
  Vars, width     8 __Vdly__SimTop.cmt_wdest                                  1
  Vars, width     8 __Vdly__SimTop.trap_code                                  1
  Vars, width     8 atomicFuop                                                2          2          2
  Vars, width     8 atomicMask                                                2          2          2
  Vars, width     8 cmd                                                       2          2          2
  Vars, width     8 code                                                      2          2          2          1
  Vars, width     8 coreid                                                   22         22         22          5
  Vars, width     8 fuType                                                    2          2          2
  Vars, width     8 index                                                     6          6          6          1
  Vars, width     8 io_uart_in_ch                                             1          1          1
  Vars, width     8 io_uart_out_ch                                            1          1          1
  Vars, width     8 level                                                     2          2          2
  Vars, width     8 mask                                                      2          2          2
  Vars, width     8 opType                                                    2          2          2
  Vars, width     8 priviledgeMode                                            2          2          2          1
  Vars, width     8 pte_helper__Vfuncrtn                                      1          1          1
  Vars, width     8 sbufferData_0                                             2          2          2
  Vars, width     8 sbufferData_1                                             2          2          2
  Vars, width     8 sbufferData_10                                            2          2          2
  Vars, width     8 sbufferData_11                                            2          2          2
  Vars, width     8 sbufferData_12                                            2          2          2
  Vars, width     8 sbufferData_13                                            2          2          2
  Vars, width     8 sbufferData_14                                            2          2          2
  Vars, width     8 sbufferData_15                                            2          2          2
  Vars, width     8 sbufferData_16                                            2          2          2
  Vars, width     8 sbufferData_17                                            2          2          2
  Vars, width     8 sbufferData_18                                            2          2          2
  Vars, width     8 sbufferData_19                                            2          2          2
  Vars, width     8 sbufferData_2                                             2          2          2
  Vars, width     8 sbufferData_20                                            2          2          2
  Vars, width     8 sbufferData_21                                            2          2          2
  Vars, width     8 sbufferData_22                                            2          2          2
  Vars, width     8 sbufferData_23                                            2          2          2
  Vars, width     8 sbufferData_24                                            2          2          2
  Vars, width     8 sbufferData_25                                            2          2          2
  Vars, width     8 sbufferData_26                                            2          2          2
  Vars, width     8 sbufferData_27                                            2          2          2
  Vars, width     8 sbufferData_28                                            2          2          2
  Vars, width     8 sbufferData_29                                            2          2          2
  Vars, width     8 sbufferData_3                                             2          2          2
  Vars, width     8 sbufferData_30                                            2          2          2
  Vars, width     8 sbufferData_31                                            2          2          2
  Vars, width     8 sbufferData_32                                            2          2          2
  Vars, width     8 sbufferData_33                                            2          2          2
  Vars, width     8 sbufferData_34                                            2          2          2
  Vars, width     8 sbufferData_35                                            2          2          2
  Vars, width     8 sbufferData_36                                            2          2          2
  Vars, width     8 sbufferData_37                                            2          2          2
  Vars, width     8 sbufferData_38                                            2          2          2
  Vars, width     8 sbufferData_39                                            2          2          2
  Vars, width     8 sbufferData_4                                             2          2          2
  Vars, width     8 sbufferData_40                                            2          2          2
  Vars, width     8 sbufferData_41                                            2          2          2
  Vars, width     8 sbufferData_42                                            2          2          2
  Vars, width     8 sbufferData_43                                            2          2          2
  Vars, width     8 sbufferData_44                                            2          2          2
  Vars, width     8 sbufferData_45                                            2          2          2
  Vars, width     8 sbufferData_46                                            2          2          2
  Vars, width     8 sbufferData_47                                            2          2          2
  Vars, width     8 sbufferData_48                                            2          2          2
  Vars, width     8 sbufferData_49                                            2          2          2
  Vars, width     8 sbufferData_5                                             2          2          2
  Vars, width     8 sbufferData_50                                            2          2          2
  Vars, width     8 sbufferData_51                                            2          2          2
  Vars, width     8 sbufferData_52                                            2          2          2
  Vars, width     8 sbufferData_53                                            2          2          2
  Vars, width     8 sbufferData_54                                            2          2          2
  Vars, width     8 sbufferData_55                                            2          2          2
  Vars, width     8 sbufferData_56                                            2          2          2
  Vars, width     8 sbufferData_57                                            2          2          2
  Vars, width     8 sbufferData_58                                            2          2          2
  Vars, width     8 sbufferData_59                                            2          2          2
  Vars, width     8 sbufferData_6                                             2          2          2
  Vars, width     8 sbufferData_60                                            2          2          2
  Vars, width     8 sbufferData_61                                            2          2          2
  Vars, width     8 sbufferData_62                                            2          2          2
  Vars, width     8 sbufferData_63                                            2          2          2
  Vars, width     8 sbufferData_7                                             2          2          2
  Vars, width     8 sbufferData_8                                             2          2          2
  Vars, width     8 sbufferData_9                                             2          2          2
  Vars, width     8 storeMask                                                 2          2          2
  Vars, width     8 wdest                                                     2          2          2          1
  Vars, width    32 SimTop.cmt_inst                                           1          1          1
  Vars, width    32 SimTop.inst                                               1          1          1
  Vars, width    32 __Vdly__SimTop.cmt_inst                                   1
  Vars, width    32 cause                                                     2          2          2
  Vars, width    32 instr                                                     2          2          2          1
  Vars, width    32 intrNo                                                    2          2          2
  Vars, width    64 SimTop.If_stage.rdata                                     1          1          1
  Vars, width    64 SimTop.Regfile.regs                                       1          1          1
  Vars, width    64 SimTop.__Vcellout__Regfile__regs_o                        1          1          1
  Vars, width    64 SimTop.cmt_pc                                             1          1          1
  Vars, width    64 SimTop.cmt_wdata                                          1          1          1
  Vars, width    64 SimTop.cycleCnt                                           1          1          1
  Vars, width    64 SimTop.instrCnt                                           1          1          1
  Vars, width    64 SimTop.pc                                                 1          1          1
  Vars, width    64 SimTop.rd_data                                            1          1          1
  Vars, width    64 SimTop.regs                                               1          1          1
  Vars, width    64 SimTop.regs_diff                                          1          1          1
  Vars, width    64 __Vdly__SimTop.cmt_pc                                     1
  Vars, width    64 __Vdly__SimTop.cmt_wdata                                  1
  Vars, width    64 __Vdly__SimTop.cycleCnt                                   1          1          1          1
  Vars, width    64 __Vdly__SimTop.instrCnt                                   1          1          1          1
  Vars, width    64 __Vdly__SimTop.pc                                         1
  Vars, width    64 __Vdlyvval__SimTop.Regfile.regs__v32                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v0                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v1                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v10                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v11                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v12                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v13                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v14                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v15                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v16                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v17                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v18                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v19                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v2                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v20                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v21                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v22                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v23                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v24                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v25                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v26                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v27                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v28                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v29                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v3                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v30                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v31                         1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v4                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v5                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v6                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v7                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v8                          1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v9                          1          1          1          1
  Vars, width    64 __Vfunc_ram_read_helper__0__Vfuncout                      1          1          1
  Vars, width    64 addr                                                      2          2          2
  Vars, width    64 amo_helper__Vfuncrtn                                      1          1          1
  Vars, width    64 atomicAddr                                                2          2          2
  Vars, width    64 atomicData                                                2          2          2
  Vars, width    64 atomicOut                                                 2          2          2
  Vars, width    64 cycleCnt                                                  2          2          2          1
  Vars, width    64 exceptionPC                                               2          2          2
  Vars, width    64 fpr_0                                                     2          2          2          1
  Vars, width    64 fpr_1                                                     2          2          2          1
  Vars, width    64 fpr_10                                                    2          2          2          1
  Vars, width    64 fpr_11                                                    2          2          2          1
  Vars, width    64 fpr_12                                                    2          2          2          1
  Vars, width    64 fpr_13                                                    2          2          2          1
  Vars, width    64 fpr_14                                                    2          2          2          1
  Vars, width    64 fpr_15                                                    2          2          2          1
  Vars, width    64 fpr_16                                                    2          2          2          1
  Vars, width    64 fpr_17                                                    2          2          2          1
  Vars, width    64 fpr_18                                                    2          2          2          1
  Vars, width    64 fpr_19                                                    2          2          2          1
  Vars, width    64 fpr_2                                                     2          2          2          1
  Vars, width    64 fpr_20                                                    2          2          2          1
  Vars, width    64 fpr_21                                                    2          2          2          1
  Vars, width    64 fpr_22                                                    2          2          2          1
  Vars, width    64 fpr_23                                                    2          2          2          1
  Vars, width    64 fpr_24                                                    2          2          2          1
  Vars, width    64 fpr_25                                                    2          2          2          1
  Vars, width    64 fpr_26                                                    2          2          2          1
  Vars, width    64 fpr_27                                                    2          2          2          1
  Vars, width    64 fpr_28                                                    2          2          2          1
  Vars, width    64 fpr_29                                                    2          2          2          1
  Vars, width    64 fpr_3                                                     2          2          2          1
  Vars, width    64 fpr_30                                                    2          2          2          1
  Vars, width    64 fpr_31                                                    2          2          2          1
  Vars, width    64 fpr_4                                                     2          2          2          1
  Vars, width    64 fpr_5                                                     2          2          2          1
  Vars, width    64 fpr_6                                                     2          2          2          1
  Vars, width    64 fpr_7                                                     2          2          2          1
  Vars, width    64 fpr_8                                                     2          2          2          1
  Vars, width    64 fpr_9                                                     2          2          2          1
  Vars, width    64 gpr_0                                                     2          2          2          1
  Vars, width    64 gpr_1                                                     2          2          2          1
  Vars, width    64 gpr_10                                                    2          2          2          1
  Vars, width    64 gpr_11                                                    2          2          2          1
  Vars, width    64 gpr_12                                                    2          2          2          1
  Vars, width    64 gpr_13                                                    2          2          2          1
  Vars, width    64 gpr_14                                                    2          2          2          1
  Vars, width    64 gpr_15                                                    2          2          2          1
  Vars, width    64 gpr_16                                                    2          2          2          1
  Vars, width    64 gpr_17                                                    2          2          2          1
  Vars, width    64 gpr_18                                                    2          2          2          1
  Vars, width    64 gpr_19                                                    2          2          2          1
  Vars, width    64 gpr_2                                                     2          2          2          1
  Vars, width    64 gpr_20                                                    2          2          2          1
  Vars, width    64 gpr_21                                                    2          2          2          1
  Vars, width    64 gpr_22                                                    2          2          2          1
  Vars, width    64 gpr_23                                                    2          2          2          1
  Vars, width    64 gpr_24                                                    2          2          2          1
  Vars, width    64 gpr_25                                                    2          2          2          1
  Vars, width    64 gpr_26                                                    2          2          2          1
  Vars, width    64 gpr_27                                                    2          2          2          1
  Vars, width    64 gpr_28                                                    2          2          2          1
  Vars, width    64 gpr_29                                                    2          2          2          1
  Vars, width    64 gpr_3                                                     2          2          2          1
  Vars, width    64 gpr_30                                                    2          2          2          1
  Vars, width    64 gpr_31                                                    2          2          2          1
  Vars, width    64 gpr_4                                                     2          2          2          1
  Vars, width    64 gpr_5                                                     2          2          2          1
  Vars, width    64 gpr_6                                                     2          2          2          1
  Vars, width    64 gpr_7                                                     2          2          2          1
  Vars, width    64 gpr_8                                                     2          2          2          1
  Vars, width    64 gpr_9                                                     2          2          2          1
  Vars, width    64 instrCnt                                                  2          2          2          1
  Vars, width    64 io_logCtrl_log_begin                                      1          1          1
  Vars, width    64 io_logCtrl_log_end                                        1          1          1
  Vars, width    64 io_logCtrl_log_level                                      1          1          1
  Vars, width    64 line                                                      2          2          2
  Vars, width    64 mcause                                                    2          2          2          1
  Vars, width    64 medeleg                                                   2          2          2          1
  Vars, width    64 mepc                                                      2          2          2          1
  Vars, width    64 mideleg                                                   2          2          2          1
  Vars, width    64 mie                                                       2          2          2          1
  Vars, width    64 mip                                                       2          2          2          1
  Vars, width    64 mscratch                                                  2          2          2          1
  Vars, width    64 mstatus                                                   2          2          2          1
  Vars, width    64 mtval                                                     2          2          2          1
  Vars, width    64 mtvec                                                     2          2          2          1
  Vars, width    64 paddr                                                     2          2          2
  Vars, width    64 pc                                                        4          4          4          2
  Vars, width    64 pte                                                       2          2          2
  Vars, width    64 ptwAddr                                                   2          2          2
  Vars, width    64 ptwData_0                                                 2          2          2
  Vars, width    64 ptwData_1                                                 2          2          2
  Vars, width    64 ptwData_2                                                 2          2          2
  Vars, width    64 ptwData_3                                                 2          2          2
  Vars, width    64 rIdx                                                      2          2          2          1
  Vars, width    64 ram_read_helper__Vfuncrtn                                 1          1          1          1
  Vars, width    64 satp                                                      4          4          4          1
  Vars, width    64 sbufferAddr                                               2          2          2
  Vars, width    64 sbufferMask                                               2          2          2
  Vars, width    64 scause                                                    2          2          2          1
  Vars, width    64 sepc                                                      2          2          2          1
  Vars, width    64 sscratch                                                  2          2          2          1
  Vars, width    64 sstatus                                                   2          2          2          1
  Vars, width    64 storeAddr                                                 2          2          2
  Vars, width    64 storeData                                                 2          2          2
  Vars, width    64 stval                                                     2          2          2          1
  Vars, width    64 stvec                                                     2          2          2          1
  Vars, width    64 vpn                                                       2          2          2
  Vars, width    64 wIdx                                                      2          2          2          1
  Vars, width    64 wdata                                                     6          6          6          2
  Vars, width    64 wmask                                                     2          2          2          1
