# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Keyboard_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/hex_display.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/hex_display.v 
# -- Compiling module hex_display
# 
# Top level modules:
# 	hex_display
# End time: 14:32:26 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/my_dff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/my_dff.v 
# -- Compiling module my_dff
# 
# Top level modules:
# 	my_dff
# End time: 14:32:26 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/edge_det.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/edge_det.v 
# -- Compiling module edge_det
# 
# Top level modules:
# 	edge_det
# End time: 14:32:26 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/sr11.v 
# -- Compiling module sr11
# 
# Top level modules:
# 	sr11
# End time: 14:32:27 on Apr 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/buffer8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/buffer8.v 
# -- Compiling module buffer8
# 
# Top level modules:
# 	buffer8
# End time: 14:32:27 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 14:32:27 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Verilog/Keyboard.v 
# -- Compiling module Keyboard
# 
# Top level modules:
# 	Keyboard
# End time: 14:32:28 on Apr 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5\ S20/ENGR\ 378/Lab5/Lab5/Quartus/../Verilog {C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/../Verilog/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Apr 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/../Verilog" C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/../Verilog/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:32:28 on Apr 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:32:29 on Apr 19,2020
# Loading work.tb
# Loading work.Keyboard
# Loading work.edge_det
# Loading work.my_dff
# Loading work.sr11
# Loading work.counter4
# Loading work.buffer8
# Loading work.hex_display
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/../Verilog/tb.v(145)
#    Time: 60000010 ps  Iteration: 1  Instance: /tb
# Break in Module tb at C:/Users/aashi/OneDrive/Desktop/school/SFSU/semester5 S20/ENGR 378/Lab5/Lab5/Quartus/../Verilog/tb.v line 145
add wave -position insertpoint  \
sim:/tb/i0/i1/sIn \
sim:/tb/i0/i1/enable \
sim:/tb/i0/i1/clk \
sim:/tb/i0/i1/sOut
add wave -position insertpoint sim:/tb/i0/i1/*
add wave -position insertpoint sim:/tb/i0/i1/#ALWAYS#6/*
add dataflow sim:/tb/i0/i0/i0/*
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb/i0/i0/i0/*
# End time: 14:55:35 on Apr 19,2020, Elapsed time: 0:23:06
# Errors: 0, Warnings: 1
