-- VHDL for IBM SMS ALD page 12.60.01.1
-- Title: BRANCH CONDITIONS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/11/2020 1:15:28 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_01_1_BRANCH_CONDITIONS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_DIV_OVERFLOW:	 in STD_LOGIC;
		PS_W_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_HIGH:	 in STD_LOGIC;
		MS_LOW:	 in STD_LOGIC;
		PS_SLASH_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		PS_S_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_EQUAL:	 in STD_LOGIC;
		PS_T_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_LOW:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_HIGH:	 in STD_LOGIC;
		PS_ZR_BAL_LATCH:	 in STD_LOGIC;
		PS_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_HIGH_OR_LOW:	 out STD_LOGIC;
		PS_2ND_CND_A_BRANCH:	 out STD_LOGIC);
end ALD_12_60_01_1_BRANCH_CONDITIONS;

architecture behavioral of ALD_12_60_01_1_BRANCH_CONDITIONS is 

	signal OUT_5C_D: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_5I_C: STD_LOGIC;
	signal OUT_4I_D: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;
	signal OUT_DOT_3I: STD_LOGIC;

begin

	OUT_5C_D <= NOT(MS_HIGH AND MS_LOW );
	OUT_4C_C <= NOT(PS_DIV_OVERFLOW AND PS_W_SYMBOL_OP_MODIFIER AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_5D_G <= NOT(MS_1401_MODE );
	OUT_4D_NoPin <= NOT(OUT_5C_D AND PS_SLASH_SYMBOL_OP_MODIFIER AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_4E_NoPin <= NOT(PS_S_SYMBOL_OP_MODIFIER AND PS_EQUAL AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_2E_D <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4F_NoPin <= NOT(PS_T_SYMBOL_OP_MODIFIER AND PS_LOW AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_4H_E <= NOT(PS_U_SYMBOL_OP_MODIFIER AND PS_HIGH AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_2H_D <= NOT(OUT_4H_E AND OUT_DOT_3D AND OUT_DOT_3I );
	OUT_5I_C <= NOT(MS_1401_MODE );
	OUT_4I_D <= NOT(PS_ZR_BAL_LATCH AND PS_V_SYMBOL_OP_MODIFIER AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_DOT_3D <= OUT_4C_C OR OUT_5D_G;
	OUT_DOT_1E <= OUT_2E_D OR OUT_2H_D;
	OUT_DOT_3I <= OUT_5I_C OR OUT_4I_D;

	PS_HIGH_OR_LOW <= OUT_5C_D;
	PS_2ND_CND_A_BRANCH <= OUT_DOT_1E;


end;
