
---------- Begin Simulation Statistics ----------
final_tick                                 3606840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117582                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878088                       # Number of bytes of host memory used
host_op_rate                                   213997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    85.05                       # Real time elapsed on the host
host_tick_rate                               42409964                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000014                       # Number of instructions simulated
sim_ops                                      18199791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003607                       # Number of seconds simulated
sim_ticks                                  3606840000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34052                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        29672                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1830344                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       862708                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       884729                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        22021                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1861258                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           14713                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4506                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8662516                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7110042                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30370                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1636876                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1550126                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1347580                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18199770                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      6893301                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.640211                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.214175                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2863442     41.54%     41.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1105601     16.04%     57.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       461517      6.70%     64.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       465829      6.76%     71.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        38305      0.56%     71.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       302024      4.38%     75.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        35899      0.52%     76.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        70558      1.02%     77.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1550126     22.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6893301                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts               1051                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        10469                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18156355                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4782845                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        43154      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11480241     63.08%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           80      0.00%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1436      0.01%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           77      0.00%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          144      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           22      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           64      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           99      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4782521     26.28%     89.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1891320     10.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          324      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          288      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18199770                       # Class of committed instruction
system.switch_cpus.commit.refs                6674453                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18199770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.721366                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.721366                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3671298                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19917298                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           766823                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1969943                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31726                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        642705                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4943343                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2009                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1954113                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17874                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1861258                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1277887                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               5647652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11245181                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          741                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         4732                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63452                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.258019                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1397421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       877421                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.558873                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      7082497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.885259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.619598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4131181     58.33%     58.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            71195      1.01%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            39375      0.56%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226652      3.20%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            54590      0.77%     63.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           112298      1.59%     65.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           234426      3.31%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           283711      4.01%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1929069     27.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7082497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1024                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              654                       # number of floating regfile writes
system.switch_cpus.idleCycles                  131162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34056                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1715362                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.649239                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6913739                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1954112                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          400742                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5033575                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2021378                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19548510                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4959627                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        68343                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19110705                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        111636                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31726                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        114583                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5654                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      2350379                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          468                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       250718                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       129767                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          468                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        16485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21920106                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19039255                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.680481                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14916223                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.639334                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19070376                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29784328                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15386046                       # number of integer regfile writes
system.switch_cpus.ipc                       1.386260                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.386260                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        49332      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12184116     63.53%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          126      0.00%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1494      0.01%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           78      0.00%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          144      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           40      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           74      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          115      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4983813     25.99%     89.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1959005     10.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          348      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          368      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19179053                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            1277                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         2487                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1177                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         1449                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               82084                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004280                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55855     68.05%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              1      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20464     24.93%     92.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5693      6.94%     99.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           38      0.05%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           33      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19210528                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     45523989                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19038078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20896214                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19548202                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19179053                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          308                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1348704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3794                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1610879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7082497                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.707951                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.485595                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2176729     30.73%     30.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       634430      8.96%     39.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       877455     12.39%     52.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       737717     10.42%     62.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       869105     12.27%     74.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       576101      8.13%     82.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       560095      7.91%     90.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       347853      4.91%     95.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       303012      4.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7082497                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.658714                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1278640                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   857                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1103718                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       361647                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5033575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2021378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10309369                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             82                       # number of misc regfile writes
system.switch_cpus.numCycles                  7213659                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1079156                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21474218                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         147814                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1123765                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         286218                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10095                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      50719767                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19771992                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23439459                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2250192                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2006013                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31726                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2592319                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1965184                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1132                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     31019638                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5338                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          192                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4110057                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             24878487                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            39284822                       # The number of ROB writes
system.switch_cpus.timesIdled                    2064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        77204                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2113                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7320                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9549                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7271                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        51235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        51235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1568192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1568192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1568192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17183                       # Request fanout histogram
system.membus.reqLayer2.occupancy            67524500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           90679250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3606840000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3632                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16091                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       104846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                115870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       468992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3616704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4085696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18426                       # Total snoops (count)
system.tol2bus.snoopTraffic                    468480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            57092                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.188918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  54976     96.29%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2116      3.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              57092                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           63773000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52456491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5558964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         1990                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        19491                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21481                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1990                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        19491                       # number of overall hits
system.l2.overall_hits::total                   21481                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1704                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        15477                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17185                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1704                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        15477                       # number of overall misses
system.l2.overall_misses::total                 17185                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    136812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1208230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1345042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    136812000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1208230000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1345042000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         3694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        34968                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        34968                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.461289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.442605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.444447                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.461289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.442605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.444447                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80288.732394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78066.162693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78268.373582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80288.732394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78066.162693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78268.373582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7320                       # number of writebacks
system.l2.writebacks::total                      7320                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        15476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        15476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    119685500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1053409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1173095000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    119685500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1053409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1173095000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.461018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.442576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.444292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.461018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.442576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.444292                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70279.213153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68067.297751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68286.570813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70279.213153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68067.297751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68286.570813                       # average overall mshr miss latency
system.l2.replacements                          18426                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21541                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21541                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21541                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21541                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3631                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3631                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3631                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3631                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          556                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           556                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         7269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7271                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    562104000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     562104000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        16089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.451799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.451868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77328.931077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77307.660569                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    489414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    489414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.451799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451743                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67328.931077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67328.931077                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1706                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    136812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.461289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.461580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80288.732394                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80194.607268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    119685500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    119685500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.461018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.460768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70279.213153                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70279.213153                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10671                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         8208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    646126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    646126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.434769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.434769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78719.054581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78719.054581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         8207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    563995500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    563995500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.434716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.434716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68721.274522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68721.274522                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.633150                       # Cycle average of tags in use
system.l2.tags.total_refs                       50602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18426                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.746228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.801091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    12.768146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   220.047488                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.089067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.049876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.859560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998567                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    636290                       # Number of tag accesses
system.l2.tags.data_accesses                   636290                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       990464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1099712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       108992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       468480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          468480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        15476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7320                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             35488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             35488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     30218141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    274607135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             304896253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        35488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     30218141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30253629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129886549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129886549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129886549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            35488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            35488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     30218141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    274607135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            434782802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     15162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000276871500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          440                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          440                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17179                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7320                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17179                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    153772000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               469990750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9117.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27867.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14272                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6669                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17179                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.649172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.821026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.030895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          634     19.81%     19.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          499     15.59%     35.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          234      7.31%     42.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          199      6.22%     48.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          574     17.93%     66.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          217      6.78%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           82      2.56%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           89      2.78%     78.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          673     21.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.297727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.531213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.793447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            268     60.91%     60.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           141     32.05%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            13      2.95%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      1.36%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.91%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.45%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.23%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.23%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.540909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              330     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.23%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               97     22.05%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.36%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.14%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           440                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1079360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  465792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1099456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               468480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    304.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3606752500                       # Total gap between requests
system.mem_ctrls.avgGap                     147220.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       108992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       970368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       465792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 30218141.087489325553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 269035499.218152165413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129141298.200086504221                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        15476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     49544750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    420446000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  84934679750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29092.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27167.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11603098.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11438280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6075795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            58548000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           19110420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     284578320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1009925430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        534558720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1924234965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.496070                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1380848750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    120380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2105600750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11424000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6072000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            61868100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           18880740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     284578320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1102809780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        456340320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1941973260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.414030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1177101000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    120380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2309348500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1273372                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1273380                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1273372                       # number of overall hits
system.cpu.icache.overall_hits::total         1273380                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4515                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4517                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4515                       # number of overall misses
system.cpu.icache.overall_misses::total          4517                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206904496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    206904496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206904496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    206904496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1277887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1277897                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1277887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1277897                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003533                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003533                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003535                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 45826.023477                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45805.733009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 45826.023477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45805.733009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3632                       # number of writebacks
system.cpu.icache.writebacks::total              3632                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          821                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          821                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          821                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          821                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    165550497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165550497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    165550497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165550497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002891                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002891                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002891                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002891                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 44816.052247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44816.052247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 44816.052247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44816.052247                       # average overall mshr miss latency
system.cpu.icache.replacements                   3632                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1273372                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1273380                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4515                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4517                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206904496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    206904496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1277887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1277897                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003533                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 45826.023477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45805.733009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    165550497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165550497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002891                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 44816.052247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44816.052247                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.939893                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.033590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.937649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2559490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2559490                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4403842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4403847                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4403842                       # number of overall hits
system.cpu.dcache.overall_hits::total         4403847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        79007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        79007                       # number of overall misses
system.cpu.dcache.overall_misses::total         79009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3990755311                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3990755311                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3990755311                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3990755311                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4482849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4482856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4482849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4482856                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50511.414318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50510.135693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50511.414318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50510.135693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       145251                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          827                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6021                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.124066                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.181818                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21541                       # number of writebacks
system.cpu.dcache.writebacks::total             21541                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        44039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        44039                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44039                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        34968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        34968                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34968                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1520511312                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1520511312                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1520511312                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1520511312                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007800                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007800                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007800                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43482.936170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43482.936170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43482.936170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43482.936170                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2528373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2528373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        62894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         62894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3247185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3247185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2591267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2591267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024272                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51629.487709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51629.487709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        44010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        18884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    793545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    793545500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 42022.108663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42022.108663                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1875469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1875474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    743570311                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    743570311                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1891582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1891589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46147.229628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46141.502389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    726965812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    726965812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45198.073365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45198.073365                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.953161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4416490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.525239                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.003912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.949249                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9000682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9000682                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3606840000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3606829500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3924236500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1285460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 881160                       # Number of bytes of host memory used
host_op_rate                                  2339195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.56                       # Real time elapsed on the host
host_tick_rate                               37082344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      20019574                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000317                       # Number of seconds simulated
sim_ticks                                   317396500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1324                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       165107                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        82286                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        82385                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           99                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          167092                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             977                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            816843                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           673845                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1324                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             158112                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        156585                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        56702                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1819783                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       624294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.914946                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.263749                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       226736     36.32%     36.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       104577     16.75%     53.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        44099      7.06%     60.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        47911      7.67%     67.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         3207      0.51%     68.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        34099      5.46%     73.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         2288      0.37%     74.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4792      0.77%     74.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       156585     25.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       624294                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          869                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1815815                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                491985                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3963      0.22%      0.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1125633     61.86%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            5      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       491985     27.04%     89.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       198197     10.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1819783                       # Class of committed instruction
system.switch_cpus.commit.refs                 690182                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1819783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.634796                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.634796                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        325691                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1891737                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            60524                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            178204                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1343                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         66194                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              500131                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     6                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              201272                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    19                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              167092                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            130708                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                496604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1054713                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            2686                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.263223                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       134009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        83263                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.661507                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       631956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.036773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.668977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           360111     56.98%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             2691      0.43%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1696      0.27%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            24665      3.90%     61.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             2437      0.39%     61.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             5984      0.95%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            24625      3.90%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            26365      4.17%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           183382     29.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       631956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1395                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           161175                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.926781                       # Inst execution rate
system.switch_cpus.iew.exec_refs               702910                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             201272                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            7656                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        504958                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       205526                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1876486                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        501638                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3536                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1857900                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             38                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         17590                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1343                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         17674                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          580                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       248961                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        12983                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7329                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2138924                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1854834                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.679088                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1452517                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.921951                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1855335                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2953136                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1491929                       # number of integer regfile writes
system.switch_cpus.ipc                       1.575310                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.575310                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         4096      0.22%      0.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1152414     61.91%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            5      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       503327     27.04%     89.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       201594     10.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1861436                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3604                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001936                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2354     65.32%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     65.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            860     23.86%     89.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           390     10.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1860944                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4358487                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1854834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1933201                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1876486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1861436                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        56702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           55                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        63474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       631956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.945515                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.387048                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       146726     23.22%     23.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        59973      9.49%     32.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        91549     14.49%     47.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        76989     12.18%     59.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        91266     14.44%     73.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        54675      8.65%     82.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        53374      8.45%     90.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        30517      4.83%     95.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        26887      4.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       631956                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.932351                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              130708                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       105741                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        30030                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       504958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       205526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1018912                       # number of misc regfile reads
system.switch_cpus.numCycles                   634793                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           27159                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2123675                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           3867                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            97506                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          20372                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           139                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4865291                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1885367                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2203822                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            207164                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         258635                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           1343                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        298784                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            80132                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups      3004927                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            436152                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              2344116                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3760651                       # The number of ROB writes
system.switch_cpus.timesIdled                      60                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           93                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             93                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                455                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          399                       # Transaction distribution
system.membus.trans_dist::CleanEvict              451                       # Transaction distribution
system.membus.trans_dist::ReadExReq               395                       # Transaction distribution
system.membus.trans_dist::ReadExResp              395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           455                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        79936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        79936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   79936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 850                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3451000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4471750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    317396500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           70                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1867                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            70                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1782                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        10947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       406016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 414976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             914                       # Total snoops (count)
system.tol2bus.snoopTraffic                     25536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4633                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020073                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.140267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4540     97.99%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     93      2.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4633                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6484000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5473500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            105499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst           45                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         2824                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2869                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           45                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         2824                       # number of overall hits
system.l2.overall_hits::total                    2869                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          825                       # number of demand (read+write) misses
system.l2.demand_misses::total                    850                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           25                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          825                       # number of overall misses
system.l2.overall_misses::total                   850                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2022500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     62464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         64487000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2022500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     62464500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        64487000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         3649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3719                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         3649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3719                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.226089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228556                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.226089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228556                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        80900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75714.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75867.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        80900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75714.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75867.058824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 399                       # number of writebacks
system.l2.writebacks::total                       399                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               850                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              850                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     54214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55987000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     54214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55987000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.357143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.226089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.357143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.226089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228556                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        70900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65714.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65867.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        70900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65714.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65867.058824                       # average overall mshr miss latency
system.l2.replacements                            914                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2695                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2695                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           70                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               70                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           70                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           70                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1472                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1472                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 395                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     28877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      28877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1867                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1867                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.211569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.211569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73107.594937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73107.594937                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     24927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.211569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.211569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63107.594937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63107.594937                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2022500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2022500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           70                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             70                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.357143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.357143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        80900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        80900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1772500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1772500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.357143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        70900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70900                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         1352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     33587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         1782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.241302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.241302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78109.302326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78109.302326                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     29287000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29287000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.241302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.241302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68109.302326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68109.302326                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                       33450                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.589744                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.635958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.767408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   233.596634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.076703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.912487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     60418                       # Number of tag accesses
system.l2.tags.data_accesses                    60418                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        52800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           25536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                399                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5041013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    166353441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171394455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5041013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5041013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80454573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80454573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80454573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5041013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    166353441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251849028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        25.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000118203250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2090                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        399                       # Number of write requests accepted
system.mem_ctrls.readBursts                       850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      399                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                1                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5783500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21327250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6976.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25726.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      724                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  399                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   365.627725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.762765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23     15.97%     15.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     17.36%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      7.64%     40.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      5.56%     46.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.86%     51.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23     15.97%     67.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.78%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.78%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39     27.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.843849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.317762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             1      4.35%      4.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             3     13.04%     17.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             3     13.04%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             3     13.04%     43.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             1      4.35%     47.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35             1      4.35%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      4.35%     56.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             1      4.35%     60.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      4.35%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1      4.35%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             3     13.04%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      4.35%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             1      4.35%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      4.35%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.043478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.016636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.975997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10     43.48%     43.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      8.70%     52.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     47.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  53056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   25088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                25536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     316829000                       # Total gap between requests
system.mem_ctrls.avgGap                     253666.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5041013.369712646119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 162118989.969958692789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79043089.637094289064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           25                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          399                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       743750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     20583500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7200546250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24949.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18046481.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               835380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5005140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2046240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        138940350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4878240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          176734965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.827076                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     11584750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    295411750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               102465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              913920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         15770760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        108600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          150165525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.116512                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    282193500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     24803000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    317396500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1404009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1404017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1404009                       # number of overall hits
system.cpu.icache.overall_hits::total         1404017                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4586                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4588                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4586                       # number of overall misses
system.cpu.icache.overall_misses::total          4588                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    209662496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209662496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    209662496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209662496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1408595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1408605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1408595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1408605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003257                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003257                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 45717.945050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45698.015693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 45717.945050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45698.015693                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3702                       # number of writebacks
system.cpu.icache.writebacks::total              3702                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          822                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          822                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          822                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          822                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3764                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3764                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    168170497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168170497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    168170497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168170497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002672                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002672                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002672                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002672                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 44678.665515                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44678.665515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 44678.665515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44678.665515                       # average overall mshr miss latency
system.cpu.icache.replacements                   3702                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1404009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1404017                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4586                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4588                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    209662496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209662496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1408595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1408605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003257                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 45717.945050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45698.015693                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          822                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          822                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    168170497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168170497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002672                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 44678.665515                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44678.665515                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.944754                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1407783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3766                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            373.813861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.942692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2820976                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2820976                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4845886                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4845891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4845886                       # number of overall hits
system.cpu.dcache.overall_hits::total         4845891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        86357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          86359                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        86357                       # number of overall misses
system.cpu.dcache.overall_misses::total         86359                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4294003269                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4294003269                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4294003269                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4294003269                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4932243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4932250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4932243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4932250                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017509                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017509                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017509                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017509                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49723.858738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49722.707176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49723.858738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49722.707176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       157810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          827                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6631                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.798824                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.181818                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24236                       # number of writebacks
system.cpu.dcache.writebacks::total             24236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        47740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        47740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47740                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        38617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        38617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38617                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1634529270                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1634529270                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1634529270                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1634529270                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007829                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 42326.676593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42326.676593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 42326.676593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42326.676593                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38555                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2774062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2774062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        68375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         68375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3487233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3487233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2842437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2842437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51001.579525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51001.579525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        47709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        20666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    846238000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    846238000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40948.320914                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40948.320914                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2071824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2071829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    806770269                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    806770269                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2089806                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2089813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44865.435936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44860.446452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    788291270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    788291270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43913.501755                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43913.501755                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.956949                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4884510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.479453                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.003595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.953354                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999271                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9903119                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9903119                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3924236500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3924226000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
