--- scripts/dtc/include-prefixes/arm64/broadcom/stingray/bcm958742-base.dtsi	2018-11-04 13:52:51.000000000 +0000
+++ scripts/dtc/include-prefixes/arm64/broadcom/stingray/bcm958742-base.dtsi	2021-04-01 22:04:54.399919520 +0100
@@ -30,20 +30,30 @@
  *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  */
 
-#include "stingray.dtsi"
+#ifndef ENABLE_EMMC
+#define ENABLE_EMMC	1
+#endif
+
+#ifndef ENABLE_NAND
+#define ENABLE_NAND	1
+#endif
+
+#ifndef ENABLE_PAXC
+#define ENABLE_PAXC	1
+#endif
+
+#ifndef ENABLE_PWM
+#define ENABLE_PWM	1
+#endif
+
+#ifndef ENABLE_SDCARD
+#define ENABLE_SDCARD	1
+#endif
 
-/ {
-	chosen {
-		stdout-path = "serial0:115200n8";
-	};
-
-	aliases {
-		serial0 = &uart1;
-		serial1 = &uart0;
-		serial2 = &uart2;
-		serial3 = &uart3;
-	};
+#include "stingray-board-base.dtsi"
 
+/ {
+#if (ENABLE_I2C0 == 1)
 	sdio0_vddo_ctrl_reg: sdio0_vddo_ctrl {
 		compatible = "regulator-gpio";
 		regulator-name = "sdio0_vddo_ctrl_reg";
@@ -54,7 +64,9 @@
 		states = <3300000 0x0
 			  1800000 0x1>;
 	};
+#endif
 
+#if (ENABLE_I2C0 == 1)
 	sdio1_vddo_ctrl_reg: sdio1_vddo_ctrl {
 		compatible = "regulator-gpio";
 		regulator-name = "sdio1_vddo_ctrl_reg";
@@ -65,107 +77,58 @@
 		states = <3300000 0x0
 			  1800000 0x1>;
 	};
+#endif
 };
 
-&memory { /* Default DRAM banks */
-	reg = <0x00000000 0x80000000 0x0 0x80000000>, /* 2G @ 2G */
-	      <0x00000008 0x80000000 0x1 0x80000000>; /* 6G @ 34G */
-};
-
-&sata0 {
-	status = "okay";
-};
-
-&sata_phy0{
-	status = "okay";
-};
-
-&sata1 {
-	status = "okay";
-};
-
-&sata_phy1{
-	status = "okay";
-};
-
-&sata2 {
-	status = "okay";
-};
-
-&sata_phy2{
-	status = "okay";
-};
-
-&sata3 {
-	status = "okay";
-};
-
-&sata_phy3{
-	status = "okay";
-};
-
-&sata4 {
-	status = "okay";
-};
-
-&sata_phy4{
-	status = "okay";
-};
-
-&sata5 {
-	status = "okay";
-};
-
-&sata_phy5{
-	status = "okay";
-};
-
-&sata6 {
-	status = "okay";
-};
-
-&sata_phy6{
-	status = "okay";
-};
-
-&sata7 {
-	status = "okay";
+&sdio0 {
+#if (ENABLE_I2C0 == 1)
+	vqmmc-supply = <&sdio0_vddo_ctrl_reg>;
+#endif
 };
 
-&sata_phy7{
-	status = "okay";
+&sdio1 {
+#if (ENABLE_I2C0 == 1)
+	vqmmc-supply = <&sdio1_vddo_ctrl_reg>;
+#endif
 };
 
-&mdio_mux_iproc {
-	mdio@10 {
-		gphy0: eth-phy@10 {
-			reg = <0x10>;
-		};
+&ssp0 {
+	spi-flash@0 {
+		compatible = "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <20000000>;
+		#address-cells = <1>;
+		#size-cells = <1>;
 	};
 };
 
-&uart1 {
-	status = "okay";
-};
-
-&pwm {
-	status = "okay";
+&ssp1 {
+	spi-flash@0 {
+		compatible = "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <20000000>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+	};
 };
 
+#if (ENABLE_I2C0 == 1)
 &i2c0 {
-	status = "okay";
-
 	pca9505: pca9505@20 {
 		compatible = "nxp,pca9505";
 		gpio-controller;
 		#gpio-cells = <2>;
 		reg = <0x20>;
+		interrupt-parent = <&gpio_hsls>;
+		interrupts = <118 1 1>;
+		interrupt-controller;
+		#interrupt-cells = <3>;
 	};
 };
+#endif
 
+#if (ENABLE_I2C1 == 1)
 &i2c1 {
-	status = "okay";
-
 	pcf8574: pcf8574@20 {
 		compatible = "nxp,pcf8574a";
 		gpio-controller;
@@ -173,15 +136,9 @@
 		reg = <0x27>;
 	};
 };
-
-&enet {
-	phy-mode = "rgmii-id";
-	phy-handle = <&gphy0>;
-	status = "okay";
-};
+#endif
 
 &nand {
-	status = "ok";
 	nandcs@0 {
 		compatible = "brcm,nandcs";
 		reg = <0>;
@@ -194,16 +151,3 @@
 		#size-cells = <1>;
 	};
 };
-
-&sdio0 {
-	vqmmc-supply = <&sdio0_vddo_ctrl_reg>;
-	non-removable;
-	full-pwr-cycle;
-	status = "okay";
-};
-
-&sdio1 {
-	vqmmc-supply = <&sdio1_vddo_ctrl_reg>;
-	full-pwr-cycle;
-	status = "okay";
-};
