Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\NPC.v" into library work
Parsing module <NPC>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\HAZARD_M.v" into library work
Parsing module <HAZARD_M>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\HAZARD_E.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <HAZARD_E>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\MDU.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <MDU>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\IFU.v" into library work
Parsing module <IFU>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\HAZARD.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <HAZARD>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\EX_DM.v" into library work
Parsing module <EX_DM>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\EXT.v" into library work
Parsing module <EXT>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\DM_WB.v" into library work
Parsing module <DM_WB>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\DE.v" into library work
Parsing module <DE>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\CTRL.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <CTRL>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\CP0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\CMP.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <CMP>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\BE.v" into library work
Parsing module <BE>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\ALU.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <ALU>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\P7_standard_timer_2019.v" into library work
Parsing module <TC>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\mips_cpu.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <mips_cpu>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\Bridge.v" into library work
Parsing verilog file "constant.v" included at line 2.
Parsing module <Bridge>.
Analyzing Verilog file "D:\Desktop\CO\P7\CPU\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.
WARNING:HDLCompiler:1016 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 137: Port ALUsrc is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 291: Port RegDst is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 417: Port RegDst is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 518: Port RegDst is not connected to this instance

Elaborating module <mips_cpu>.
WARNING:HDLCompiler:1016 - "D:\Desktop\CO\P7\CPU\IFU.v" Line 40: Port Instr_D is not connected to this instance

Elaborating module <IFU>.

Elaborating module <NPC>.
WARNING:HDLCompiler:552 - "D:\Desktop\CO\P7\CPU\IFU.v" Line 40: Input port Instr_D[31] is not connected on this instance

Elaborating module <IF_ID>.

Elaborating module <CTRL>.
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 143: Assignment to Memwrite_D ignored, since the identifier is never used

Elaborating module <GRF>.

Elaborating module <CMP>.

Elaborating module <EXT>.

Elaborating module <ID_EX>.
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 297: Assignment to Memwrite_E ignored, since the identifier is never used

Elaborating module <ALU>.

Elaborating module <MDU>.
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 325: Assignment to HI ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" Line 326: Assignment to LO ignored, since the identifier is never used

Elaborating module <EX_DM>.

Elaborating module <BE>.
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\BE.v" Line 36: Assignment to WD16_23 ignored, since the identifier is never used

Elaborating module <DE>.

Elaborating module <CP0>.

Elaborating module <DM_WB>.

Elaborating module <HAZARD>.
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\HAZARD.v" Line 61: Assignment to rd ignored, since the identifier is never used

Elaborating module <HAZARD_E>.
WARNING:HDLCompiler:1127 - "D:\Desktop\CO\P7\CPU\HAZARD_E.v" Line 30: Assignment to rs ignored, since the identifier is never used

Elaborating module <HAZARD_M>.

Elaborating module <TC>.

Elaborating module <Bridge>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\Desktop\CO\P7\CPU\mips.v".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <mips_cpu>.
    Related source file is "D:\Desktop\CO\P7\CPU\mips_cpu.v".
WARNING:Xst:647 - Input <interrupt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <ALUsrc> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <ALUctrl> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <MemtoReg> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <BEop> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <DEop> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <MDUop> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <Memwrite> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <Start> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <Sel_ALU_MDU> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <ALU_Ov> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <ALU_DM_Ov> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <load> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <store> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <EXLClr> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <CP0_en> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 137: Output port <mtc0> of the instance <_ctrl_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <RegDst> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <MemtoReg> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <NPCop> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <CMPop> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <BEop> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <DEop> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <EXTop> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <Memwrite> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <eret_D> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <Exc_RI> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <load> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <store> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <EXLClr> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 291: Output port <CP0_en> of the instance <_ctrl_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 318: Output port <HI> of the instance <_mdu_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 318: Output port <LO> of the instance <_mdu_E> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <RegDst> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <ALUsrc> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <ALUctrl> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <MemtoReg> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <NPCop> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <CMPop> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <MDUop> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <EXTop> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <Start> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <Sel_ALU_MDU> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <eret_D> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <Exc_RI> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <ALU_Ov> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 417: Output port <ALU_DM_Ov> of the instance <_ctrl_M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <RegDst> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <ALUsrc> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <ALUctrl> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <NPCop> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <CMPop> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <BEop> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <DEop> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <MDUop> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <EXTop> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <Memwrite> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <Start> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <Sel_ALU_MDU> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <eret_D> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <Exc_RI> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <ALU_Ov> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <ALU_DM_Ov> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <load> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <store> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <EXLClr> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <CP0_en> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Desktop\CO\P7\CPU\mips_cpu.v" line 518: Output port <mtc0> of the instance <ctrl_wb> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <PC_E[31]_GND_2_o_add_49_OUT> created at line 195.
    Found 32-bit adder for signal <PC_WB[31]_GND_2_o_add_148_OUT> created at line 535.
    Found 32-bit 4-to-1 multiplexer for signal <RD1_D> created at line 118.
    Found 32-bit 4-to-1 multiplexer for signal <RD2_D> created at line 63.
    Found 32-bit 4-to-1 multiplexer for signal <RD2_FW_E> created at line 273.
    Found 32-bit 4-to-1 multiplexer for signal <SrcA_E> created at line 265.
    Found 32-bit 4-to-1 multiplexer for signal <SrcB_E> created at line 266.
    Found 32-bit 4-to-1 multiplexer for signal <WD_WB> created at line 122.
    Found 32-bit comparator greater for signal <PC_F[31]_GND_2_o_LessThan_2_o> created at line 83
    Found 32-bit comparator greater for signal <GND_2_o_PC_F[31]_LessThan_3_o> created at line 83
    Found 5-bit comparator equal for signal <A1_D[4]_A3_E[4]_equal_27_o> created at line 187
    Found 5-bit comparator equal for signal <A1_D[4]_A3_M[4]_equal_31_o> created at line 188
    Found 5-bit comparator equal for signal <A2_D[4]_A3_E[4]_equal_37_o> created at line 190
    Found 5-bit comparator equal for signal <A2_D[4]_A3_M[4]_equal_41_o> created at line 191
    Found 5-bit comparator equal for signal <A1_E[4]_A3_M[4]_equal_91_o> created at line 345
    Found 5-bit comparator equal for signal <A1_E[4]_A3_WB[4]_equal_96_o> created at line 346
    Found 5-bit comparator equal for signal <A2_E[4]_A3_M[4]_equal_102_o> created at line 348
    Found 5-bit comparator equal for signal <A2_E[4]_A3_WB[4]_equal_108_o> created at line 349
    Found 5-bit comparator equal for signal <A3_WB[4]_A2_M[4]_equal_133_o> created at line 479
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <mips_cpu> synthesized.

Synthesizing Unit <IFU>.
    Related source file is "D:\Desktop\CO\P7\CPU\IFU.v".
WARNING:Xst:2898 - Port 'Instr_D', unconnected in block instance 'npc', is tied to GND.
WARNING:Xst:647 - Input <Instr_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IFU> synthesized.

Synthesizing Unit <NPC>.
    Related source file is "D:\Desktop\CO\P7\CPU\NPC.v".
WARNING:Xst:647 - Input <Reg_rt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <O1> created at line 49.
    Found 32-bit adder for signal <PC_4> created at line 49.
    Found 32-bit adder for signal <PC_in[31]_offset[15]_add_6_OUT> created at line 49.
    Found 32-bit adder for signal <EPC[31]_GND_4_o_add_11_OUT> created at line 54.
    Found 32-bit 4-to-1 multiplexer for signal <_n0056> created at line 55.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <NPC> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "D:\Desktop\CO\P7\CPU\IF_ID.v".
    Found 32-bit register for signal <Instr_D>.
    Found 1-bit register for signal <BD_D>.
    Found 5-bit register for signal <Exc_Code_D>.
    Found 32-bit register for signal <PC_D>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <CTRL>.
    Related source file is "D:\Desktop\CO\P7\CPU\CTRL.v".
WARNING:Xst:647 - Input <Judge> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  11 Multiplexer(s).
Unit <CTRL> synthesized.

Synthesizing Unit <GRF>.
    Related source file is "D:\Desktop\CO\P7\CPU\GRF.v".
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0060[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <A1[4]_regester[31][31]_wide_mux_3_OUT> created at line 41.
    Found 32-bit 32-to-1 multiplexer for signal <A2[4]_regester[31][31]_wide_mux_8_OUT> created at line 42.
    Found 5-bit comparator equal for signal <A3[4]_A1[4]_equal_1_o> created at line 41
    Found 5-bit comparator equal for signal <A3[4]_A2[4]_equal_6_o> created at line 42
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <GRF> synthesized.

Synthesizing Unit <CMP>.
    Related source file is "D:\Desktop\CO\P7\CPU\CMP.v".
    Found 1-bit 7-to-1 multiplexer for signal <Judge> created at line 26.
    Found 32-bit comparator equal for signal <RD1[31]_RD2[31]_equal_2_o> created at line 28
    Found 32-bit comparator greater for signal <RD1[31]_RD2[31]_LessThan_6_o> created at line 30
    Found 32-bit comparator greater for signal <RD2[31]_RD1[31]_LessThan_8_o> created at line 31
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <CMP> synthesized.

Synthesizing Unit <EXT>.
    Related source file is "D:\Desktop\CO\P7\CPU\EXT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <EXT> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "D:\Desktop\CO\P7\CPU\ID_EX.v".
    Found 32-bit register for signal <PC_E>.
    Found 5-bit register for signal <A3_E>.
    Found 32-bit register for signal <RD1_E>.
    Found 32-bit register for signal <RD2_E>.
    Found 32-bit register for signal <EXTImm_E>.
    Found 5-bit register for signal <A2_E>.
    Found 5-bit register for signal <A1_E>.
    Found 2-bit register for signal <RD1_Sel_D_reg>.
    Found 2-bit register for signal <RD2_Sel_D_reg>.
    Found 1-bit register for signal <Judge_E>.
    Found 1-bit register for signal <BD_E>.
    Found 5-bit register for signal <Exc_Code_E>.
    Found 32-bit register for signal <Instr_E>.
    Summary:
	inferred 186 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Desktop\CO\P7\CPU\ALU.v".
WARNING:Xst:647 - Input <s> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 33-bit subtractor for signal <sub> created at line 36.
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_14_OUT> created at line 46.
    Found 33-bit adder for signal <add> created at line 35.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_12_OUT> created at line 44.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[31]_Mux_19_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[30]_Mux_21_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[29]_Mux_23_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[28]_Mux_25_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[27]_Mux_27_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[26]_Mux_29_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[25]_Mux_31_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[24]_Mux_33_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[23]_Mux_35_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[22]_Mux_37_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[21]_Mux_39_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[20]_Mux_41_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[19]_Mux_43_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[18]_Mux_45_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[17]_Mux_47_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[16]_Mux_49_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[15]_Mux_51_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[14]_Mux_53_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[13]_Mux_55_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[12]_Mux_57_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[11]_Mux_59_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[10]_Mux_61_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[9]_Mux_63_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[8]_Mux_65_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[7]_Mux_67_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[6]_Mux_69_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[5]_Mux_71_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[4]_Mux_73_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[3]_Mux_75_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[2]_Mux_77_o> created at line 42.
    Found 1-bit 5-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[1]_Mux_79_o> created at line 42.
    Found 1-bit 7-to-1 multiplexer for signal <ALUctrl[2]_ALUresult[0]_Mux_81_o> created at line 42.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUresult<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit comparator not equal for signal <n0004> created at line 38
    Found 1-bit comparator not equal for signal <n0008> created at line 38
    Found 32-bit comparator greater for signal <SrcB[31]_SrcA[31]_LessThan_17_o> created at line 54
    Found 32-bit comparator greater for signal <SrcA[31]_SrcB[31]_LessThan_18_o> created at line 56
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <MDU>.
    Related source file is "D:\Desktop\CO\P7\CPU\MDU.v".
    Found 32-bit register for signal <LO>.
    Found 1-bit register for signal <Busy>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit register for signal <HI_tmp>.
    Found 32-bit register for signal <LO_tmp>.
    Found 32-bit register for signal <HI>.
    Found 32-bit subtractor for signal <cnt[31]_GND_44_o_sub_27_OUT> created at line 107.
    Found 32x32-bit multiplier for signal <SrcA[31]_SrcB[31]_MuLt_8_OUT> created at line 76.
    Found 32x32-bit multiplier for signal <SrcA[31]_SrcB[31]_MuLt_9_OUT> created at line 80.
    Found 32-bit 4-to-1 multiplexer for signal <_n0125> created at line 73.
    Found 32-bit 4-to-1 multiplexer for signal <_n0135> created at line 73.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 161 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <MDU> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_47_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_47_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_47_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_47_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_47_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_47_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_47_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_47_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_47_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_47_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_47_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_47_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_47_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_47_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_47_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_47_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_47_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_47_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_47_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_47_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_47_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_47_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_47_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_47_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_47_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_47_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_47_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_47_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_47_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_47_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_47_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_47_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_47_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_49_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_49_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_49_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_49_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_49_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_49_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_49_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_49_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_49_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_49_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_49_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_49_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_49_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_49_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_49_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_49_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_49_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_49_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_49_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_49_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_49_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_49_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_49_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_49_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_49_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_49_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_49_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_49_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_49_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_49_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_49_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_49_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_49_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_3490_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_3489_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_3488_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_3487_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_3486_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_3485_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_3484_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_3483_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_3482_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_3481_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_3480_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_3479_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_3478_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_3477_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_3476_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_3475_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_3474_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_3473_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_3472_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_3471_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_3470_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_3469_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_3468_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_3467_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_3466_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_3465_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_3464_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_3463_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_3462_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_3461_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_3460_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_3459_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_3458_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_50_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_50_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_50_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_50_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_50_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_50_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_50_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_50_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_50_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_50_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_50_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_50_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_50_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_50_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_50_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_50_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_50_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_50_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_50_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_50_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_50_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_50_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_50_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_50_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_50_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_50_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_50_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_50_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_50_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_50_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_50_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_50_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_51_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_51_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_51_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_51_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_51_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_51_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_51_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_51_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_51_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_51_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_51_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_51_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_51_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_51_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_51_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_51_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_51_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_51_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_51_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_51_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_51_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_51_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_51_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_51_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_51_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_51_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_51_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_51_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_51_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_51_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_51_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_51_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <EX_DM>.
    Related source file is "D:\Desktop\CO\P7\CPU\EX_DM.v".
    Found 5-bit register for signal <A3_M>.
    Found 32-bit register for signal <Instr_M>.
    Found 32-bit register for signal <ALUresult_M>.
    Found 32-bit register for signal <RD2_M>.
    Found 5-bit register for signal <A2_M>.
    Found 1-bit register for signal <Judge_M>.
    Found 1-bit register for signal <BD_M>.
    Found 5-bit register for signal <Exc_Code_M>.
    Found 1-bit register for signal <DM_Ov>.
    Found 32-bit register for signal <PC_M>.
    Summary:
	inferred 146 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <EX_DM> synthesized.

Synthesizing Unit <BE>.
    Related source file is "D:\Desktop\CO\P7\CPU\BE.v".
    Found 32-bit comparator lessequal for signal <n0041> created at line 59
    Found 32-bit comparator lessequal for signal <n0043> created at line 59
    Found 32-bit comparator lessequal for signal <n0052> created at line 61
    Found 32-bit comparator lessequal for signal <n0054> created at line 61
    Found 32-bit comparator lessequal for signal <n0059> created at line 62
    Found 32-bit comparator lessequal for signal <n0064> created at line 63
    Found 32-bit comparator lessequal for signal <n0068> created at line 63
    Found 32-bit comparator lessequal for signal <n0072> created at line 63
    Found 32-bit comparator lessequal for signal <n0074> created at line 63
    Summary:
	inferred   9 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <BE> synthesized.

Synthesizing Unit <DE>.
    Related source file is "D:\Desktop\CO\P7\CPU\DE.v".
    Found 32-bit 4-to-1 multiplexer for signal <signed_byte> created at line 31.
    Found 32-bit 4-to-1 multiplexer for signal <unsigned_byte> created at line 32.
    Found 32-bit 7-to-1 multiplexer for signal <GND_54_o_Din[31]_mux_27_OUT> created at line 46.
    Found 32-bit comparator lessequal for signal <n0034> created at line 53
    Found 32-bit comparator lessequal for signal <n0036> created at line 53
    Found 32-bit comparator lessequal for signal <n0045> created at line 55
    Found 32-bit comparator lessequal for signal <n0047> created at line 55
    Found 32-bit comparator lessequal for signal <n0051> created at line 55
    Found 32-bit comparator lessequal for signal <n0055> created at line 55
    Found 32-bit comparator lessequal for signal <n0057> created at line 55
    Summary:
	inferred   7 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <DE> synthesized.

Synthesizing Unit <CP0>.
    Related source file is "D:\Desktop\CO\P7\CPU\CP0.v".
    Found 1-bit register for signal <SR<30>>.
    Found 1-bit register for signal <SR<29>>.
    Found 1-bit register for signal <SR<28>>.
    Found 1-bit register for signal <SR<27>>.
    Found 1-bit register for signal <SR<26>>.
    Found 1-bit register for signal <SR<25>>.
    Found 1-bit register for signal <SR<24>>.
    Found 1-bit register for signal <SR<23>>.
    Found 1-bit register for signal <SR<22>>.
    Found 1-bit register for signal <SR<21>>.
    Found 1-bit register for signal <SR<20>>.
    Found 1-bit register for signal <SR<19>>.
    Found 1-bit register for signal <SR<18>>.
    Found 1-bit register for signal <SR<17>>.
    Found 1-bit register for signal <SR<16>>.
    Found 1-bit register for signal <SR<15>>.
    Found 1-bit register for signal <SR<14>>.
    Found 1-bit register for signal <SR<13>>.
    Found 1-bit register for signal <SR<12>>.
    Found 1-bit register for signal <SR<11>>.
    Found 1-bit register for signal <SR<10>>.
    Found 1-bit register for signal <SR<9>>.
    Found 1-bit register for signal <SR<8>>.
    Found 1-bit register for signal <SR<7>>.
    Found 1-bit register for signal <SR<6>>.
    Found 1-bit register for signal <SR<5>>.
    Found 1-bit register for signal <SR<4>>.
    Found 1-bit register for signal <SR<3>>.
    Found 1-bit register for signal <SR<2>>.
    Found 1-bit register for signal <SR<1>>.
    Found 1-bit register for signal <SR<0>>.
    Found 1-bit register for signal <Cause<31>>.
    Found 1-bit register for signal <Cause<30>>.
    Found 1-bit register for signal <Cause<29>>.
    Found 1-bit register for signal <Cause<28>>.
    Found 1-bit register for signal <Cause<27>>.
    Found 1-bit register for signal <Cause<26>>.
    Found 1-bit register for signal <Cause<25>>.
    Found 1-bit register for signal <Cause<24>>.
    Found 1-bit register for signal <Cause<23>>.
    Found 1-bit register for signal <Cause<22>>.
    Found 1-bit register for signal <Cause<21>>.
    Found 1-bit register for signal <Cause<20>>.
    Found 1-bit register for signal <Cause<19>>.
    Found 1-bit register for signal <Cause<18>>.
    Found 1-bit register for signal <Cause<17>>.
    Found 1-bit register for signal <Cause<16>>.
    Found 1-bit register for signal <Cause<15>>.
    Found 1-bit register for signal <Cause<14>>.
    Found 1-bit register for signal <Cause<13>>.
    Found 1-bit register for signal <Cause<12>>.
    Found 1-bit register for signal <Cause<11>>.
    Found 1-bit register for signal <Cause<10>>.
    Found 1-bit register for signal <Cause<9>>.
    Found 1-bit register for signal <Cause<8>>.
    Found 1-bit register for signal <Cause<7>>.
    Found 1-bit register for signal <Cause<6>>.
    Found 1-bit register for signal <Cause<5>>.
    Found 1-bit register for signal <Cause<4>>.
    Found 1-bit register for signal <Cause<3>>.
    Found 1-bit register for signal <Cause<2>>.
    Found 1-bit register for signal <Cause<1>>.
    Found 1-bit register for signal <Cause<0>>.
    Found 32-bit register for signal <EPC>.
    Found 1-bit register for signal <SR<31>>.
    Found 32-bit subtractor for signal <VPC[31]_GND_55_o_sub_4_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <CP0> synthesized.

Synthesizing Unit <DM_WB>.
    Related source file is "D:\Desktop\CO\P7\CPU\DM_WB.v".
    Found 5-bit register for signal <A3_WB>.
    Found 32-bit register for signal <Instr_WB>.
    Found 32-bit register for signal <ALUresult_WB>.
    Found 32-bit register for signal <RD_WB>.
    Found 1-bit register for signal <Judge_WB>.
    Found 32-bit register for signal <CP0out_WB>.
    Found 32-bit register for signal <PC_WB>.
    Summary:
	inferred 166 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DM_WB> synthesized.

Synthesizing Unit <HAZARD>.
    Related source file is "D:\Desktop\CO\P7\CPU\HAZARD.v".
WARNING:Xst:647 - Input <Instr_D<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <Num_use_rs[4]_Num_new_E[4]_equal_313_o> created at line 218
    Found 2-bit comparator greater for signal <Tuse_rs[1]_Tnew_E[1]_LessThan_316_o> created at line 218
    Found 5-bit comparator equal for signal <Num_use_rs[4]_Num_new_M[4]_equal_317_o> created at line 219
    Found 2-bit comparator greater for signal <Tuse_rs[1]_Tnew_M[1]_LessThan_320_o> created at line 219
    Found 5-bit comparator equal for signal <Num_use_rt[4]_Num_new_E[4]_equal_321_o> created at line 220
    Found 2-bit comparator greater for signal <Tuse_rt[1]_Tnew_E[1]_LessThan_324_o> created at line 220
    Found 5-bit comparator equal for signal <Num_use_rt[4]_Num_new_M[4]_equal_325_o> created at line 221
    Found 2-bit comparator greater for signal <Tuse_rt[1]_Tnew_M[1]_LessThan_328_o> created at line 221
    Summary:
	inferred   8 Comparator(s).
	inferred  81 Multiplexer(s).
Unit <HAZARD> synthesized.

Synthesizing Unit <HAZARD_E>.
    Related source file is "D:\Desktop\CO\P7\CPU\HAZARD_E.v".
WARNING:Xst:647 - Input <Instr_E<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Tnew_E<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Num_new_E<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Num_new_E<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Num_new_E<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Num_new_E<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Num_new_E<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Tnew_E<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
	inferred   7 Multiplexer(s).
Unit <HAZARD_E> synthesized.

Synthesizing Unit <HAZARD_M>.
    Related source file is "D:\Desktop\CO\P7\CPU\HAZARD_M.v".
WARNING:Xst:647 - Input <Instr_M> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <Num_new_M>.
    Found 2-bit register for signal <Tnew_M>.
    Found 2-bit subtractor for signal <Tnew_E[1]_GND_66_o_sub_3_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <HAZARD_M> synthesized.

Synthesizing Unit <TC>.
    Related source file is "D:\Desktop\CO\P7\CPU\P7_standard_timer_2019.v".
WARNING:Xst:647 - Input <Addr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <_IRQ>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <mem[2][31]_GND_67_o_sub_10_OUT> created at line 72.
    Found 32-bit 3-to-1 multiplexer for signal <Dout> created at line 45.
    Found 32-bit comparator greater for signal <GND_67_o_mem[2][31]_LessThan_9_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 126 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TC> synthesized.

Synthesizing Unit <Bridge>.
    Related source file is "D:\Desktop\CO\P7\CPU\Bridge.v".
WARNING:Xst:647 - Input <interrupt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Intrespon> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator lessequal for signal <n0008> created at line 68
    Found 32-bit comparator lessequal for signal <n0010> created at line 68
    Found 32-bit comparator lessequal for signal <n0013> created at line 69
    Found 32-bit comparator lessequal for signal <n0015> created at line 69
    Found 32-bit comparator lessequal for signal <n0019> created at line 70
    Found 32-bit comparator lessequal for signal <n0021> created at line 70
    Summary:
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Bridge> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 281
 2-bit subtractor                                      : 1
 32-bit adder                                          : 12
 32-bit subtractor                                     : 9
 33-bit adder                                          : 10
 33-bit subtractor                                     : 1
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 8
# Registers                                            : 174
 1-bit register                                        : 132
 1024-bit register                                     : 1
 2-bit register                                        : 3
 32-bit register                                       : 27
 5-bit register                                        : 10
 6-bit register                                        : 1
# Latches                                              : 39
 1-bit latch                                           : 39
# Comparators                                          : 184
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 9
 32-bit comparator lessequal                           : 25
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 15
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4572
 1-bit 2-to-1 multiplexer                              : 4291
 1-bit 5-to-1 multiplexer                              : 15
 1-bit 7-to-1 multiplexer                              : 18
 2-bit 2-to-1 multiplexer                              : 49
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 84
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 11
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 37
 5-bit 2-to-1 multiplexer                              : 53
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Cause_0> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_1> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_7> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_9> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_8> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_13> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_14> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_15> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_16> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_18> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_19> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_17> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_20> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_21> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_22> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_23> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_24> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_25> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_27> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_28> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_26> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_29> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Cause_30> (without init value) has a constant value of 0 in block <_cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Instr_E_6> of sequential type is unconnected in block <_id_ex>.
WARNING:Xst:2677 - Node <Instr_E_7> of sequential type is unconnected in block <_id_ex>.
WARNING:Xst:2677 - Node <Instr_E_8> of sequential type is unconnected in block <_id_ex>.
WARNING:Xst:2677 - Node <Instr_E_9> of sequential type is unconnected in block <_id_ex>.
WARNING:Xst:2677 - Node <Instr_E_10> of sequential type is unconnected in block <_id_ex>.
WARNING:Xst:2677 - Node <Instr_M_6> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_7> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_8> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_9> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_10> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_16> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_17> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_18> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_19> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_M_20> of sequential type is unconnected in block <_ex_dm>.
WARNING:Xst:2677 - Node <Instr_WB_6> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_7> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_8> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_9> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_10> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_11> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_12> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_13> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_14> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_15> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_16> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_17> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_18> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_19> of sequential type is unconnected in block <_dm_wb>.
WARNING:Xst:2677 - Node <Instr_WB_20> of sequential type is unconnected in block <_dm_wb>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 151
 2-bit subtractor                                      : 1
 32-bit adder                                          : 8
 32-bit adder carry in                                 : 130
 32-bit subtractor                                     : 9
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
# Registers                                            : 2082
 Flip-Flops                                            : 2082
# Comparators                                          : 184
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 9
 32-bit comparator lessequal                           : 25
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 15
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4758
 1-bit 2-to-1 multiplexer                              : 4419
 1-bit 3-to-1 multiplexer                              : 64
 1-bit 5-to-1 multiplexer                              : 15
 1-bit 7-to-1 multiplexer                              : 18
 2-bit 2-to-1 multiplexer                              : 49
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 80
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 11
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 37
 5-bit 2-to-1 multiplexer                              : 53
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Cause_0> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_1> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_7> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_9> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_8> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_16> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_18> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_19> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_17> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_20> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_21> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_22> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_23> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_24> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_25> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_27> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_28> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_26> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_29> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Cause_30> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Cause_15> in Unit <CP0> is equivalent to the following 2 FFs/Latches, which will be removed : <Cause_14> <Cause_13> 
INFO:Xst:2261 - The FF/Latch <EXTImm_E_16> in Unit <ID_EX> is equivalent to the following 15 FFs/Latches, which will be removed : <EXTImm_E_17> <EXTImm_E_18> <EXTImm_E_19> <EXTImm_E_20> <EXTImm_E_21> <EXTImm_E_22> <EXTImm_E_23> <EXTImm_E_24> <EXTImm_E_25> <EXTImm_E_26> <EXTImm_E_27> <EXTImm_E_28> <EXTImm_E_29> <EXTImm_E_30> <EXTImm_E_31> 
WARNING:Xst:1710 - FF/Latch <Cause_15> (without init value) has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_tc0/FSM_0> on signal <state[1:2]> with user encoding.
Optimizing FSM <_tc1/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1293 - FF/Latch <regester_31_1023> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1022> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1021> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1020> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1019> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1018> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1017> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1016> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1015> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1014> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1013> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1012> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1011> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1010> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1009> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1008> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1007> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1006> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1005> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1004> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1003> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1002> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1001> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_1000> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_999> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_998> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_997> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_996> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_995> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_994> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_993> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <regester_31_992> has a constant value of 0 in block <GRF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mips> ...

Optimizing unit <mips_cpu> ...

Optimizing unit <CP0> ...

Optimizing unit <BE> ...

Optimizing unit <DE> ...

Optimizing unit <IFU> ...

Optimizing unit <NPC> ...

Optimizing unit <IF_ID> ...

Optimizing unit <GRF> ...

Optimizing unit <ID_EX> ...

Optimizing unit <MDU> ...

Optimizing unit <EX_DM> ...

Optimizing unit <DM_WB> ...

Optimizing unit <HAZARD> ...

Optimizing unit <HAZARD_E> ...

Optimizing unit <HAZARD_M> ...

Optimizing unit <CTRL> ...

Optimizing unit <ALU> ...

Optimizing unit <Bridge> ...

Optimizing unit <TC> ...
WARNING:Xst:1710 - FF/Latch <_cpu/_if_id/Exc_Code_D_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_if_id/Exc_Code_D_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_if_id/Exc_Code_D_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_id_ex/Exc_Code_E_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_id_ex/Exc_Code_E_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_ex_dm/Exc_Code_M_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_ex_dm/Exc_Code_M_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_cpu/_cp0/Cause_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <_cpu/_id_ex/Judge_E> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_id_ex/Instr_E_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_id_ex/Instr_E_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_id_ex/Instr_E_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_id_ex/Instr_E_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_id_ex/Instr_E_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Judge_M> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_ex_dm/Instr_M_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Judge_WB> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <_cpu/_dm_wb/Instr_WB_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:1710 - FF/Latch <_tc0/mem<0>_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc0/mem<0>_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_11> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_12> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_13> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_14> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_15> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_16> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_17> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_18> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_19> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_20> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_21> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_22> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_23> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_24> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_25> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_26> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_27> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_28> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_29> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_30> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_31> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_tc1/mem<0>_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_5> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_6> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_7> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_8> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_9> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_cpu/_mdu_E/cnt_10> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 21.
FlipFlop _cpu/_dm_wb/A3_WB_0 has been replicated 2 time(s)
FlipFlop _cpu/_dm_wb/A3_WB_1 has been replicated 2 time(s)
FlipFlop _cpu/_dm_wb/A3_WB_2 has been replicated 2 time(s)
FlipFlop _cpu/_dm_wb/A3_WB_3 has been replicated 2 time(s)
FlipFlop _cpu/_dm_wb/A3_WB_4 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_0 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_1 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_10 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_11 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_12 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_13 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_14 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_15 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_16 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_17 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_18 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_19 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_2 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_20 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_21 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_22 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_23 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_24 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_25 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_26 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_27 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_28 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_29 has been replicated 1 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_3 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_30 has been replicated 1 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_31 has been replicated 3 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_4 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_5 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_6 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_7 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_8 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/ALUresult_M_9 has been replicated 2 time(s)
FlipFlop _cpu/_ex_dm/Instr_M_26 has been replicated 3 time(s)
FlipFlop _cpu/_ex_dm/Instr_M_27 has been replicated 3 time(s)
FlipFlop _cpu/_ex_dm/Instr_M_29 has been replicated 4 time(s)
FlipFlop _cpu/_id_ex/EXTImm_E_16 has been replicated 5 time(s)
FlipFlop _cpu/_id_ex/Instr_E_26 has been replicated 5 time(s)
FlipFlop _cpu/_id_ex/Instr_E_27 has been replicated 4 time(s)
FlipFlop _cpu/_id_ex/Instr_E_28 has been replicated 5 time(s)
FlipFlop _cpu/_id_ex/Instr_E_29 has been replicated 5 time(s)
FlipFlop _cpu/_id_ex/Instr_E_30 has been replicated 2 time(s)
FlipFlop _cpu/_id_ex/Instr_E_31 has been replicated 2 time(s)
FlipFlop _cpu/_id_ex/RD1_Sel_D_reg_0 has been replicated 3 time(s)
FlipFlop _cpu/_id_ex/RD1_Sel_D_reg_1 has been replicated 3 time(s)
FlipFlop _cpu/_id_ex/RD2_Sel_D_reg_0 has been replicated 7 time(s)
FlipFlop _cpu/_id_ex/RD2_Sel_D_reg_1 has been replicated 8 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2023
 Flip-Flops                                            : 2023

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19625
#      GND                         : 1
#      INV                         : 133
#      LUT1                        : 148
#      LUT2                        : 143
#      LUT3                        : 1540
#      LUT4                        : 3673
#      LUT5                        : 3513
#      LUT6                        : 3795
#      MUXCY                       : 4140
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 2524
# FlipFlops/Latches                : 2062
#      FD                          : 7
#      FDR                         : 581
#      FDRE                        : 1425
#      FDS                         : 6
#      FDSE                        : 4
#      LD                          : 39
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 336
#      IBUF                        : 66
#      OBUF                        : 270
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2062  out of  126576     1%  
 Number of Slice LUTs:                12945  out of  63288    20%  
    Number used as Logic:             12945  out of  63288    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14428
   Number with an unused Flip Flop:   12366  out of  14428    85%  
   Number with an unused LUT:          1483  out of  14428    10%  
   Number of fully used LUT-FF pairs:   579  out of  14428     4%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                         337
 Number of bonded IOBs:                 337  out of    480    70%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      8  out of    180     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)                  | Load  |
-------------------------------------------------------------------------------------+----------------------------------------+-------+
clk                                                                                  | BUFGP                                  | 2023  |
_cpu/_hazard/hazard_e/_n0071(_cpu/_hazard/hazard_e/Mmux__n00711:O)                   | NONE(*)(_cpu/_hazard/hazard_e/Tnew_E_1)| 7     |
_cpu/_alu_E/ALUctrl[2]_GND_12_o_Mux_20_o(_cpu/_alu_E/ALUctrl[2]_GND_12_o_Mux_20_o1:O)| BUFG(*)(_cpu/_alu_E/ALUresult_0)       | 32    |
-------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 150.731ns (Maximum Frequency: 6.634MHz)
   Minimum input arrival time before clock: 12.229ns
   Maximum output required time after clock: 18.059ns
   Maximum combinational path delay: 11.599ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 150.731ns (frequency: 6.634MHz)
  Total number of paths / destination ports: 267066582336290960000000000000000000000000000000000000000 / 4100
-------------------------------------------------------------------------
Delay:               150.731ns (Levels of Logic = 454)
  Source:            _cpu/_dm_wb/Instr_WB_28 (FF)
  Destination:       _cpu/_mdu_E/HI_tmp_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _cpu/_dm_wb/Instr_WB_28 to _cpu/_mdu_E/HI_tmp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.463  _cpu/_dm_wb/Instr_WB_28 (_cpu/_dm_wb/Instr_WB_28)
     LUT6:I0->O           36   0.254   1.587  _cpu/ctrl_wb/jal<0>1 (_cpu/ctrl_wb/jal)
     LUT3:I2->O            1   0.254   0.682  _cpu/Mmux_WD_WB121_SW0 (N2572)
     LUT6:I5->O           50   0.254   1.821  _cpu/Mmux_WD_WB121 (w_grf_wdata_1_OBUF)
     LUT6:I5->O            3   0.254   0.766  _cpu/Mmux_SrcB_E12_SW1 (N2921)
     LUT5:I4->O            2   0.254   0.726  _cpu/Mmux_SrcB_E12_1 (_cpu/Mmux_SrcB_E12)
     LUT3:I2->O            2   0.254   1.156  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mmux_b[31]_b[31]_mux_3_OUT121_1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mmux_b[31]_b[31]_mux_3_OUT121)
     LUT5:I0->O            1   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_lut<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<5>)
     MUXCY:CI->O          38   0.235   1.620  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0002_INV_257_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0002_INV_257_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o1641 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_1390_o)
     LUT5:I1->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<5>)
     MUXCY:CI->O          41   0.235   1.671  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0003_INV_321_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0003_INV_321_o)
     LUT5:I4->O            4   0.254   1.080  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o1971 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_1515_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<6>)
     MUXCY:CI->O          48   0.023   1.788  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0004_INV_384_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0004_INV_384_o)
     LUT6:I5->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o11291 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_1637_o)
     LUT5:I1->O            1   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_lut<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<6>)
     MUXCY:CI->O          69   0.235   1.968  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0005_INV_446_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0005_INV_446_o)
     LUT6:I5->O            4   0.254   1.080  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o11611 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_1757_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<6>)
     MUXCY:CI->O          58   0.235   1.883  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0006_INV_507_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0006_INV_507_o)
     LUT6:I5->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o11941 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_1876_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<6>)
     MUXCY:CI->O          63   0.235   1.922  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0007_INV_567_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0007_INV_567_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o12291 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_1995_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<7>)
     MUXCY:CI->O          68   0.235   1.961  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0008_INV_626_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0008_INV_626_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o12621 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2110_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<7>)
     MUXCY:CI->O          77   0.023   2.031  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0009_INV_684_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0009_INV_684_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o12951 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2223_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<7>)
     MUXCY:CI->O          92   0.235   2.147  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0010_INV_741_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0010_INV_741_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o13261 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2332_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<8>)
     MUXCY:CI->O          92   0.235   2.147  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0011_INV_797_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0011_INV_797_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o13591 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2441_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<8>)
     MUXCY:CI->O          96   0.235   2.178  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0012_INV_852_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0012_INV_852_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o13941 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2550_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<8>)
     MUXCY:CI->O         102   0.235   2.215  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0013_INV_906_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0013_INV_906_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o14271 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2655_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<9>)
     MUXCY:CI->O         110   0.023   2.240  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0014_INV_959_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0014_INV_959_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o14601 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2758_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<9>)
     MUXCY:CI->O         123   0.235   2.280  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0015_INV_1011_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0015_INV_1011_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o14911 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2857_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<9>)
     MUXCY:CI->O         125   0.235   2.286  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0016_INV_1062_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0016_INV_1062_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o15241 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_2956_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<9>)
     MUXCY:CI->O         130   0.235   2.301  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0017_INV_1112_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0017_INV_1112_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o15591 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3055_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<10>)
     MUXCY:CI->O         132   0.235   2.308  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0018_INV_1161_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0018_INV_1161_o)
     LUT5:I4->O            3   0.254   0.994  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o15911 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3149_o)
     LUT4:I1->O            1   0.235   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_lut<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<10>)
     MUXCY:CI->O         144   0.023   2.345  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0019_INV_1209_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0019_INV_1209_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o16251 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3243_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<10>)
     MUXCY:CI->O         150   0.235   2.363  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0020_INV_1256_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0020_INV_1256_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o16561 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3332_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<11>)
     MUXCY:CI->O         157   0.235   2.370  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0021_INV_1302_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0021_INV_1302_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o16891 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3421_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<11>)
     MUXCY:CI->O         160   0.235   2.374  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0022_INV_1347_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0022_INV_1347_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o17241 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3510_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<11>)
     MUXCY:CI->O         162   0.235   2.376  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0023_INV_1391_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0023_INV_1391_o)
     LUT5:I4->O            3   0.254   0.994  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o17561 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3594_o)
     LUT4:I1->O            1   0.235   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_lut<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<12>)
     MUXCY:CI->O         173   0.023   2.387  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0024_INV_1434_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0024_INV_1434_o)
     LUT5:I4->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o17901 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3678_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<12>)
     MUXCY:CI->O         177   0.235   2.392  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0025_INV_1476_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0025_INV_1476_o)
     LUT5:I4->O            3   0.254   1.042  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o18211 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3757_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<12>)
     MUXCY:CI->O         191   0.235   2.406  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0026_INV_1517_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0026_INV_1517_o)
     LUT5:I4->O            4   0.254   1.080  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3838_o1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4060_o1)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_lutdi (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<12>)
     MUXCY:CI->O         196   0.235   2.412  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0027_INV_1557_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0027_INV_1557_o)
     LUT5:I4->O            2   0.254   0.954  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3914_o (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3914_o)
     LUT4:I1->O            1   0.235   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_lut<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<13>)
     MUXCY:CI->O         193   0.023   2.409  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0028_INV_1596_o_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0028_INV_1596_o)
     LUT5:I4->O            6   0.254   1.152  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_3988_o (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4060_o2)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<13>)
     MUXCY:CI->O         175   0.023   2.389  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0029_INV_1634_o_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0029_INV_1634_o)
     LUT5:I4->O            6   0.254   1.152  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4061_o (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4131_o2)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<13>)
     MUXCY:CI->O         143   0.235   2.341  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0030_INV_1671_o_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0030_INV_1671_o)
     LUT5:I4->O            4   0.254   1.080  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4200_o2 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4200_o2)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_lutdi1 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<14>)
     MUXCY:CI->O         120   0.235   2.271  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0031_INV_1707_o_cy<15> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0031_INV_1707_o)
     LUT5:I4->O            5   0.254   1.117  _cpu/_mdu_E/SrcA[31]_SrcB[31]_mod_12/Mmux_a[31]_GND_50_o_MUX_5985_o110151 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4197_o)
     LUT4:I0->O            0   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_lutdi3 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<14>)
     MUXCY:CI->O         133   0.235   2.311  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0032_INV_1742_o_cy<15> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0032_INV_1742_o)
     LUT6:I5->O            2   0.254   1.002  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4265_o123 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4265_o122)
     LUT6:I2->O            1   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4265_o2_F (N3887)
     MUXF7:I0->O           2   0.163   0.954  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4265_o2 (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/a[31]_GND_47_o_MUX_4265_o)
     LUT4:I1->O            1   0.235   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_lut<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<14>)
     MUXCY:CI->O          68   0.235   1.961  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Mcompar_BUS_0033_INV_1776_o_cy<15> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/BUS_0033_INV_1776_o)
     LUT5:I4->O            1   0.254   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_lut<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<0> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<1> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<2> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<3> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<4> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<5> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<6> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<7> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<8> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<9> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<10> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<11> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<12> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<13> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<14> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<15> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<16> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<17> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<18> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<19> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<20> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<21> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<22> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<23> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<24> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<25> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<26> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<27> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<28> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<29> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<30> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.206   0.682  _cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/Madd_GND_47_o_a[31]_add_70_OUT[31:0]_xor<31> (_cpu/_mdu_E/SrcA[31]_SrcB[31]_rem_10/GND_47_o_a[31]_add_70_OUT[31:0]<31>)
     LUT5:I4->O            1   0.254   0.000  _cpu/_mdu_E/Mmux__n0135504 (_cpu/_mdu_E/_n0135<31>)
     FDRE:D                    0.074          _cpu/_mdu_E/HI_tmp_31
    ----------------------------------------
    Total                    150.731ns (38.759ns logic, 111.972ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4559 / 2818
-------------------------------------------------------------------------
Offset:              12.229ns (Levels of Logic = 6)
  Source:            interrupt (PAD)
  Destination:       _tc1/mem_311 (FF)
  Destination Clock: clk rising

  Data Path: interrupt to _tc1/mem_311
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  interrupt_IBUF (interrupt_IBUF)
     LUT6:I4->O            2   0.250   0.954  _cpu/_cp0/out11 (_cpu/_cp0/HWInt[5]_PWR_59_o_equal_33_o)
     LUT6:I3->O          222   0.235   2.878  _cpu/_cp0/Req (_cpu/Req)
     LUT6:I0->O            3   0.254   1.042  _cpu/_be/Mmux_m_data_byteen11 (m_data_byteen_cpu<0>)
     LUT6:I2->O           41   0.254   2.126  _bridge/TC1_WE1 (TC1_WE)
     LUT6:I0->O           32   0.254   1.519  _tc1/_n0667_inv1 (_tc1/_n0667_inv)
     FDRE:CE                   0.302          _tc1/mem_01
    ----------------------------------------
    Total                     12.229ns (2.877ns logic, 9.352ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 37576 / 270
-------------------------------------------------------------------------
Offset:              18.059ns (Levels of Logic = 9)
  Source:            _cpu/_dm_wb/Instr_WB_23 (FF)
  Destination:       m_data_wdata<16> (PAD)
  Source Clock:      clk rising

  Data Path: _cpu/_dm_wb/Instr_WB_23 to m_data_wdata<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   1.137  _cpu/_dm_wb/Instr_WB_23 (_cpu/_dm_wb/Instr_WB_23)
     LUT6:I0->O            3   0.254   0.766  _cpu/ctrl_wb/mfco_SW0 (N442)
     LUT6:I5->O           42   0.254   1.687  _cpu/ctrl_wb/mfco (_cpu/ctrl_wb/mfco)
     LUT6:I5->O         1111   0.254   3.083  _cpu/ctrl_wb/Regwrite11 (w_grf_we_OBUF)
     LUT6:I0->O            1   0.254   0.682  _cpu/WD_DM_Sel_GND_2_o_equal_136_o5_SW0 (N3903)
     LUT6:I5->O           82   0.254   2.297  _cpu/WD_DM_Sel_GND_2_o_equal_136_o5 (_cpu/WD_DM_Sel_GND_2_o_equal_136_o)
     LUT3:I0->O            7   0.235   1.138  _cpu/Mmux_WD_DM_M110 (_cpu/WD_DM_M<0>)
     LUT6:I3->O            2   0.235   1.156  _cpu/_be/Mmux_m_data_wdata162 (_cpu/_be/Mmux_m_data_wdata161)
     LUT6:I1->O            1   0.254   0.681  _cpu/_be/Mmux_m_data_wdata163 (m_data_wdata_cpu<16>)
     OBUF:I->O                 2.912          m_data_wdata_16_OBUF (m_data_wdata<16>)
    ----------------------------------------
    Total                     18.059ns (5.431ns logic, 12.628ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 40
-------------------------------------------------------------------------
Delay:               11.599ns (Levels of Logic = 6)
  Source:            interrupt (PAD)
  Destination:       m_data_byteen<3> (PAD)

  Data Path: interrupt to m_data_byteen<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  interrupt_IBUF (interrupt_IBUF)
     LUT6:I4->O            2   0.250   0.954  _cpu/_cp0/out11 (_cpu/_cp0/HWInt[5]_PWR_59_o_equal_33_o)
     LUT6:I3->O          222   0.235   2.878  _cpu/_cp0/Req (_cpu/Req)
     LUT6:I0->O            3   0.254   0.994  _cpu/_be/m_data_byteen<1>1 (m_data_byteen_cpu<1>)
     LUT6:I3->O            2   0.235   0.725  _bridge/Mmux_m_data_byteen21 (m_data_byteen_1_OBUF)
     OBUF:I->O                 2.912          m_data_byteen_1_OBUF (m_data_byteen<1>)
    ----------------------------------------
    Total                     11.599ns (5.214ns logic, 6.385ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _cpu/_alu_E/ALUctrl[2]_GND_12_o_Mux_20_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   14.667|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _cpu/_hazard/hazard_e/_n0071
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.770|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
_cpu/_alu_E/ALUctrl[2]_GND_12_o_Mux_20_o|         |    1.591|         |         |
_cpu/_hazard/hazard_e/_n0071            |         |   12.186|         |         |
clk                                     |  150.731|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 113.00 secs
Total CPU time to Xst completion: 112.52 secs
 
--> 

Total memory usage is 4626332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  298 (   0 filtered)
Number of infos    :   70 (   0 filtered)

