DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_TB"
duLibraryName "PWM_test"
duName "PWM_tester"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "sineFrequency"
type "real"
value "sineFrequency"
)
]
mwi 0
uid 1814,0
)
(Instance
name "I_DUT"
duLibraryName "PWM"
duName "pwmModulator"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
]
mwi 0
uid 2047,0
)
(Instance
name "I_bridge"
duLibraryName "PWM_test"
duName "hBridge"
elements [
(GiElement
name "Vp"
type "real"
value "powerAmplitude"
)
(GiElement
name "Vm"
type "real"
value "-powerAmplitude"
)
(GiElement
name "resistance"
type "real"
value "loadResistance"
)
(GiElement
name "timeConstant"
type "real"
value "lowpassTimeConstant"
)
]
mwi 0
uid 2057,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds\\@p@w@m_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds\\@p@w@m_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds\\@p@w@m_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds\\PWM_tb"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "PWM_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:21:20"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PWM_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Master\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/PWM_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "PWM_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds\\@p@w@m_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\PWM_test\\hds\\PWM_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:21:20"
)
(vvPair
variable "unit"
value "PWM_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,-29000,98000,-27000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,-28600,94600,-27400"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-29000,73000,-27000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 16,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "53150,-28700,66850,-27300"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,-23000,73000,-21000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,-22600,68400,-21400"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,-29000,79000,-27000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,-28600,77900,-27400"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,-27000,73000,-25000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,-26600,67400,-25400"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-27000,52000,-25000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,-26600,50600,-25400"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-25000,52000,-23000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,-24600,50600,-23400"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,-27000,98000,-21000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,-26800,87300,-25600"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,-25000,73000,-23000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,-24600,67300,-23400"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,-23000,52000,-21000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,-22600,51500,-21400"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "47000,-29000,98000,-21000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 1605,0
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 8,0
)
declText (MLText
uid 1606,0
va (VaSet
)
xt "2000,-59000,19800,-57800"
st "SIGNAL reset         : std_ulogic"
)
)
*13 (Net
uid 1613,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 9,0
)
declText (MLText
uid 1614,0
va (VaSet
)
xt "2000,-69800,19900,-68600"
st "SIGNAL clock         : std_ulogic"
)
)
*14 (Blk
uid 1814,0
shape (Rectangle
uid 1815,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "18000,-47000,92000,-39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1816,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 1817,0
va (VaSet
)
xt "18100,-38800,23900,-37600"
st "PWM_test"
blo "18100,-37800"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 1818,0
va (VaSet
)
xt "18100,-37600,25600,-36400"
st "PWM_tester"
blo "18100,-36600"
tm "BlkNameMgr"
)
*17 (Text
uid 1819,0
va (VaSet
)
xt "18100,-36400,21300,-35200"
st "I_TB"
blo "18100,-35400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1820,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1821,0
text (MLText
uid 1822,0
va (VaSet
)
xt "18000,-34200,44700,-31800"
st "amplitudeBitNb = amplitudeBitNb    ( positive )  
sineFrequency  = sineFrequency     ( real     )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "sineFrequency"
type "real"
value "sineFrequency"
)
]
)
viewicon (ZoomableIcon
uid 1823,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,-40750,19750,-39250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*18 (Net
uid 1888,0
decl (Decl
n "parallelIn"
t "unsigned"
b "(amplitudeBitNb-1 DOWNTO 0)"
o 6
suid 14,0
)
declText (MLText
uid 1889,0
va (VaSet
)
xt "2000,-65000,36500,-63800"
st "SIGNAL parallelIn    : unsigned(amplitudeBitNb-1 DOWNTO 0)"
)
)
*19 (SaComponent
uid 2047,0
optionalChildren [
*20 (CptPort
uid 2019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-65375,34000,-64625"
)
tg (CPTG
uid 2021,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2022,0
va (VaSet
)
xt "35000,-65650,41200,-64450"
st "parallelIn"
blo "35000,-64650"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "unsigned"
b "(amplitudeBitNb-1 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*21 (CptPort
uid 2023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,-65375,50750,-64625"
)
tg (CPTG
uid 2025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2026,0
va (VaSet
)
xt "45400,-65650,49000,-64450"
st "pwm1"
ju 2
blo "49000,-64650"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 2,0
)
)
)
*22 (CptPort
uid 2027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-59375,34000,-58625"
)
tg (CPTG
uid 2029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2030,0
va (VaSet
)
xt "35000,-59600,38400,-58400"
st "clock"
blo "35000,-58600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2007,0
)
)
)
*23 (CptPort
uid 2031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-57375,34000,-56625"
)
tg (CPTG
uid 2033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "35000,-57600,38300,-56400"
st "reset"
blo "35000,-56600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 2008,0
)
)
)
*24 (CptPort
uid 2035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,-61375,50750,-60625"
)
tg (CPTG
uid 2037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2038,0
va (VaSet
)
xt "45400,-61600,49000,-60400"
st "pwm2"
ju 2
blo "49000,-60600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 2009,0
)
)
)
*25 (CptPort
uid 2039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,-63375,50750,-62625"
)
tg (CPTG
uid 2041,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2042,0
va (VaSet
)
xt "44200,-63600,49000,-62400"
st "pwm1_n"
ju 2
blo "49000,-62600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1_n"
t "std_ulogic"
o 6
suid 2010,0
)
)
)
*26 (CptPort
uid 2043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,-59375,50750,-58625"
)
tg (CPTG
uid 2045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2046,0
va (VaSet
)
xt "44200,-59600,49000,-58400"
st "pwm2_n"
ju 2
blo "49000,-58600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2_n"
t "std_ulogic"
o 7
suid 2011,0
)
)
)
]
shape (Rectangle
uid 2048,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,-69000,50000,-55000"
)
oxt "31000,11000,47000,25000"
ttg (MlTextGroup
uid 2049,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 2050,0
va (VaSet
)
xt "34500,-54600,37700,-53400"
st "PWM"
blo "34500,-53600"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 2051,0
va (VaSet
)
xt "34500,-53400,43100,-52200"
st "pwmModulator"
blo "34500,-52400"
tm "CptNameMgr"
)
*29 (Text
uid 2052,0
va (VaSet
)
xt "34500,-52200,38600,-51000"
st "I_DUT"
blo "34500,-51200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2053,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2054,0
text (MLText
uid 2055,0
va (VaSet
font "Verdana,8,0"
)
xt "34000,-50000,55800,-49000"
st "amplitudeBitNb = amplitudeBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
]
)
viewicon (ZoomableIcon
uid 2056,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "34250,-56750,35750,-55250"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*30 (Blk
uid 2057,0
shape (Rectangle
uid 2058,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "58000,-69000,74000,-55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2059,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 2060,0
va (VaSet
)
xt "58100,-54800,63900,-53600"
st "PWM_test"
blo "58100,-53800"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 2061,0
va (VaSet
)
xt "58100,-53600,62600,-52400"
st "hBridge"
blo "58100,-52600"
tm "BlkNameMgr"
)
*33 (Text
uid 2062,0
va (VaSet
)
xt "58100,-52400,63000,-51200"
st "I_bridge"
blo "58100,-51400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2063,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2064,0
text (MLText
uid 2065,0
va (VaSet
)
xt "58000,-51400,85100,-46600"
st "Vp           = powerAmplitude         ( real )  
Vm           = -powerAmplitude        ( real )  
resistance   = loadResistance         ( real )  
timeConstant = lowpassTimeConstant    ( real )  "
)
header ""
)
elements [
(GiElement
name "Vp"
type "real"
value "powerAmplitude"
)
(GiElement
name "Vm"
type "real"
value "-powerAmplitude"
)
(GiElement
name "resistance"
type "real"
value "loadResistance"
)
(GiElement
name "timeConstant"
type "real"
value "lowpassTimeConstant"
)
]
)
viewicon (ZoomableIcon
uid 2066,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58250,-56750,59750,-55250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*34 (Net
uid 2067,0
decl (Decl
n "pwm1"
t "std_ulogic"
o 7
suid 15,0
)
declText (MLText
uid 2068,0
va (VaSet
)
xt "2000,-63800,20400,-62600"
st "SIGNAL pwm1          : std_ulogic"
)
)
*35 (Net
uid 2075,0
decl (Decl
n "pwm1_n"
t "std_ulogic"
o 8
suid 16,0
)
declText (MLText
uid 2076,0
va (VaSet
)
xt "2000,-62600,21000,-61400"
st "SIGNAL pwm1_n        : std_ulogic"
)
)
*36 (Net
uid 2083,0
decl (Decl
n "pwm2"
t "std_ulogic"
o 9
suid 17,0
)
declText (MLText
uid 2084,0
va (VaSet
)
xt "2000,-61400,20400,-60200"
st "SIGNAL pwm2          : std_ulogic"
)
)
*37 (Net
uid 2091,0
decl (Decl
n "pwm2_n"
t "std_ulogic"
o 10
suid 18,0
)
declText (MLText
uid 2092,0
va (VaSet
)
xt "2000,-60200,21000,-59000"
st "SIGNAL pwm2_n        : std_ulogic"
)
)
*38 (Net
uid 2135,0
decl (Decl
n "amplitude"
t "real"
o 1
suid 23,0
)
declText (MLText
uid 2136,0
va (VaSet
)
xt "2000,-71000,17600,-69800"
st "SIGNAL amplitude     : real"
)
)
*39 (Net
uid 2137,0
decl (Decl
n "meanAmplitude"
t "real"
o 4
suid 24,0
)
declText (MLText
uid 2138,0
va (VaSet
)
xt "2000,-67400,19300,-66200"
st "SIGNAL meanAmplitude : real"
)
)
*40 (Net
uid 2163,0
decl (Decl
n "current"
t "real"
o 3
suid 27,0
)
declText (MLText
uid 2164,0
va (VaSet
)
xt "2000,-68600,16900,-67400"
st "SIGNAL current       : real"
)
)
*41 (Net
uid 2165,0
decl (Decl
n "meanCurrent"
t "real"
o 5
suid 28,0
)
declText (MLText
uid 2166,0
va (VaSet
)
xt "2000,-66200,18600,-65000"
st "SIGNAL meanCurrent   : real"
)
)
*42 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
)
xt "32000,-57000,33250,-47000"
pts [
"33250,-57000"
"32000,-57000"
"32000,-47000"
]
)
start &23
end &14
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,-58400,32350,-57000"
st "reset"
blo "28250,-57200"
tm "WireNameMgr"
)
)
on &12
)
*43 (Wire
uid 1615,0
shape (OrthoPolyLine
uid 1616,0
va (VaSet
vasetType 3
)
xt "30000,-59000,33250,-47000"
pts [
"33250,-59000"
"30000,-59000"
"30000,-47000"
]
)
start &22
end &14
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1620,0
va (VaSet
font "Verdana,12,0"
)
xt "28250,-60400,32050,-59000"
st "clock"
blo "28250,-59200"
tm "WireNameMgr"
)
)
on &13
)
*44 (Wire
uid 1890,0
shape (OrthoPolyLine
uid 1891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,-65000,33250,-47000"
pts [
"33250,-65000"
"26000,-65000"
"26000,-47000"
]
)
start &20
end &14
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1895,0
va (VaSet
font "Verdana,12,0"
)
xt "24250,-66400,31750,-65000"
st "parallelIn"
blo "24250,-65200"
tm "WireNameMgr"
)
)
on &18
)
*45 (Wire
uid 2069,0
shape (OrthoPolyLine
uid 2070,0
va (VaSet
vasetType 3
)
xt "50750,-65000,58000,-65000"
pts [
"50750,-65000"
"58000,-65000"
]
)
start &21
end &30
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,-66400,57350,-65000"
st "pwm1"
blo "52750,-65200"
tm "WireNameMgr"
)
)
on &34
)
*46 (Wire
uid 2077,0
shape (OrthoPolyLine
uid 2078,0
va (VaSet
vasetType 3
)
xt "50750,-63000,58000,-63000"
pts [
"50750,-63000"
"58000,-63000"
]
)
start &25
end &30
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2082,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,-64400,58950,-63000"
st "pwm1_n"
blo "52750,-63200"
tm "WireNameMgr"
)
)
on &35
)
*47 (Wire
uid 2085,0
shape (OrthoPolyLine
uid 2086,0
va (VaSet
vasetType 3
)
xt "50750,-61000,58000,-61000"
pts [
"50750,-61000"
"58000,-61000"
]
)
start &24
end &30
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2090,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,-62400,57350,-61000"
st "pwm2"
blo "52750,-61200"
tm "WireNameMgr"
)
)
on &36
)
*48 (Wire
uid 2093,0
shape (OrthoPolyLine
uid 2094,0
va (VaSet
vasetType 3
)
xt "50750,-59000,58000,-59000"
pts [
"50750,-59000"
"58000,-59000"
]
)
start &26
end &30
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2098,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,-60400,58950,-59000"
st "pwm2_n"
blo "52750,-59200"
tm "WireNameMgr"
)
)
on &37
)
*49 (Wire
uid 2101,0
shape (OrthoPolyLine
uid 2102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,-65000,84000,-47000"
pts [
"74000,-65000"
"84000,-65000"
"84000,-47000"
]
)
start &30
end &14
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2108,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,-66400,83000,-65000"
st "amplitude"
blo "76000,-65200"
tm "WireNameMgr"
)
)
on &38
)
*50 (Wire
uid 2111,0
shape (OrthoPolyLine
uid 2112,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,-63000,82000,-47000"
pts [
"74000,-63000"
"82000,-63000"
"82000,-47000"
]
)
start &30
end &14
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2118,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,-64400,87300,-63000"
st "meanAmplitude"
blo "76000,-63200"
tm "WireNameMgr"
)
)
on &39
)
*51 (Wire
uid 2145,0
shape (OrthoPolyLine
uid 2146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,-61000,80000,-47000"
pts [
"74000,-61000"
"80000,-61000"
"80000,-47000"
]
)
start &30
end &14
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2152,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,-62400,81300,-61000"
st "current"
blo "76000,-61200"
tm "WireNameMgr"
)
)
on &40
)
*52 (Wire
uid 2155,0
shape (OrthoPolyLine
uid 2156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,-59000,78000,-47000"
pts [
"74000,-59000"
"78000,-59000"
"78000,-47000"
]
)
start &30
end &14
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2162,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,-60400,85900,-59000"
st "meanCurrent"
blo "76000,-59200"
tm "WireNameMgr"
)
)
on &41
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *53 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 43,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-86200,6900,-85200"
st "Package List"
blo "0,-85400"
)
*55 (MLText
uid 44,0
va (VaSet
font "Verdana,8,0"
)
xt "0,-85200,13600,-82200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*57 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*58 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*59 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*60 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*61 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*62 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-1413,-87633,124323,-19317"
cachedDiagramExtent "0,-86200,98000,8200"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-87000"
lastUid 2700,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "400,1000,5000,2200"
st "Panel0"
blo "400,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*64 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*65 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
)
xt "-700,2550,3500,3750"
st "Library"
blo "-700,3550"
)
*67 (Text
va (VaSet
)
xt "-700,3750,8200,4950"
st "MWComponent"
blo "-700,4750"
)
*68 (Text
va (VaSet
)
xt "-700,4950,1200,6150"
st "I0"
blo "-700,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
)
xt "-350,2550,3850,3750"
st "Library"
blo "-350,3550"
tm "BdLibraryNameMgr"
)
*70 (Text
va (VaSet
)
xt "-350,3750,8050,4950"
st "SaComponent"
blo "-350,4750"
tm "CptNameMgr"
)
*71 (Text
va (VaSet
)
xt "-350,4950,1550,6150"
st "I0"
blo "-350,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
)
xt "-850,2550,3350,3750"
st "Library"
blo "-850,3550"
)
*73 (Text
va (VaSet
)
xt "-850,3750,8550,4950"
st "VhdlComponent"
blo "-850,4750"
)
*74 (Text
va (VaSet
)
xt "-850,4950,1050,6150"
st "I0"
blo "-850,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
va (VaSet
)
xt "-1600,2550,2600,3750"
st "Library"
blo "-1600,3550"
)
*76 (Text
va (VaSet
)
xt "-1600,3750,9100,4950"
st "VerilogComponent"
blo "-1600,4750"
)
*77 (Text
va (VaSet
)
xt "-1600,4950,300,6150"
st "I0"
blo "-1600,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*79 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1300,16350,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*81 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1300,9900,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*83 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-80600,7000,-79600"
st "Declarations"
blo "0,-79800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-79700,3400,-78700"
st "Ports:"
blo "0,-78900"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-78800,4800,-77800"
st "Pre User:"
blo "0,-78000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "2000,-77900,29400,-71900"
st "constant amplitudeBitNb: positive := 10;
constant powerAmplitude: real := 12.0;
constant loadResistance: real := 10.0;
constant sineFrequency: real := 1.0E3;
constant lowpassTimeConstant : real := 10.0E3;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,-71900,9000,-70900"
st "Diagram Signals:"
blo "0,-71100"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,-80600,6000,-79600"
st "Post User:"
blo "0,-79800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "0,-80600,0,-80600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 28,0
usingSuid 1
emptyRow *84 (LEmptyRow
)
uid 635,0
optionalChildren [
*85 (RefLabelRowHdr
)
*86 (TitleRowHdr
)
*87 (FilterRowHdr
)
*88 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*89 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*90 (GroupColHdr
tm "GroupColHdrMgr"
)
*91 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*92 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*93 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*94 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*95 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*96 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 11
suid 8,0
)
)
uid 1645,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 9,0
)
)
uid 1647,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "parallelIn"
t "unsigned"
b "(amplitudeBitNb-1 DOWNTO 0)"
o 6
suid 14,0
)
)
uid 1898,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1"
t "std_ulogic"
o 7
suid 15,0
)
)
uid 2123,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1_n"
t "std_ulogic"
o 8
suid 16,0
)
)
uid 2125,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2"
t "std_ulogic"
o 9
suid 17,0
)
)
uid 2127,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2_n"
t "std_ulogic"
o 10
suid 18,0
)
)
uid 2129,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude"
t "real"
o 1
suid 23,0
)
)
uid 2139,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "meanAmplitude"
t "real"
o 4
suid 24,0
)
)
uid 2141,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "current"
t "real"
o 3
suid 27,0
)
)
uid 2167,0
)
*107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "meanCurrent"
t "real"
o 5
suid 28,0
)
)
uid 2169,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 648,0
optionalChildren [
*108 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *109 (MRCItem
litem &84
pos 11
dimension 20
)
uid 650,0
optionalChildren [
*110 (MRCItem
litem &85
pos 0
dimension 20
uid 651,0
)
*111 (MRCItem
litem &86
pos 1
dimension 23
uid 652,0
)
*112 (MRCItem
litem &87
pos 2
hidden 1
dimension 20
uid 653,0
)
*113 (MRCItem
litem &97
pos 0
dimension 20
uid 1646,0
)
*114 (MRCItem
litem &98
pos 1
dimension 20
uid 1648,0
)
*115 (MRCItem
litem &99
pos 2
dimension 20
uid 1899,0
)
*116 (MRCItem
litem &100
pos 3
dimension 20
uid 2124,0
)
*117 (MRCItem
litem &101
pos 4
dimension 20
uid 2126,0
)
*118 (MRCItem
litem &102
pos 5
dimension 20
uid 2128,0
)
*119 (MRCItem
litem &103
pos 6
dimension 20
uid 2130,0
)
*120 (MRCItem
litem &104
pos 7
dimension 20
uid 2140,0
)
*121 (MRCItem
litem &105
pos 8
dimension 20
uid 2142,0
)
*122 (MRCItem
litem &106
pos 9
dimension 20
uid 2168,0
)
*123 (MRCItem
litem &107
pos 10
dimension 20
uid 2170,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 654,0
optionalChildren [
*124 (MRCItem
litem &88
pos 0
dimension 20
uid 655,0
)
*125 (MRCItem
litem &90
pos 1
dimension 50
uid 656,0
)
*126 (MRCItem
litem &91
pos 2
dimension 100
uid 657,0
)
*127 (MRCItem
litem &92
pos 3
dimension 50
uid 658,0
)
*128 (MRCItem
litem &93
pos 4
dimension 100
uid 659,0
)
*129 (MRCItem
litem &94
pos 5
dimension 100
uid 660,0
)
*130 (MRCItem
litem &95
pos 6
dimension 50
uid 661,0
)
*131 (MRCItem
litem &96
pos 7
dimension 80
uid 662,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 649,0
vaOverrides [
]
)
]
)
uid 634,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *132 (LEmptyRow
)
uid 664,0
optionalChildren [
*133 (RefLabelRowHdr
)
*134 (TitleRowHdr
)
*135 (FilterRowHdr
)
*136 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*137 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*138 (GroupColHdr
tm "GroupColHdrMgr"
)
*139 (NameColHdr
tm "GenericNameColHdrMgr"
)
*140 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*141 (InitColHdr
tm "GenericValueColHdrMgr"
)
*142 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*143 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 676,0
optionalChildren [
*144 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *145 (MRCItem
litem &132
pos 0
dimension 20
)
uid 678,0
optionalChildren [
*146 (MRCItem
litem &133
pos 0
dimension 20
uid 679,0
)
*147 (MRCItem
litem &134
pos 1
dimension 23
uid 680,0
)
*148 (MRCItem
litem &135
pos 2
hidden 1
dimension 20
uid 681,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 682,0
optionalChildren [
*149 (MRCItem
litem &136
pos 0
dimension 20
uid 683,0
)
*150 (MRCItem
litem &138
pos 1
dimension 50
uid 684,0
)
*151 (MRCItem
litem &139
pos 2
dimension 100
uid 685,0
)
*152 (MRCItem
litem &140
pos 3
dimension 100
uid 686,0
)
*153 (MRCItem
litem &141
pos 4
dimension 50
uid 687,0
)
*154 (MRCItem
litem &142
pos 5
dimension 50
uid 688,0
)
*155 (MRCItem
litem &143
pos 6
dimension 80
uid 689,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 677,0
vaOverrides [
]
)
]
)
uid 663,0
type 1
)
activeModelName "BlockDiag"
)
