;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB 130, 9
	SUB -7, <-20
	DJN -7, #-120
	SUB #72, @200
	MOV -11, <-20
	SPL 0, 902
	SPL 0, 902
	JMP <210, 30
	JMP <127, 106
	SLT <1, <-1
	SPL 0, <702
	SUB <0, @25
	SUB <0, @25
	SUB @-127, 109
	SPL <-127, 102
	SPL <-127, 102
	MOV -7, <-25
	ADD -7, <-120
	JMN 0, 902
	JMN 0, 902
	ADD 270, 60
	JMP <210, 30
	JMP <210, 30
	SUB @121, 103
	SUB 100, @-100
	DJN <210, 30
	DJN -7, @-120
	SPL 300, 92
	SPL 300, 92
	DAT #0, <-2
	SLT <1, <-1
	SPL 0, <-2
	SLT <1, <-1
	SPL -110, -600
	SPL -110, -600
	SPL -110, -600
	CMP @-127, 104
	SLT <1, <-1
	DJN -1, @-20
	SPL 0, <702
	CMP -207, <-120
	SUB @-127, 104
	SUB @-127, 104
	SUB @-327, 104
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
