# I2C-MASTER-AND-SLAVE-DESIGN-USING_SYSTEMVERILOG
DESIGNA AND VERIFY I2C MASTER AND SLAVE USING THE SV MODULES, ALSO CHECK HOW THE DATA TRANSFORMS IN TESTBENCH ENVIRONMENT 
