env CELL_PAD_EXCLUDE=gf180mcu_fd_sc_mcu9t5v0__filltie gf180mcu_fd_sc_mcu9t5v0__fill_* gf180mcu_fd_sc_mcu9t5v0__endcap
env CLOCK_PERIOD=24.0
env CLOCK_PORT=wb_clk_i
env CLOCK_WIRE_RC_LAYER=Metal4
env CURRENT_DEF=./tmp/placement/10-global.def
env CURRENT_NETLIST=./tmp/placement/10-global.nl.v
env CURRENT_ODB=./tmp/placement/10-global.odb
env CURRENT_POWERED_NETLIST=./tmp/placement/10-global.pnl.v
env DATA_WIRE_RC_LAYER=Metal2
env DESIGN_NAME=user_proj_example
env DIODE_CELL=gf180mcu_fd_sc_mcu9t5v0__antenna
env DIODE_PADDING=2
env DONT_USE_CELLS=
env DPL_CELL_PADDING=0
env FP_PDN_ENABLE_GLOBAL_CONNECTIONS=1
env FP_PDN_ENABLE_MACROS_GRID=1
env GND_NET=vss
env LIB_TYPICAL=pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__tt_025C_5v00.lib
env MAX_FANOUT_CONSTRAINT=4
env MAX_TRANSITION_CONSTRAINT=3
env MERGED_LEF=./tmp/merged.nom.lef
env OUTPUT_CAP_LOAD=72.91
env PACKAGED_SCRIPT_0=openlane/scripts/openroad/resizer.tcl
env PACKAGED_SCRIPT_1=openlane/scripts/openroad/common/io.tcl
env PACKAGED_SCRIPT_2=openlane/scripts/openroad/common/set_rc.tcl
env PACKAGED_SCRIPT_3=openlane/scripts/openroad/common/resizer.tcl
env PACKAGED_SCRIPT_4=openlane/scripts/openroad/common/dpl_cell_pad.tcl
env PACKAGED_SCRIPT_5=home/philipp/libresilicon/StdCellLib/Catalog/gf180_stdcelllib_1/openlane/user_proj_example/base_user_proj_example.sdc
env PACKAGED_SCRIPT_6=./tmp/placement/12-resizer.sdc
env PACKAGED_SCRIPT_7=openlane/scripts/openroad/common/set_global_connections.tcl
env PL_OPTIMIZE_MIRRORING=1
env PL_RESIZER_BUFFER_INPUT_PORTS=1
env PL_RESIZER_BUFFER_OUTPUT_PORTS=1
env PL_RESIZER_MAX_CAP_MARGIN=20
env PL_RESIZER_MAX_SLEW_MARGIN=20
env PL_RESIZER_MAX_WIRE_LENGTH=0
env PL_RESIZER_REPAIR_TIE_FANOUT=1
env PL_RESIZER_TIE_SEPERATION=0
env PNR_SDC_FILE=home/philipp/libresilicon/StdCellLib/Catalog/gf180_stdcelllib_1/openlane/user_proj_example/base_user_proj_example.sdc
env PROCESS_CORNER=nom
env RSZ_DONT_TOUCH=
env RSZ_DONT_TOUCH_RX=\$^
env RSZ_LIB=pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__tt_025C_5v00.lib pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
env RSZ_LIB_FASTEST=pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__ff_n40C_5v50.lib
env RSZ_LIB_SLOWEST=pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu9t5v0/liberty/gf180mcu_fd_sc_mcu9t5v0__ss_125C_4v50.lib
env RSZ_MULTICORNER_LIB=1
env SAVE_DEF=./tmp/placement/12-resizer.def
env SAVE_NETLIST=./out.v
env SAVE_ODB=./tmp/placement/12-resizer.odb
env SAVE_POWERED_NETLIST=./tmp/placement/12-resizer.pnl.v
env SAVE_SDC=./tmp/placement/12-resizer.sdc
env SCRIPTS_DIR=openlane/scripts
env SIGNOFF_SDC_FILE=home/philipp/libresilicon/StdCellLib/Catalog/gf180_stdcelllib_1/openlane/user_proj_example/base_user_proj_example.sdc
env STA_PRE_CTS=1
env STD_CELL_GROUND_PINS=VSS VPW
env STD_CELL_POWER_PINS=VDD VNW
env SYNTH_CLOCK_TRANSITION=0.15
env SYNTH_CLOCK_UNCERTAINTY=0.25
env SYNTH_DRIVING_CELL=gf180mcu_fd_sc_mcu9t5v0__inv_1
env SYNTH_DRIVING_CELL_PIN=ZN
env SYNTH_TIEHI_PORT=gf180mcu_fd_sc_mcu9t5v0__tieh Z
env SYNTH_TIELO_PORT=gf180mcu_fd_sc_mcu9t5v0__tiel ZN
env SYNTH_TIMING_DERATE=0.05
env VDD_NET=vdd
env VERILOG_FILES_BLACKBOX=home/philipp/libresilicon/StdCellLib/Catalog/gf180_stdcelllib_1/verilog/rtl/user_proj_cells.v