{
  "Top": "computeS4_1",
  "RtlTop": "computeS4_1",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "25689612",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "computeS4_1",
    "Version": "1.0",
    "DisplayName": "Computes4_1",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/Compute.cpp"],
    "Vhdl": [
      "impl\/vhdl\/computeS4_1_control_s_axi.vhd",
      "impl\/vhdl\/computeS4_1_mux_6g8j.vhd",
      "impl\/vhdl\/computeS4_1_mux_6g8j_x.vhd",
      "impl\/vhdl\/Conv1DBuffer_new.vhd",
      "impl\/vhdl\/Conv1DBuffer_new_1.vhd",
      "impl\/vhdl\/Conv1DBuffer_new_bkb.vhd",
      "impl\/vhdl\/Conv1DBuffer_new_hbi.vhd",
      "impl\/vhdl\/Conv1DMac_new.vhd",
      "impl\/vhdl\/Conv1DMac_new_1.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wibs.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wjbC.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wkbM.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wlbW.vhd",
      "impl\/vhdl\/Conv1DMac_new_weicud.vhd",
      "impl\/vhdl\/Conv1DMac_new_weidEe.vhd",
      "impl\/vhdl\/Conv1DMac_new_weieOg.vhd",
      "impl\/vhdl\/Conv1DMac_new_weifYi.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/Relu1D.vhd",
      "impl\/vhdl\/Relu1D73.vhd",
      "impl\/vhdl\/ResizeStream.vhd",
      "impl\/vhdl\/ResizeStream_1.vhd",
      "impl\/vhdl\/start_for_Conv1DBmb6.vhd",
      "impl\/vhdl\/start_for_Conv1DBqcK.vhd",
      "impl\/vhdl\/start_for_Conv1DMncg.vhd",
      "impl\/vhdl\/start_for_Conv1DMrcU.vhd",
      "impl\/vhdl\/start_for_Relu1D7ocq.vhd",
      "impl\/vhdl\/start_for_Relu1D_U0.vhd",
      "impl\/vhdl\/start_for_ResizeStde.vhd",
      "impl\/vhdl\/start_for_StreamipcA.vhd",
      "impl\/vhdl\/start_for_Streamisc4.vhd",
      "impl\/vhdl\/StreamingDataWidthCo.vhd",
      "impl\/vhdl\/StreamingDataWidthCo_1.vhd",
      "impl\/vhdl\/computeS4_1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/computeS4_1_control_s_axi.v",
      "impl\/verilog\/computeS4_1_mux_6g8j.v",
      "impl\/verilog\/computeS4_1_mux_6g8j_x.v",
      "impl\/verilog\/Conv1DBuffer_new.v",
      "impl\/verilog\/Conv1DBuffer_new_1.v",
      "impl\/verilog\/Conv1DBuffer_new_bkb.v",
      "impl\/verilog\/Conv1DBuffer_new_hbi.v",
      "impl\/verilog\/Conv1DMac_new.v",
      "impl\/verilog\/Conv1DMac_new_1.v",
      "impl\/verilog\/Conv1DMac_new_1_wibs.v",
      "impl\/verilog\/Conv1DMac_new_1_wibs_rom.dat",
      "impl\/verilog\/Conv1DMac_new_1_wjbC.v",
      "impl\/verilog\/Conv1DMac_new_1_wjbC_rom.dat",
      "impl\/verilog\/Conv1DMac_new_1_wkbM.v",
      "impl\/verilog\/Conv1DMac_new_1_wkbM_rom.dat",
      "impl\/verilog\/Conv1DMac_new_1_wlbW.v",
      "impl\/verilog\/Conv1DMac_new_1_wlbW_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weicud.v",
      "impl\/verilog\/Conv1DMac_new_weicud_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weidEe.v",
      "impl\/verilog\/Conv1DMac_new_weidEe_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weieOg.v",
      "impl\/verilog\/Conv1DMac_new_weieOg_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weifYi.v",
      "impl\/verilog\/Conv1DMac_new_weifYi_rom.dat",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/Relu1D.v",
      "impl\/verilog\/Relu1D73.v",
      "impl\/verilog\/ResizeStream.v",
      "impl\/verilog\/ResizeStream_1.v",
      "impl\/verilog\/start_for_Conv1DBmb6.v",
      "impl\/verilog\/start_for_Conv1DBqcK.v",
      "impl\/verilog\/start_for_Conv1DMncg.v",
      "impl\/verilog\/start_for_Conv1DMrcU.v",
      "impl\/verilog\/start_for_Relu1D7ocq.v",
      "impl\/verilog\/start_for_Relu1D_U0.v",
      "impl\/verilog\/start_for_ResizeStde.v",
      "impl\/verilog\/start_for_StreamipcA.v",
      "impl\/verilog\/start_for_Streamisc4.v",
      "impl\/verilog\/StreamingDataWidthCo.v",
      "impl\/verilog\/StreamingDataWidthCo_1.v",
      "impl\/verilog\/computeS4_1.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/computeS4_1_v1_0\/data\/computeS4_1.mdd",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/data\/computeS4_1.tcl",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/src\/xcomputes4_1.c",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/src\/xcomputes4_1.h",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/src\/xcomputes4_1_hw.h",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/src\/xcomputes4_1_linux.c",
      "impl\/misc\/drivers\/computeS4_1_v1_0\/src\/xcomputes4_1_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control input1_V_V output1_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input1_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input1_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "output1_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "output1_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input1_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input1_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input1_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output1_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "output1_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output1_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "input1_V_V": {
      "interfaceRef": "input1_V_V",
      "dir": "in"
    },
    "output1_V_V": {
      "interfaceRef": "output1_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "computeS4_1",
      "Instances": [
        {
          "ModuleName": "Conv1DMac_new",
          "InstanceName": "Conv1DMac_new_U0"
        },
        {
          "ModuleName": "Conv1DMac_new_1",
          "InstanceName": "Conv1DMac_new_1_U0"
        },
        {
          "ModuleName": "Conv1DBuffer_new",
          "InstanceName": "Conv1DBuffer_new_U0"
        },
        {
          "ModuleName": "Conv1DBuffer_new_1",
          "InstanceName": "Conv1DBuffer_new_1_U0"
        },
        {
          "ModuleName": "StreamingDataWidthCo",
          "InstanceName": "StreamingDataWidthCo_U0"
        },
        {
          "ModuleName": "StreamingDataWidthCo_1",
          "InstanceName": "StreamingDataWidthCo_1_U0"
        },
        {
          "ModuleName": "ResizeStream",
          "InstanceName": "ResizeStream_U0"
        },
        {
          "ModuleName": "Relu1D73",
          "InstanceName": "Relu1D73_U0"
        },
        {
          "ModuleName": "Relu1D",
          "InstanceName": "Relu1D_U0"
        },
        {
          "ModuleName": "ResizeStream_1",
          "InstanceName": "ResizeStream_1_U0"
        }
      ]
    },
    "Metrics": {
      "ResizeStream_1": {
        "Latency": {
          "LatencyBest": "524289",
          "LatencyAvg": "524289",
          "LatencyWorst": "524289",
          "PipelineII": "524289",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "524288",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "175",
          "LUT": "150",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Conv1DBuffer_new": {
        "Latency": {
          "LatencyBest": "16777732",
          "LatencyAvg": "16777732",
          "LatencyWorst": "16777732",
          "PipelineII": "16777732",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.312"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "16777216",
            "Latency": "16777216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "FF": "112",
          "LUT": "494",
          "DSP48E": "0"
        }
      },
      "Conv1DMac_new": {
        "Latency": {
          "LatencyBest": "16777221",
          "LatencyAvg": "16777221",
          "LatencyWorst": "16777221",
          "PipelineII": "16777221",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.198"
        },
        "Loops": [{
            "Name": "loop_ofmChannels_loop_neuronFold_loop_synapseFold",
            "TripCount": "16777216",
            "Latency": "16777219",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "54",
          "DSP48E": "0",
          "FF": "387",
          "LUT": "1956"
        }
      },
      "Relu1D73": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.518"
        },
        "Loops": [{
            "Name": "loop_dim",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "LUT": "163",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "StreamingDataWidthCo": {
        "Latency": {
          "LatencyBest": "131074",
          "LatencyAvg": "131074",
          "LatencyWorst": "131074",
          "PipelineII": "131074",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.106"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "131072",
            "Latency": "131072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "83",
          "LUT": "278",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Conv1DBuffer_new_1": {
        "Latency": {
          "LatencyBest": "8388868",
          "LatencyAvg": "8388868",
          "LatencyWorst": "8388868",
          "PipelineII": "8388868",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.254"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8388608",
            "Latency": "8388608",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "FF": "106",
          "LUT": "483",
          "DSP48E": "0"
        }
      },
      "Conv1DMac_new_1": {
        "Latency": {
          "LatencyBest": "8388613",
          "LatencyAvg": "8388613",
          "LatencyWorst": "8388613",
          "PipelineII": "8388613",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.198"
        },
        "Loops": [{
            "Name": "loop_ofmChannels_loop_neuronFold_loop_synapseFold",
            "TripCount": "8388608",
            "Latency": "8388611",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "25",
          "DSP48E": "0",
          "FF": "381",
          "LUT": "1943"
        }
      },
      "Relu1D": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.518"
        },
        "Loops": [{
            "Name": "loop_dim",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "LUT": "163",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "StreamingDataWidthCo_1": {
        "Latency": {
          "LatencyBest": "131074",
          "LatencyAvg": "131074",
          "LatencyWorst": "131074",
          "PipelineII": "131074",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.106"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "131072",
            "Latency": "131072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "83",
          "LUT": "278",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ResizeStream": {
        "Latency": {
          "LatencyBest": "262145",
          "LatencyAvg": "262145",
          "LatencyWorst": "262145",
          "PipelineII": "262145",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "131072",
            "Latency": "262144",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "172",
          "LUT": "142",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "computeS4_1": {
        "Latency": {
          "LatencyBest": "25689612",
          "LatencyAvg": "25689612",
          "LatencyWorst": "25689612",
          "PipelineII": "16777733",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.198"
        },
        "Area": {
          "BRAM_18K": "81",
          "DSP48E": "0",
          "FF": "1628",
          "LUT": "6368"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-05-09 08:36:15 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
