{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1585832173719 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arria5_tst1 5AGXMA7G4F31C4 " "Selected device 5AGXMA7G4F31C4 for design \"arria5_tst1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1585832174373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585832174425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1585832174425 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1585832174634 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1585832174712 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1585832174947 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_125_0002:pll_125_eth1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_125_0002:pll_125_eth1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1585832175013 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|altsyncram_6vc1:fifo_ram\|ram_block11a24 " "Atom \"eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|altsyncram_6vc1:fifo_ram\|ram_block11a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1585832175181 "|top_module|eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|altsyncram_6vc1:fifo_ram|ram_block11a24"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1585832175181 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1585832178473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1585832182986 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1585832185051 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 244 " "No exact pin location assignment(s) for 2 pins of 244 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1585832186217 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "20 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 20 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1585832205253 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1585832205253 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "25 " "25 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "TX_GTP TX_GTP(n) " "differential I/O pin \"TX_GTP\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX_GTP(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TX_GTP } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_GTP" } { 0 "TX_GTP(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2937 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TX_GTP(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "TX2_GTP TX2_GTP(n) " "differential I/O pin \"TX2_GTP\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TX2_GTP(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TX2_GTP } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX2_GTP" } { 0 "TX2_GTP(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2936 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TX2_GTP(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_SNC A2_SNC(n) " "differential I/O pin \"A2_SNC\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_SNC(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_SNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_SNC" } { 0 "A2_SNC(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2773 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_SNC(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_SNC A1_SNC(n) " "differential I/O pin \"A1_SNC\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_SNC(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_SNC } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_SNC" } { 0 "A1_SNC(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2902 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_SNC(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D2_RX0 D2_RX0(n) " "differential I/O pin \"D2_RX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D2_RX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2_RX0" } { 0 "D2_RX0(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2915 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D2_RX1 D2_RX1(n) " "differential I/O pin \"D2_RX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D2_RX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2_RX1" } { 0 "D2_RX1(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2716 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2916 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_RX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D1_RX0 D1_RX0(n) " "differential I/O pin \"D1_RX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D1_RX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1_RX0" } { 0 "D1_RX0(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2717 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2912 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D1_RX1 D1_RX1(n) " "differential I/O pin \"D1_RX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D1_RX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1_RX1" } { 0 "D1_RX1(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2718 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2913 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_RX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SYSREF5 SYSREF5(n) " "differential I/O pin \"SYSREF5\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SYSREF5(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF5 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSREF5" } { 0 "SYSREF5(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2612 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2934 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF5(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SYSREF6 SYSREF6(n) " "differential I/O pin \"SYSREF6\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SYSREF6(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF6 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSREF6" } { 0 "SYSREF6(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2613 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2935 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF6(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "FPGA_SYNC1 FPGA_SYNC1(n) " "differential I/O pin \"FPGA_SYNC1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"FPGA_SYNC1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SYNC1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC1" } { 0 "FPGA_SYNC1(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2614 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2926 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_SYNC1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D1_SYNCB D1_SYNCB(n) " "differential I/O pin \"D1_SYNCB\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D1_SYNCB(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_SYNCB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D1_SYNCB" } { 0 "D1_SYNCB(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2914 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D1_SYNCB(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "D2_SYNCB D2_SYNCB(n) " "differential I/O pin \"D2_SYNCB\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"D2_SYNCB(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_SYNCB } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D2_SYNCB" } { 0 "D2_SYNCB(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2728 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2917 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { D2_SYNCB(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "REF3 REF3(n) " "differential I/O pin \"REF3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"REF3(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { REF3 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REF3" } { 0 "REF3(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2610 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2931 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { REF3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "RX_GTP RX_GTP(n) " "differential I/O pin \"RX_GTP\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX_GTP(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { RX_GTP } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX_GTP" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2711 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 125598 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { RX_GTP(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "RX2_GTP RX2_GTP(n) " "differential I/O pin \"RX2_GTP\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RX2_GTP(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { RX2_GTP } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RX2_GTP" } { 0 "RX2_GTP(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2932 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { RX2_GTP(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX3 A2_TX3(n) " "differential I/O pin \"A2_TX3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX3(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX3 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX3" } { 0 "A2_TX3(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2911 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX2 A2_TX2(n) " "differential I/O pin \"A2_TX2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX2(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX2" } { 0 "A2_TX2(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 184 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2910 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX1 A2_TX1(n) " "differential I/O pin \"A2_TX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX1" } { 0 "A2_TX1(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2720 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2909 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A2_TX0 A2_TX0(n) " "differential I/O pin \"A2_TX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A2_TX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2_TX0" } { 0 "A2_TX0(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2719 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A2_TX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX3 A1_TX3(n) " "differential I/O pin \"A1_TX3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX3(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX3 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX3" } { 0 "A1_TX3(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2723 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX3(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX2 A1_TX2(n) " "differential I/O pin \"A1_TX2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX2(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX2" } { 0 "A1_TX2(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2724 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX2(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX1 A1_TX1(n) " "differential I/O pin \"A1_TX1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX1(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX1" } { 0 "A1_TX1(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2725 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2904 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX1(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "A1_TX0 A1_TX0(n) " "differential I/O pin \"A1_TX0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"A1_TX0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1_TX0" } { 0 "A1_TX0(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 189 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { A1_TX0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "SYSREF0 SYSREF0(n) " "differential I/O pin \"SYSREF0\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"SYSREF0(n)\"." {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF0 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYSREF0" } { 0 "SYSREF0(n)" } } } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 0 { 0 ""} 0 2611 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2933 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { SYSREF0(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1585832205558 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1585832205558 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1585832207596 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "11 s (5 global, 1 regional, 5 periphery) " "Promoted 11 clocks (5 global, 1 regional, 5 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 2765 periphery CLKCTRL_X132_Y37_N3 " "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 2765 fanout uses periphery clock CLKCTRL_X132_Y37_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 4 67 0 132 24 " "Node drives Periphery Clock Region 4 from (67, 0) to (132, 24)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 2765 periphery CLKCTRL_X132_Y50_N3 " "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 2765 fanout uses periphery clock CLKCTRL_X132_Y50_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 6 67 51 132 77 " "Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X132_Y55_N3 " "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X132_Y55_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 6 67 51 132 77 " "Node drives Periphery Clock Region 6 from (67, 51) to (132, 77)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 regional CLKCTRL_R71 " "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R71" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 1 67 51 132 101 " "Node drives Regional Clock Region 1 from (67, 51) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X132_Y74_N3 " "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X132_Y74_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 7 67 78 132 101 " "Node drives Periphery Clock Region 7 from (67, 78) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 1 periphery CLKCTRL_X132_Y77_N3 " "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X132_Y77_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 7 67 78 132 101 " "Node drives Periphery Clock Region 7 from (67, 78) to (132, 101)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 12233 global CLKCTRL_G10 " "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 12233 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G9 " "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 180 global CLKCTRL_G3 " "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 180 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 2438 global CLKCTRL_G0 " "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 2438 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 5738 global CLKCTRL_G11 " "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 5738 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1585832214478 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1585832214478 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585832214483 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_pcs8g " "Entity alt_xcvr_csr_pcs8g" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7hq1 " "Entity dcfifo_7hq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1585832220020 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1585832220020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220299 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220299 ""}
{ "Info" "ISTA_SDC_FOUND" "arria5_tst1.sdc " "Reading SDC File: 'arria5_tst1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832220304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 142 pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(142): pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\] could not be matched with a pin" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 142 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(142): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock \{pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220539 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 143 pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at arria5_tst1.sdc(143): pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock arria5_tst1.sdc 143 Argument -source is an empty collection " "Ignored create_generated_clock at arria5_tst1.sdc(143): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\} -source \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\} \[get_pins \{pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220556 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 197 *delayed_wrptr_g* keeper " "Ignored filter at arria5_tst1.sdc(197): *delayed_wrptr_g* could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220556 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 197 Argument <from> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(197): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_ue9:dffpipe3\|dffe4a*\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220560 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 198 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(198): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 198 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(198): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[1\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220560 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 199 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(199): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 199 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(199): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[3\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220561 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 201 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(201): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 201 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(201): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[2\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220563 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 202 Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(202): Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 202 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(202): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila_D2\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac2_D2\|reg_out\[0\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220563 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 203 Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] keeper " "Ignored filter at arria5_tst1.sdc(203): Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 203 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(203): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[0\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220564 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 204 Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] keeper " "Ignored filter at arria5_tst1.sdc(204): Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 204 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(204): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[0\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[2\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220564 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 205 Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] keeper " "Ignored filter at arria5_tst1.sdc(205): Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 205 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(205): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[3\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[3\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220566 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 206 Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] keeper " "Ignored filter at arria5_tst1.sdc(206): Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\] could not be matched with a keeper" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 206 Argument <to> is an empty collection " "Ignored set_false_path at arria5_tst1.sdc(206): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\] " "set_false_path -from \[get_keepers \{sync_align_ila:sa_ila\|datak_reg\[1\]\}\] -to \[get_keepers \{Block_read_spi:spi_custom_phy_dac1\|reg_out\[1\]\}\]" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220566 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220624 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220629 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220635 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220636 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220642 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220643 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220649 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220650 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220656 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220658 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220663 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220664 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220669 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220670 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220674 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220678 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220684 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220685 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220689 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220697 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220698 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220705 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220707 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220711 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220715 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220723 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220724 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220729 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220737 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220738 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220742 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220748 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220749 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220755 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220756 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220760 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220765 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220765 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220765 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220770 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220771 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220777 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220781 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220781 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220787 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220787 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220788 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220793 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220798 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220798 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220803 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220807 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220812 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220816 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220821 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220827 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220828 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220828 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220834 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220839 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220839 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_1\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220843 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220848 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220848 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220852 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220852 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220856 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220861 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220864 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220869 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220873 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220877 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220880 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220884 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220889 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220889 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220889 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220895 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220896 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220901 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220905 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220910 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220914 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220918 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220922 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220926 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220930 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220935 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220940 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220944 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220949 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220954 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220958 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220963 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220967 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220974 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220979 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220979 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220981 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220988 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220990 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220994 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220994 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832220999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832220999 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832220999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221006 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221007 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_0\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221011 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221015 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221022 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221023 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[3\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221027 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221031 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221038 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221043 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221045 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221049 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221052 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221058 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221062 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221062 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221070 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221071 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221076 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221080 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221088 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221089 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221094 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221098 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221103 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221107 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221111 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221115 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221120 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221124 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221127 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221133 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[7\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221134 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221138 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221142 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[8\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221146 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[9\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221150 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221154 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221159 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[6\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221159 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221163 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|delayed_wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221168 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth2\|clr_fifo_125_0\} -to \{eth_1g_top:eth2\|fifo_to_125:fifo_to_125_0\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221172 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[2\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221180 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221185 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221189 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[4\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221192 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[1\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221196 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221196 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|sub_parity10a\[0\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221199 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|wrptr_g\[5\]\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221204 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|parity9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221209 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221213 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221221 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221222 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221227 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221232 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221237 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a1\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221242 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221247 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a4\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221255 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a9~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221256 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a3~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221262 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a6\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221267 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a7~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221271 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a8\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221276 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a2~DUPLICATE\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221281 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a5\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221285 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "arria5_tst1.sdc 228 eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 clock or keeper or register or port or pin or cell or partition " "Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path arria5_tst1.sdc 228 Argument <to> is not an object ID " "Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\} " "set_false_path -from \{eth_1g_top:eth1\|clr_fifo_125_1\} -to \{eth_1g_top:eth1\|fifo_to_125:fifo_to_125_1\|dcfifo:dcfifo_component\|dcfifo_7hq1:auto_generated\|a_graycounter_l6c:wrptr_g1p\|counter8a0\}" {  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1585832221290 ""}  } { { "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1585832221290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDC1.sdc " "Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1585832221893 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/av_xcvr_reconfig.sdc " "Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832221893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "C:/Work/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" "" { Text "C:/Work/FPGA_072/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1585832221928 ""}
{ "Info" "ISTA_SDC_FOUND" "phy_reconfig/altera_reset_controller.sdc " "Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832221928 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arria_5_072.sdc " "Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1585832222032 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/av_xcvr_reconfig.sdc " "Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832222032 ""}
{ "Info" "ISTA_SDC_FOUND" "reconfig_phy1/altera_reset_controller.sdc " "Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832222036 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_reset_controller.sdc " "Reading SDC File: 'eth1/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832222037 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_pcs_pma_phyip.sdc " "Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832222039 ""}
{ "Info" "ISTA_SDC_FOUND" "eth1/altera_eth_tse_mac.sdc " "Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1585832222077 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222270 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222270 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222270 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222270 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222270 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222284 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222284 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222284 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222284 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222285 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222286 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222286 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222286 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222286 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222286 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222286 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222286 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222287 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222287 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[0\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[1\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\] " "Ignoring clock spec: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.pclk_from_cgb\[2\] Reason: Clock derived from ignored clock: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|outclk\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot " "Specified master clock: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] not found on or feeding the specified source node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|ffplloutbot" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1585832222288 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1585832222288 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222289 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb " "Ignoring clock spec: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1585832222289 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA360" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370 " "From: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA370" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141 " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA141" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout " "From: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1  to: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_INTCLK1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: custom_phy_dac:dac2\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|pldrxclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys~BURIED_SYNC_DATA19" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|coreclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA21" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\|wys~BURIED_SYNC_DATA158" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_rx_pld_pcs_interface\|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: clockinfrom8gpcs  to: pld8gtxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk " "Cell: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_tx_pld_pcs_interface\|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159 " "From: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll240_120_ADC1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_125_eth0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: pll_96_dac1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1585832222470 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1585832222470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1585832223504 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac1\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416 " "Node: dac2\|custom_phy_dac_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.pll_mux.pll_refclk_select_mux\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1585832223536 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1585832223536 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1585832223536 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 44 clocks " "Found 44 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc1_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma " "   8.330 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pcs\|ch\[0\].inst_av_pcs_ch\|inst_av_hssi_8g_rx_pcs\|wys\|rcvdclkpma" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   4.165 adc2_phy\|custom_phy_4line_inst\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   0.833 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr " "   8.331 custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_refclk_to_cdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   8.000 eth1\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   8.000 eth2\|eth_full1_inst\|i_custom_phyip_0\|A5\|transceiver_core\|gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   1.600 eth_1g_top:eth1\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.600 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk " "   1.600 eth_1g_top:eth2\|eth1_0002:eth_full1_inst\|altera_xcvr_custom:i_custom_phyip_0\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.wire_cdr_to_deser_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.665 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "   2.665 pll_0002:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.997 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "   7.997 pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.082 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "   2.082 pll_96_0002:pll_96_dac1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.665 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "   2.665 pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.082 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "   2.082 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.165 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "   4.165 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.331 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "   8.331 pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\|outclk_wire\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.777         REF3 " "   2.777         REF3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1585832223547 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1585832223547 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585832225686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1585832226102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1585832226135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585832226234 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1585832226517 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1585832226702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1585832226716 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1585832226801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1585832245142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Block RAM " "Packed 132 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1585832245268 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1585832245268 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK0 " "Node \"DCLK0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK0(n) " "Node \"DCLK0(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK0(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK5 " "Node \"DCLK5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK5(n) " "Node \"DCLK5(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK5(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK6 " "Node \"DCLK6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK6(n) " "Node \"DCLK6(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK6(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_F48MHZ " "Node \"FPGA_F48MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_F48MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_F48MHZ(n) " "Node \"FPGA_F48MHZ(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_F48MHZ(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC2 " "Node \"FPGA_SYNC2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC2(n) " "Node \"FPGA_SYNC2(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC2(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC3 " "Node \"FPGA_SYNC3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_SYNC3(n) " "Node \"FPGA_SYNC3(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_SYNC3(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "si570_clk " "Node \"si570_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si570_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "si570_clk(n) " "Node \"si570_clk(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si570_clk(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1585832250281 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1585832250281 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:10 " "Fitter preparation operations ending: elapsed time is 00:01:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585832250284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1585832267476 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1585832290117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:08:31 " "Fitter placement preparation operations ending: elapsed time is 00:08:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585832779798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1585832874438 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1585833169343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:58 " "Fitter placement operations ending: elapsed time is 00:04:58" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585833169343 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "AD25 pin UPR_AT1_8 " "Shared VREF AD25 is used as GPIO (pin UPR_AT1_8). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1585833185484 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "K21 pin A18 " "Shared VREF K21 is used as GPIO (pin A18). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1585833185484 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "K8 pin UART1_RX " "Shared VREF K8 is used as GPIO (pin UART1_RX). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1585833185484 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "H25 pin DAC_SYNC " "Shared VREF H25 is used as GPIO (pin DAC_SYNC). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1585833185485 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "K6 pin ADDR2 " "Shared VREF K6 is used as GPIO (pin ADDR2). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1585833185485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1585833186497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X72_Y22 X83_Y33 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X72_Y22 to location X83_Y33" {  } { { "loc" "" { Generic "C:/Work/FPGA_072/project_072_z/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X72_Y22 to location X83_Y33"} { { 12 { 0 ""} 72 22 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1585833381012 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1585833381012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:40 " "Fitter routing operations ending: elapsed time is 00:03:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585833423194 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 470.21 " "Total time spent on timing analysis during the Fitter is 470.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1585833463696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585833464714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585833472249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1585833472282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1585833483114 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:48 " "Fitter post-fit operations ending: elapsed time is 00:01:48" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1585833571504 ""}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1748 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572326 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1748 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572326 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1748 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572326 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1748 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572337 "|top_module|custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[3\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1572 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572337 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[2\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1572 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572337 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[1\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1572 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572338 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Critical Warning" "WCUT_CUT_ARRIAV_CORECLK_CONNECTION_LEGALITY_CHECK" "HSSI 8G RX PCS custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys coreclk input of the Receiver channel is not driven by rx clkout of its own channel " "Coreclk source from HSSI 8G RX PCS atom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\|wys does not have the same 0 ppm source with respect to PCS internal clock because of coreclk input of the Receiver channel is not driven by rx clkout of its own channel." {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 132 -1 0 } } { "custom_phy_4line/av_pcs_ch.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } } { "custom_phy_4line/av_pcs.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } } { "custom_phy_4line/av_xcvr_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } } { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } } { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } } { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } } { "custom_phy_4line.v" "" { Text "C:/Work/FPGA_072/project_072_z/custom_phy_4line.v" 154 0 0 } } { "arria5_tst1.v" "" { Text "C:/Work/FPGA_072/project_072_z/arria5_tst1.v" 1572 0 0 } }  } 1 21196 "Coreclk source from %1!s! atom %2!s! does not have the same 0 ppm source with respect to PCS internal clock because of %3!s!." 0 0 "Fitter" 0 -1 1585833572338 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys"}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1585833576040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/FPGA_072/project_072_z/output_files/arria5_tst1.fit.smsg " "Generated suppressed messages file C:/Work/FPGA_072/project_072_z/output_files/arria5_tst1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1585833581290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 453 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 453 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7869 " "Peak virtual memory: 7869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585833616644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 02 16:20:16 2020 " "Processing ended: Thu Apr 02 16:20:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585833616644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:24:07 " "Elapsed time: 00:24:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585833616644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:30:24 " "Total CPU time (on all processors): 00:30:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585833616644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1585833616644 ""}
