// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_focus_ExtractPixel (
        ap_ready,
        src_val,
        ap_return_0,
        ap_return_1,
        ap_return_2
);


output   ap_ready;
input  [23:0] src_val;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;

wire   [7:0] trunc_ln10_fu_22_p1;

assign ap_ready = 1'b1;

assign trunc_ln10_fu_22_p1 = src_val[7:0];

assign ap_return_0 = trunc_ln10_fu_22_p1;

assign ap_return_1 = {{src_val[15:8]}};

assign ap_return_2 = {{src_val[23:16]}};

endmodule //sobel_focus_ExtractPixel
