# //  Questa Sim-64
# //  Version 10.6c_1 linux_x86_64 Sep 15 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.tb_seg7ctrl 
# Start time: 13:01:19 on Sep 17,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.subprog_pkg(body)
# Loading work.tb_seg7ctrl(testbench)#1
add wave -position insertpoint  \
sim:/tb_seg7ctrl/a_n \
sim:/tb_seg7ctrl/abcdefgdec_n \
sim:/tb_seg7ctrl/disp3 \
sim:/tb_seg7ctrl/disp2 \
sim:/tb_seg7ctrl/disp1 \
sim:/tb_seg7ctrl/disp0 \
sim:/tb_seg7ctrl/mclk \
sim:/tb_seg7ctrl/reset \
sim:/tb_seg7ctrl/d0 \
sim:/tb_seg7ctrl/d1 \
sim:/tb_seg7ctrl/d2 \
sim:/tb_seg7ctrl/d3 \
sim:/tb_seg7ctrl/dec
run 1us
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.subprog_pkg(body)
# Loading work.tb_seg7ctrl(testbench)#1
run 1us
add wave -position insertpoint  \
sim:/tb_seg7ctrl/UUT1/counter/COUNT
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
run 1us
add wave -position insertpoint  \
sim:/tb_seg7ctrl/UUT1/dec2to4/INP \
sim:/tb_seg7ctrl/UUT1/dec2to4/OUTP
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.subprog_pkg(body)
# Loading work.tb_seg7ctrl(testbench)#1
run 1us
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.subprog_pkg(body)
# Loading work.tb_seg7ctrl(testbench)#1
run 1us
# End time: 15:15:57 on Sep 17,2018, Elapsed time: 2:14:38
# Errors: 0, Warnings: 1
