# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831228

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 10720 
				add                 sp, sp, t1
i0000000000:	li                  x29, 10   
i0000000001:	fence                         
i0000000002:	mulh                t0, a6, t5
i0000000003:	addi                a1, sp, 268
i0000000004:	addi                sp, sp, -128
i0000000005:	srai                a3, a3, 10
i0000000006:	sd                  a4, 176(sp)         
				la                  sp, begin_signature
				li                  t1, 5936  
				add                 sp, sp, t1
i0000000007:	sd                  a3, 88(sp)          
				la                  sp, begin_signature
				li                  t1, 7016  
				add                 sp, sp, t1
i0000000008:	lw                  a2, 44(sp)          
i0000000009:	sb                  a1, 886(sp)         
i000000000a:	addi                sp, sp, -448
i000000000b:	lh                  t6, 438(sp)         
i000000000c:	srai                a3, a3, 4 
i000000000d:	sllw                a1, t0, a1
i000000000e:	lwu                 a3, 1856(sp)        
i000000000f:	sllw                zero, a2, a2
i0000000010:	div                 a2, zero, a1
i0000000011:	srai                a2, a2, 31
i0000000012:	addi                a2, sp, 8 
i0000000013:	lw                  a1, 16(sp)          
i0000000014:	ld                  s0, 80(sp)          
i0000000015:	addiw               a3, a3, 16
i0000000016:	sw                  a1, 12(sp)          
i0000000017:	addiw               s9, a1, 250
i0000000018:	divw                a5, a3, a1
i0000000019:	addi                s1, sp, 140
i000000001a:	fsrmi               x0, 6     
				la                  sp, begin_signature
				li                  t1, 10600 
				add                 sp, sp, t1
i000000001b:	ld                  s1, 32(sp)          
i000000001c:	addi                a5, sp, 420
				la                  sp, begin_signature
				li                  t1, 9176  
				add                 sp, sp, t1
i000000001d:	lhu                 a2, -1786(sp)       
i000000001e:	addi                sp, sp, -160
i000000001f:	fence                         
i0000000020:	slli                a1, a1, 17
i0000000021:	srai                a3, a3, 10
i0000000022:	lui                 a0, 18    
				la                  sp, begin_signature
				li                  t1, 11760 
				add                 sp, sp, t1
i0000000023:	lwu                 a0, -1448(sp)       
i0000000024:	ld                  a0, 0(sp)           
i0000000025:	sd                  s6, 288(sp)         
i0000000026:	ld                  a5, -1064(sp)       
i0000000027:	sw                  t2, 88(sp)          
i0000000028:	srai                a3, a3, 11
i0000000029:	addw                a2, a2, a2
				li                  x17, 10   
				la                  sp, begin_signature
				li                  t1, 4784  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 9920  
				add                 sp, sp, t1
				srlw                s8, a5, zero
				lw                  s1, 44(sp)          
				mul                 s1, a4, s4
				fence.i                       
				srli                s0, s0, 2 
				lwu                 s6, 228(sp)         
				sd                  a5, 0(sp)           
	
b000000002a:
				beq                 x29, x17, 1f        
				jal                 x1, i0000000013     
				1: li x29, 10                           
	
				lwu                 zero, -1956(sp)     
				and                 a4, zero, s0
				fence                         
				mul                 s7, s6, s8
				srai                s0, s0, 15
				addi                s1, sp, 200
				srai                s1, s1, 10
i000000002a:	sllw                t5, a3, a1
				la                  sp, begin_signature
				li                  t1, 3160  
				add                 sp, sp, t1
i000000002b:	lwu                 a0, 356(sp)         
				la                  sp, begin_signature
				li                  t1, 14048 
				add                 sp, sp, t1
i000000002c:	ld                  a2, 64(sp)          
i000000002d:	mulh                a3, t0, t6
i000000002e:	addi                a0, sp, 320
i000000002f:	sd                  a3, 664(sp)         
i0000000030:	addw                a3, a3, a3
i0000000031:	sllw                s9, a0, a0
i0000000032:	srliw               a1, s4, 18
i0000000033:	divw                s2, a5, t5
i0000000034:	lw                  a4, 220(sp)         
i0000000035:	sd                  a3, 56(sp)          
i0000000036:	ld                  a2, 136(sp)         
i0000000037:	mulh                a1, s1, a5
i0000000038:	addi                sp, sp, -144
i0000000039:	srai                a1, a1, 14
i000000003a:	fence.i                       
i000000003b:	addi                s4, zero, 9
i000000003c:	ld                  a2, 128(sp)         
i000000003d:	mulw                a1, a1, a1
i000000003e:	fence                         
i000000003f:	addi                sp, sp, -256
i0000000040:	sw                  t2, 100(sp)         
i0000000041:	lbu                 a3, -873(sp)        
i0000000042:	subw                a5, a5, a3
i0000000043:	fence                         
i0000000044:	sllw                s4, a2, a3
i0000000045:	addw                s8, a3, a2
i0000000046:	sub                 s1, s1, a2
i0000000047:	addi                a3, sp, 308
i0000000048:	slli                a3, a3, 5 
i0000000049:	lwu                 a1, -1448(sp)       
i000000004a:	srai                a4, a4, 20
i000000004b:	auipc               a4, 28781 
i000000004c:	sw                  a2, -136(sp)        
i000000004d:	lbu                 a1, 1642(sp)        
				la                  sp, begin_signature
				li                  t1, 13544 
				add                 sp, sp, t1
i000000004e:	lhu                 s10, 598(sp)        
i000000004f:	addi                a5, sp, 296
i0000000050:	ld                  a4, 112(sp)         
i0000000051:	sllw                a3, t2, gp
				li                  x22, 12   
				addi                x29, x29, 1
				la                  sp, begin_signature
				li                  t1, 12912 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 12632 
				add                 sp, sp, t1
				sd                  s0, 96(sp)          
				sw                  tp, 60(sp)          
				remw                s7, s7, s9
				sd                  a5, 16(sp)          
				addi                s0, sp, 232
				fence.i                       
				lb                  gp, 478(sp)         
	
b0000000052:
				pre_branch_macro                        
				blt                 x29, x22, i0000000033
				post_branch_macro                       
	
				sd                  s0, 72(sp)          
				addiw               a4, a4, 12
				fence                         
				addi                s0, s0, 8 
				srai                s0, s0, 14
				sd                  s0, 40(sp)          
				divw                s3, zero, gp
				li                  x29, 10   
i0000000052:	addi                sp, sp, 112
i0000000053:	slt                 a2, t1, a7
i0000000054:	andi                a2, a2, -3
i0000000055:	mulw                t0, a0, s4
i0000000056:	srliw               a1, a6, 5 
i0000000057:	sh                  s3, 342(sp)         
i0000000058:	srli                a3, a3, 15
i0000000059:	sllw                a3, s0, a7
i000000005a:	and                 s0, s0, s1
i000000005b:	lui                 a5, 5     
i000000005c:	addi                sp, sp, -96
i000000005d:	rem                 s0, a2, a2
i000000005e:	addiw               a6, s2, -531
i000000005f:	andi                a2, s6, -1700
i0000000060:	srli                a3, a3, 15
i0000000061:	srai                a0, a0, 11
i0000000062:	sd                  s9, 152(sp)         
i0000000063:	sd                  t5, 144(sp)         
i0000000064:	andi                a4, a4, 2 
i0000000065:	fence                         
i0000000066:	or                  a2, a2, s0
i0000000067:	srli                s1, s1, 9 
i0000000068:	slliw               zero, a2, 26
i0000000069:	addw                a3, s6, s11
i000000006a:	xor                 t1, a3, a1
				la                  sp, begin_signature
				li                  t1, 14056 
				add                 sp, sp, t1
i000000006b:	sw                  a1, -1796(sp)       
i000000006c:	addi                a1, sp, 80
i000000006d:	mulh                s7, a2, a3
i000000006e:	addi                a3, sp, 372
i000000006f:	ld                  a1, 32(sp)          
i0000000070:	andi                a3, gp, -1550
i0000000071:	addi                sp, sp, -192
				la                  sp, begin_signature
				li                  t1, 4600  
				add                 sp, sp, t1
i0000000072:	lwu                 s11, -940(sp)       
i0000000073:	addi                sp, sp, -224
i0000000074:	lwu                 a2, 1380(sp)        
i0000000075:	addi                a1, a1, 3 
i0000000076:	fence                         
i0000000077:	add                 a3, t5, s3
i0000000078:	lui                 a1, 8     
i0000000079:	fence                         
				srai                a5, a5, 4 
				srli                s1, s1, 2 
				divw                a4, a6, s2
				srai                a4, a4, 2 
				ld                  tp, -8(sp)          
				lwu                 a5, -1152(sp)       
				srli                a4, a4, 11
	
b000000007a:
				la                  x23, i0000000087    
				jalr                x10, x23, 0         
	
				ld                  s0, 96(sp)          
				sw                  s11, -72(sp)        
				auipc               a4, 133637
				srai                s0, s0, 12
				addi                sp, sp, -272
				remuw               s1, s10, tp
				mulh                a5, a5, a5
i000000007a:	sd                  a2, 88(sp)          
i000000007b:	ld                  s9, 1216(sp)        
i000000007c:	lw                  gp, 68(sp)          
i000000007d:	sd                  a0, 112(sp)         
i000000007e:	sw                  a0, 32(sp)          
i000000007f:	divw                gp, a3, a3
i0000000080:	andi                a3, s4, -1284
i0000000081:	lw                  s9, 128(sp)         
i0000000082:	addi                a5, sp, 84
i0000000083:	mul                 a1, a1, a1
i0000000084:	xor                 a3, a5, t2
i0000000085:	sw                  a4, 1072(sp)        
i0000000086:	mulhsu              t1, t2, a5
i0000000087:	srli                a5, a5, 7 
i0000000088:	fence.i                       
i0000000089:	addiw               s1, s1, -30
i000000008a:	srliw               t0, s2, 11
i000000008b:	and                 a3, a3, a1
i000000008c:	ld                  a5, 0(sp)           
i000000008d:	remuw               s4, a2, a1
i000000008e:	sraiw               s8, a3, 13
i000000008f:	sb                  a3, 1824(sp)        
i0000000090:	slliw               a3, a1, 10
i0000000091:	sw                  a0, 72(sp)          
i0000000092:	srli                a3, a3, 3 
i0000000093:	andi                a1, a1, -4
i0000000094:	sd                  s9, -552(sp)        
i0000000095:	sw                  s8, 88(sp)          
i0000000096:	srai                a1, a1, 14
i0000000097:	rem                 a3, s11, s10
i0000000098:	subw                a2, a2, a2
i0000000099:	addi                a1, zero, -21
i000000009a:	sllw                a3, a2, a2
i000000009b:	auipc               a4, 39100 
i000000009c:	addi                sp, sp, -336
i000000009d:	lh                  a4, -1504(sp)       
i000000009e:	srai                a0, a0, 3 
i000000009f:	subw                t2, a3, a3
i00000000a0:	ld                  s4, 24(sp)          
i00000000a1:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 6976  
				add                 sp, sp, t1
				srai                s1, s1, 13
				divu                s1, a5, s1
				remuw               s0, s7, s0
				addw                s1, s1, s0
				sb                  tp, -1863(sp)       
				srli                a5, a5, 12
				addi                sp, sp, 32
	
b00000000a2:
				jal                 x1, i00000000b0     
	
				lw                  zero, 116(sp)       
				sltu                t2, s4, gp
