<profile>

<section name = "Vitis HLS Report for 'conv_combined'" level="0">
<item name = "Date">Fri May  6 15:13:16 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">conv_combined</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.978 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_1_VITIS_LOOP_29_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_31_3">?, ?, 2 ~ ?, -, -, ?, no</column>
<column name="  ++ VITIS_LOOP_32_4">1, ?, 1, 1, 1, 1 ~ ?, yes</column>
<column name="- VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8">?, ?, 1, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, -, 0, 648, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 5, 1407, 910, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 208, -</column>
<column name="Register">-, -, 1063, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 2, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CRTL_BUS_s_axi_U">CRTL_BUS_s_axi, 0, 0, 195, 298, 0</column>
<column name="mul_31ns_32ns_63_2_1_U4">mul_31ns_32ns_63_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_31ns_96ns_127_5_1_U3">mul_31ns_96ns_127_5_1, 0, 3, 441, 256, 0</column>
<column name="mul_32ns_32ns_64_2_1_U1">mul_32ns_32ns_64_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32ns_64ns_96_5_1_U2">mul_32ns_64ns_96_5_1, 0, 2, 441, 256, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16s_16s_23_4_1_U5">mul_mul_16s_16s_23_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_23_4_1_U6">mul_mul_16s_16s_23_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_23_4_1_U7">mul_mul_16s_16s_23_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_300_p2">+, 0, 0, 32, 32, 1</column>
<column name="add_ln28_1_fu_455_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln31_fu_466_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln32_fu_477_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln42_1_fu_374_p2">+, 0, 0, 134, 127, 1</column>
<column name="grp_fu_286_p2">+, 0, 0, 32, 32, 1</column>
<column name="ret_V_1_fu_417_p2">+, 0, 0, 30, 23, 23</column>
<column name="ret_V_2_fu_500_p2">+, 0, 0, 30, 23, 23</column>
<column name="ret_V_fu_393_p2">+, 0, 0, 30, 23, 23</column>
<column name="grp_fu_291_p2">-, 0, 0, 32, 32, 32</column>
<column name="outH_fu_305_p2">-, 0, 0, 32, 32, 32</column>
<column name="cmp5270_fu_310_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="cmp9258_fu_450_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln28_fu_461_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="icmp_ln31_fu_472_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln32_fu_487_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln42_fu_380_p2">icmp, 0, 0, 49, 127, 127</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="dwt_o">9, 2, 16, 32</column>
<column name="dx_o">9, 2, 16, 32</column>
<column name="empty_18_reg_273">9, 2, 16, 32</column>
<column name="empty_reg_229">9, 2, 16, 32</column>
<column name="fh_reg_239">9, 2, 32, 64</column>
<column name="fw_1_reg_250">9, 2, 31, 62</column>
<column name="indvar_flatten38_reg_207">9, 2, 127, 254</column>
<column name="indvar_flatten_reg_218">9, 2, 63, 126</column>
<column name="lhs_4_reg_261">9, 2, 16, 32</column>
<column name="y">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="FH_read_reg_545">32, 0, 32, 0</column>
<column name="FW_read_reg_537">32, 0, 32, 0</column>
<column name="H_read_reg_557">32, 0, 32, 0</column>
<column name="W_read_reg_552">32, 0, 32, 0</column>
<column name="add_ln28_1_reg_706">63, 0, 63, 0</column>
<column name="add_ln31_reg_714">32, 0, 32, 0</column>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="bound_reg_701">63, 0, 63, 0</column>
<column name="cmp9258_reg_692">1, 0, 1, 0</column>
<column name="empty_18_reg_273">16, 0, 16, 0</column>
<column name="empty_19_reg_613">31, 0, 31, 0</column>
<column name="empty_reg_229">16, 0, 16, 0</column>
<column name="fh_reg_239">32, 0, 32, 0</column>
<column name="fw_1_reg_250">31, 0, 31, 0</column>
<column name="fwprop_read_reg_533">1, 0, 1, 0</column>
<column name="indvar_flatten38_reg_207">127, 0, 127, 0</column>
<column name="indvar_flatten_reg_218">63, 0, 63, 0</column>
<column name="lhs_4_reg_261">16, 0, 16, 0</column>
<column name="mul_ln1118_reg_659">23, 0, 23, 0</column>
<column name="mul_ln28_reg_696">23, 0, 23, 0</column>
<column name="mul_ln42_1_reg_608">64, 0, 64, 0</column>
<column name="mul_ln42_2_reg_628">96, 0, 96, 0</column>
<column name="mul_ln42_3_reg_669">127, 0, 127, 0</column>
<column name="mul_ln42_reg_664">23, 0, 23, 0</column>
<column name="outH_reg_568">32, 0, 32, 0</column>
<column name="reg_296">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 6, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_combined, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv_combined, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv_combined, return value</column>
<column name="x">in, 16, ap_none, x, pointer</column>
<column name="dx_i">in, 16, ap_ovld, dx, pointer</column>
<column name="dx_o">out, 16, ap_ovld, dx, pointer</column>
<column name="dx_o_ap_vld">out, 1, ap_ovld, dx, pointer</column>
<column name="wt">in, 16, ap_none, wt, pointer</column>
<column name="dwt_i">in, 16, ap_ovld, dwt, pointer</column>
<column name="dwt_o">out, 16, ap_ovld, dwt, pointer</column>
<column name="dwt_o_ap_vld">out, 1, ap_ovld, dwt, pointer</column>
<column name="y">out, 16, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="dy">in, 16, ap_none, dy, pointer</column>
<column name="b">in, 16, ap_none, b, scalar</column>
<column name="db">in, 16, ap_none, db, scalar</column>
</table>
</item>
</section>
</profile>
