Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  8 16:08:55 2023
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.898        0.000                      0                   12        0.188        0.000                      0                   12        4.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_100m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m            6.898        0.000                      0                   12        0.188        0.000                      0                   12        4.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100m                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :            0  Failing Endpoints,  Worst Slack        6.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.766ns (25.228%)  route 2.270ns (74.772%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.934     6.570    cnt_reg[5]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  cnt[7]_i_2/O
                         net (fo=2, routed)           0.692     7.386    cnt[7]_i_2_n_0
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.510 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.644     8.154    p_0_in__0[7]
    SLICE_X34Y46         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.030    15.052    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.834ns (30.237%)  route 1.924ns (69.763%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  cnt_reg[1]/Q
                         net (fo=7, routed)           0.896     6.433    cnt_reg[1]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.299     6.732 r  led[0]_i_2/O
                         net (fo=1, routed)           0.464     7.196    led[0]_i_2_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.116     7.312 r  led[0]_i_1/O
                         net (fo=4, routed)           0.564     7.876    p_0_in
    SLICE_X34Y44         FDRE                                         r  led_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  led_reg[0]_lopt_replica_3/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.249    14.808    led_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.834ns (30.237%)  route 1.924ns (69.763%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  cnt_reg[1]/Q
                         net (fo=7, routed)           0.896     6.433    cnt_reg[1]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.299     6.732 r  led[0]_i_2/O
                         net (fo=1, routed)           0.464     7.196    led[0]_i_2_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.116     7.312 r  led[0]_i_1/O
                         net (fo=4, routed)           0.564     7.876    p_0_in
    SLICE_X34Y44         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.274    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.235    14.822    led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.834ns (30.882%)  route 1.867ns (69.118%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  cnt_reg[1]/Q
                         net (fo=7, routed)           0.896     6.433    cnt_reg[1]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.299     6.732 r  led[0]_i_2/O
                         net (fo=1, routed)           0.464     7.196    led[0]_i_2_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.116     7.312 r  led[0]_i_1/O
                         net (fo=4, routed)           0.507     7.818    p_0_in
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.448    14.820    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica_2/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)       -0.249    14.809    led_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.834ns (30.894%)  route 1.866ns (69.106%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.537 f  cnt_reg[1]/Q
                         net (fo=7, routed)           0.896     6.433    cnt_reg[1]
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.299     6.732 r  led[0]_i_2/O
                         net (fo=1, routed)           0.464     7.196    led[0]_i_2_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I0_O)        0.116     7.312 r  led[0]_i_1/O
                         net (fo=4, routed)           0.506     7.817    p_0_in
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.448    14.820    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X34Y48         FDRE (Setup_fdre_C_D)       -0.235    14.823    led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.747ns (36.887%)  route 1.278ns (63.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.896     6.433    cnt_reg[1]
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.328     6.761 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.382     7.143    p_0_in__0[2]
    SLICE_X34Y46         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.277    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.238    14.822    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.766ns (38.020%)  route 1.249ns (61.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  cnt_reg[5]/Q
                         net (fo=3, routed)           0.934     6.570    cnt_reg[5]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  cnt[7]_i_2/O
                         net (fo=2, routed)           0.315     7.009    cnt[7]_i_2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     7.133 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.133    p_0_in__0[6]
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.448    14.820    clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.029    15.072    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.580ns (34.938%)  route 1.080ns (65.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  cnt_reg[3]/Q
                         net (fo=5, routed)           1.080     6.654    cnt_reg[3]
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.778    p_0_in__0[3]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    15.113    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.608ns (36.017%)  route 1.080ns (63.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  cnt_reg[3]/Q
                         net (fo=5, routed)           1.080     6.654    cnt_reg[3]
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.806 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.806    p_0_in__0[4]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    15.157    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m rise@10.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.746ns (45.352%)  route 0.899ns (54.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.537 r  cnt_reg[1]/Q
                         net (fo=7, routed)           0.899     6.436    cnt_reg[1]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.327     6.763 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.763    p_0_in__0[1]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.447    14.819    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.299    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    15.157    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  8.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.136     1.754    cnt_reg_n_0_[0]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    p_0_in__0[5]
    SLICE_X34Y46         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121     1.611    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cnt_reg[2]/Q
                         net (fo=6, routed)           0.106     1.748    cnt_reg[2]
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.049     1.797 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    p_0_in__0[4]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107     1.597    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  cnt_reg[2]/Q
                         net (fo=6, routed)           0.106     1.748    cnt_reg[2]
    SLICE_X35Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    p_0_in__0[3]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.582    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[6]/Q
                         net (fo=3, routed)           0.168     1.788    cnt_reg[6]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    p_0_in__0[6]
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.201     1.819    cnt_reg_n_0_[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.861 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    p_0_in__0[1]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107     1.584    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  cnt_reg[0]/Q
                         net (fo=7, routed)           0.201     1.819    cnt_reg_n_0_[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    p_0_in__0[0]
    SLICE_X35Y46         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.568    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.521%)  route 0.444ns (70.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[6]/Q
                         net (fo=3, routed)           0.212     1.831    cnt_reg[6]
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.232     2.108    p_0_in__0[7]
    SLICE_X34Y46         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.479     1.512    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.053     1.565    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.185ns (32.242%)  route 0.389ns (67.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.270     1.888    cnt_reg_n_0_[0]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.044     1.932 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.119     2.051    p_0_in__0[2]
    SLICE_X34Y46         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.833     1.991    clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)        -0.009     1.481    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.187ns (31.189%)  route 0.413ns (68.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.212     1.831    cnt_reg[6]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.046     1.877 r  led[0]_i_1/O
                         net (fo=4, routed)           0.201     2.078    p_0_in
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica/C
                         clock pessimism             -0.479     1.513    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)        -0.007     1.506    led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m rise@0.000ns - clk_100m rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.187ns (31.189%)  route 0.413ns (68.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  cnt_reg[6]/Q
                         net (fo=3, routed)           0.212     1.831    cnt_reg[6]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.046     1.877 r  led[0]_i_1/O
                         net (fo=4, routed)           0.201     2.078    p_0_in
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.834     1.992    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica_2/C
                         clock pessimism             -0.479     1.513    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)        -0.014     1.499    led_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.579    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46    cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46    cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46    cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46    cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46    cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44    led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    cnt_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100m
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.057ns (50.915%)  route 3.912ns (49.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  led_reg[0]/Q
                         net (fo=1, routed)           3.912     9.547    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.087 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.087    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 4.064ns (52.217%)  route 3.719ns (47.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.566     5.118    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  led_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  led_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           3.719     9.355    led_reg[0]_lopt_replica_3_1
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.901 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.901    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.941ns  (logic 4.043ns (58.255%)  route 2.898ns (41.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.567     5.119    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.898     8.534    led_reg[0]_lopt_replica_1
    H5                   OBUF (Prop_obuf_I_O)         3.525    12.060 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.060    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 4.025ns (59.622%)  route 2.726ns (40.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.567     5.119    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  led_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           2.726     8.363    led_reg[0]_lopt_replica_2_1
    J5                   OBUF (Prop_obuf_I_O)         3.507    11.870 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.870    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.372ns (62.369%)  route 0.828ns (37.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  led_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.828     2.470    led_reg[0]_lopt_replica_2_1
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.679 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.679    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.390ns (60.349%)  route 0.914ns (39.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.565     1.478    clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.914     2.556    led_reg[0]_lopt_replica_1
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.782 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.782    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.411ns (51.381%)  route 1.335ns (48.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  led_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  led_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           1.335     2.976    led_reg[0]_lopt_replica_3_1
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.223 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.223    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.833ns  (logic 1.404ns (49.570%)  route 1.429ns (50.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.564     1.477    clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  led_reg[0]/Q
                         net (fo=1, routed)           1.429     3.070    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.240     4.310 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.310    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





