#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Tue May 16 06:22:08 2017
# Process ID: 11296
# Current directory: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_xilmonitor_subset0_0_synth_1
# Command line: vivado.exe -log xcl_design_xilmonitor_subset0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_xilmonitor_subset0_0.tcl
# Log file: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_xilmonitor_subset0_0_synth_1/xcl_design_xilmonitor_subset0_0.vds
# Journal file: C:/Sim/sdaccel_ku/xcl_design/xcl_design.runs/xcl_design_xilmonitor_subset0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_xilmonitor_subset0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 418.113 ; gain = 208.520
INFO: [Synth 8-638] synthesizing module 'xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/synth/xcl_design_xilmonitor_subset0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'top_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/top_xcl_design_xilmonitor_subset0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_10_core' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/287a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_10_core' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/287a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'tdata_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdata_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdata_xcl_design_xilmonitor_subset0_0' (2#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdata_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tuser_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tuser_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tuser_xcl_design_xilmonitor_subset0_0' (3#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tuser_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tid_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tid_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tid_xcl_design_xilmonitor_subset0_0' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tid_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tdest_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdest_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdest_xcl_design_xilmonitor_subset0_0' (5#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tdest_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tstrb_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tstrb_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tstrb_xcl_design_xilmonitor_subset0_0' (6#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tstrb_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tkeep_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tkeep_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tkeep_xcl_design_xilmonitor_subset0_0' (7#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tkeep_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tlast_xcl_design_xilmonitor_subset0_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tlast_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tlast_xcl_design_xilmonitor_subset0_0' (8#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/tlast_xcl_design_xilmonitor_subset0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'top_xcl_design_xilmonitor_subset0_0' (9#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/hdl/top_xcl_design_xilmonitor_subset0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_xilmonitor_subset0_0' (10#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_xilmonitor_subset0_0/synth/xcl_design_xilmonitor_subset0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 455.582 ; gain = 245.988
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 455.582 ; gain = 245.988
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1001.320 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1001.320 ; gain = 791.727
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1001.320 ; gain = 791.727
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1001.320 ; gain = 791.727
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1001.320 ; gain = 791.727
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1001.320 ; gain = 791.727
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1237.121 ; gain = 1027.527
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1237.121 ; gain = 1027.527
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1247.629 ; gain = 1038.035
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1247.629 ; gain = 1038.035
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1247.629 ; gain = 1038.035
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1247.629 ; gain = 1038.035
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1247.629 ; gain = 1038.035
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1247.629 ; gain = 1038.035
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1247.629 ; gain = 1038.035

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1247.629 ; gain = 1038.035
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1331.688 ; gain = 989.113
