Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_sram_tb_isim_beh.exe -prj C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_sram_tb_beh.prj work.sixtyfour_by_eight_bit_sram_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/tri_buff.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/d_latch.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/SRAM_Cell.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/three_to_eight_decoder.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/nbit_tristate_buffer.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/MxN_bit_SRAM_Cell_Array.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/eight_by_four_sram.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/Serial_64x4_SRAM.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_static_ram.vhd" into library work
Parsing VHDL file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_sram_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture with_select_arch of entity three_to_eight_decoder [three_to_eight_decoder_default]
Compiling architecture behavioral of entity D_latch [d_latch_default]
Compiling architecture behavioral of entity tri_buff [tri_buff_default]
Compiling architecture behavioral of entity SRAM_Cell [sram_cell_default]
Compiling architecture behavioral of entity MxN_bit_SRAM_Cell_Array [\MxN_bit_SRAM_Cell_Array(8,4)\]
Compiling architecture behavioral of entity nbit_tristate_buffer [\nbit_tristate_buffer(4)\]
Compiling architecture behavioral of entity eight_by_four_sram [eight_by_four_sram_default]
Compiling architecture behavioral of entity Serial_64x4_SRAM [\Serial_64x4_SRAM(8)\]
Compiling architecture behavioral of entity sixtyfour_by_eight_bit_static_ram [sixtyfour_by_eight_bit_static_ra...]
Compiling architecture behavior of entity sixtyfour_by_eight_bit_sram_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_sram_tb_isim_beh.exe
Fuse Memory Usage: 33464 KB
Fuse CPU Usage: 702 ms
