# Verilog

Verilog samples from SUBU ASIC chip design team.

<br/>
<br/>

# Counter Up to 25


<img  src="./img/CounterUpTo25.PNG" alt="drawing"/>

<br/>


# 4x1 MUX


<img  src="./img/Mux4x1.PNG" alt="drawing"/>