# Charge-pump Voltage Multiplier Controller Testbench

## Task Contract

Write one top-level Spectre testbench that verifies the public contract of the
supplied read-only `Charge-pump Voltage Multiplier Controller` DUT. The evaluator runs the same submitted bytes
against the correct DUT and five anonymous semantic negative DUTs. Your
testbench must accept the correct DUT and expose all five behavioral faults.

## Public Verilog-A Interface

- Artifact `phase_generator.va`:
  - Module `phase_generator` (required_submodule)
    - position 0: `clk` (input, electrical)
    - position 1: `rst` (input, electrical)
    - position 2: `enable` (input, electrical)
    - position 3: `phase_a` (output, electrical)
    - position 4: `phase_b` (output, electrical)
    - position 5: `phase_tick` (output, electrical)
- Artifact `pump_stage_model.va`:
  - Module `pump_stage_model` (required_submodule)
    - position 0: `clk` (input, electrical)
    - position 1: `rst` (input, electrical)
    - position 2: `enable` (input, electrical)
    - position 3: `phase_a` (input, electrical)
    - position 4: `phase_b` (input, electrical)
    - position 5: `pump_en` (input, electrical)
    - position 6: `vout` (output, electrical)
- Artifact `regulation_comparator.va`:
  - Module `regulation_comparator` (required_submodule)
    - position 0: `vout` (input, electrical)
    - position 1: `target` (input, electrical)
    - position 2: `rst` (input, electrical)
    - position 3: `enable` (input, electrical)
    - position 4: `pump_en` (output, electrical)
    - position 5: `regulation_error` (output, electrical)
- Artifact `voltage_multiplier_top.va`:
  - Module `voltage_multiplier_top` (entry)
    - position 0: `clk` (input, electrical)
    - position 1: `rst` (input, electrical)
    - position 2: `enable` (input, electrical)
    - position 3: `target` (input, electrical)
    - position 4: `vout` (output, electrical)
    - position 5: `phase_a` (output, electrical)
    - position 6: `phase_b` (output, electrical)
    - position 7: `pump_en` (output, electrical)
    - position 8: `regulation_error` (output, electrical)
    - position 9: `ready` (output, electrical)

Stable public Spectre binding:

The submitted `testbench.scs` must use the supplied DUT through this public binding:

- Include paths: `./dut/phase_generator.va`, `./dut/pump_stage_model.va`, `./dut/regulation_comparator.va`, `./dut/voltage_multiplier_top.va`
- DUT instance: `XDUT (clk rst enable target vout phase_a phase_b pump_en regulation_error ready) voltage_multiplier_top leak_step=0.005 pump_step=0.04 ready_tol=0.025`
- Required saved public traces: `clk`, `rst`, `enable`, `target`, `vout`, `phase_a`, `phase_b`, `pump_en`, `regulation_error`, `ready`
- Use one bounded transient analysis with a finite positive stop time.

You must design the stimulus yourself. Save traces as bare public signal names
(for example `clk`, not suffixed or hierarchical forms such as `clk:V` or
`XDUT.clk`). Do not redefine the DUT, drive DUT output nets, save
hierarchical/private nodes, or use checker/gold/internal files.

## Public Parameter Contract

- `phase_generator.vdd` defaults to `0.9` V; valid range: vdd > vss; overrides the public vdd behavior parameter consistently for this module.
- `phase_generator.vss` defaults to `0` V; valid range: vss < vdd; overrides the public vss behavior parameter consistently for this module.
- `phase_generator.vth` defaults to `0.45` V; valid range: vth is finite and preserves the public operating range; overrides the public vth behavior parameter consistently for this module.
- `phase_generator.tr` defaults to `2e-10` s; valid range: tr > 0; overrides the public tr behavior parameter consistently for this module.
- `pump_stage_model.vdd` defaults to `0.9` V; valid range: vdd > vss; overrides the public vdd behavior parameter consistently for this module.
- `pump_stage_model.vss` defaults to `0` V; valid range: vss < vdd; overrides the public vss behavior parameter consistently for this module.
- `pump_stage_model.vth` defaults to `0.45` V; valid range: vth is finite and preserves the public operating range; overrides the public vth behavior parameter consistently for this module.
- `pump_stage_model.pump_step` defaults to `0.04` V; valid range: pump_step is finite and preserves the public operating range; overrides the public pump_step behavior parameter consistently for this module.
- `pump_stage_model.leak_step` defaults to `0.005` V; valid range: leak_step is finite and preserves the public operating range; overrides the public leak_step behavior parameter consistently for this module.
- `pump_stage_model.vout_max` defaults to `1.8` V; valid range: vout_max is finite and preserves the public operating range; overrides the public vout_max behavior parameter consistently for this module.
- `pump_stage_model.tr` defaults to `2e-10` s; valid range: tr > 0; overrides the public tr behavior parameter consistently for this module.
- `regulation_comparator.vdd` defaults to `0.9` V; valid range: vdd > vss; overrides the public vdd behavior parameter consistently for this module.
- `regulation_comparator.vss` defaults to `0` V; valid range: vss < vdd; overrides the public vss behavior parameter consistently for this module.
- `regulation_comparator.vth` defaults to `0.45` V; valid range: vth is finite and preserves the public operating range; overrides the public vth behavior parameter consistently for this module.
- `regulation_comparator.ready_tol` defaults to `0.025` V; valid range: ready_tol is finite and preserves the public operating range; overrides the public ready_tol behavior parameter consistently for this module.
- `regulation_comparator.tr` defaults to `2e-10` s; valid range: tr > 0; overrides the public tr behavior parameter consistently for this module.
- `voltage_multiplier_top.vdd` defaults to `0.9` V; valid range: vdd > vss; overrides the public vdd behavior parameter consistently for this module.
- `voltage_multiplier_top.vss` defaults to `0` V; valid range: vss < vdd; overrides the public vss behavior parameter consistently for this module.
- `voltage_multiplier_top.vth` defaults to `0.45` V; valid range: vth is finite and preserves the public operating range; overrides the public vth behavior parameter consistently for this module.
- `voltage_multiplier_top.pump_step` defaults to `0.04` V; valid range: pump_step is finite and preserves the public operating range; overrides the public pump_step behavior parameter consistently for this module.
- `voltage_multiplier_top.leak_step` defaults to `0.005` V; valid range: leak_step is finite and preserves the public operating range; overrides the public leak_step behavior parameter consistently for this module.
- `voltage_multiplier_top.ready_tol` defaults to `0.025` V; valid range: ready_tol is finite and preserves the public operating range; overrides the public ready_tol behavior parameter consistently for this module.
- `voltage_multiplier_top.vout_max` defaults to `1.8` V; valid range: vout_max is finite and preserves the public operating range; overrides the public vout_max behavior parameter consistently for this module.
- `voltage_multiplier_top.tr` defaults to `2e-10` s; valid range: tr > 0; overrides the public tr behavior parameter consistently for this module.


## Required Behavior

Create stimulus and save traces sufficient for the fixed evaluator oracle to check:

- `P_RESET_DISABLE_CLEAR`: exercise and make observable: Reset clears vout, pump control, readiness, and regulation state; disabled operation suppresses pumping. Required traces: `time`, `clk`, `rst`, `enable`, `vout`, `pump_en`, `regulation_error`, `ready`.
- `P_NONOVERLAP_PHASES`: exercise and make observable: Enabled clock updates alternate phase_a and phase_b while never asserting both phases together. Required traces: `time`, `clk`, `rst`, `enable`, `phase_a`, `phase_b`.
- `P_PUMP_REGULATION`: exercise and make observable: While pump_en is active, enabled phase updates raise vout in bounded pump steps; without pumping, vout leaks downward and remains within rails. Required traces: `time`, `clk`, `rst`, `enable`, `target`, `phase_a`, `phase_b`, `pump_en`, `vout`.
- `P_ERROR_REPORTING`: exercise and make observable: regulation_error continuously reports target minus vout and pump_en requests pumping below the lower tolerance boundary. Required traces: `time`, `rst`, `enable`, `target`, `vout`, `pump_en`, `regulation_error`.
- `P_READY_QUALIFICATION`: exercise and make observable: Ready asserts only after three consecutive enabled clock updates within the regulation tolerance and clears outside qualification. Required traces: `time`, `clk`, `rst`, `enable`, `regulation_error`, `ready`.

Use any deterministic stimulus layout that makes every required public behavior
observable. Exact event counts, absolute event times, sample density, and
reference-deck ordering are not part of the contract unless stated explicitly
above.


The following canonical public behavior is normative for this derived form:

- On reset, clear pump phases, `pump_en`, `ready`, `regulation_error`, and drive `vout` to `vss`.
- `phase_generator` must generate non-overlapping `phase_a` and `phase_b` updates from rising `clk` edges while enabled.
- `regulation_comparator` asserts `pump_en` when `vout` is below `target - ready_tol` and deasserts it when above `target + ready_tol`.
- `pump_stage_model` updates `vout` as a voltage-domain state: it rises by `pump_step` on active pump phases while `pump_en` is high and decays by `leak_step` when disabled.
- Clamp `vout` between `vss` and `vout_max`.
- `regulation_error` must expose `target - vout` as a voltage metric.
- Assert `ready` after three consecutive phase updates within the regulation tolerance.


The required trace names are: `time`, `clk`, `rst`, `enable`, `target`, `vout`, `phase_a`, `phase_b`, `pump_en`, `regulation_error`, `ready`.

## Modeling Constraints

- Submit one self-contained top-level transient `.scs` file.
- Use only the declared `./dut/...` source paths and public DUT interfaces.
- Do not redefine the DUT, drive declared DUT outputs, inspect private internals,
  access undeclared files, or emit a self-reported result.
- Missing traces, setup errors, and invalid runs do not count as behavioral kills.

## Output Contract

Return exactly one artifact named `testbench.scs`. Do not return a DUT,
checker, script, data file, waveform, or auxiliary deck.
