--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise D:/SUM1-Ricea- Alexandra/schema/schema.ise
-intstyle ise -e 3 -s 4 -xml adder1 adder1.ncd -o adder1.twr adder1.pcf

Design file:              adder1.ncd
Physical constraint file: adder1.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2007-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |Cout           |    7.817|
A              |S              |    8.515|
B              |Cout           |    7.596|
B              |S              |    8.288|
Cin            |Cout           |    7.851|
Cin            |S              |    8.458|
---------------+---------------+---------+


Analysis completed Tue Jan 11 13:26:52 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



