
DEM_MODBUS_STM_SLAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce0c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800cec8  0800cec8  0000dec8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d328  0800d328  0000f068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d328  0800d328  0000e328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d330  0800d330  0000f068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d330  0800d330  0000e330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d334  0800d334  0000e334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800d338  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000638  20000068  0800d3a0  0000f068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200006a0  0800d3a0  0000f6a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c4c1  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003692  00000000  00000000  0002b551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001918  00000000  00000000  0002ebe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013ae  00000000  00000000  00030500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019202  00000000  00000000  000318ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d390  00000000  00000000  0004aab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ff40  00000000  00000000  00067e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00107d80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006498  00000000  00000000  00107dc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0010e25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000068 	.word	0x20000068
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800ceac 	.word	0x0800ceac

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000006c 	.word	0x2000006c
 80000fc:	0800ceac 	.word	0x0800ceac

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <__aeabi_cdrcmple>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	0010      	movs	r0, r2
 80003f0:	4662      	mov	r2, ip
 80003f2:	468c      	mov	ip, r1
 80003f4:	0019      	movs	r1, r3
 80003f6:	4663      	mov	r3, ip
 80003f8:	e000      	b.n	80003fc <__aeabi_cdcmpeq>
 80003fa:	46c0      	nop			@ (mov r8, r8)

080003fc <__aeabi_cdcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f002 f955 	bl	80026ac <__ledf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cdcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_dcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f002 f899 	bl	8002544 <__eqdf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_dcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f002 f947 	bl	80026ac <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_dcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_dcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f002 f93d 	bl	80026ac <__ledf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_dcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_dcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f002 f8c3 	bl	80025cc <__gedf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_dcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_dcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f002 f8b9 	bl	80025cc <__gedf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_dcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_cfrcmple>:
 8000468:	4684      	mov	ip, r0
 800046a:	0008      	movs	r0, r1
 800046c:	4661      	mov	r1, ip
 800046e:	e7ff      	b.n	8000470 <__aeabi_cfcmpeq>

08000470 <__aeabi_cfcmpeq>:
 8000470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000472:	f000 fccd 	bl	8000e10 <__lesf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	d401      	bmi.n	800047e <__aeabi_cfcmpeq+0xe>
 800047a:	2100      	movs	r1, #0
 800047c:	42c8      	cmn	r0, r1
 800047e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000480 <__aeabi_fcmpeq>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fc55 	bl	8000d30 <__eqsf2>
 8000486:	4240      	negs	r0, r0
 8000488:	3001      	adds	r0, #1
 800048a:	bd10      	pop	{r4, pc}

0800048c <__aeabi_fcmplt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 fcbf 	bl	8000e10 <__lesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	db01      	blt.n	800049a <__aeabi_fcmplt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_fcmple>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f000 fcb5 	bl	8000e10 <__lesf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	dd01      	ble.n	80004ae <__aeabi_fcmple+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			@ (mov r8, r8)

080004b4 <__aeabi_fcmpgt>:
 80004b4:	b510      	push	{r4, lr}
 80004b6:	f000 fc63 	bl	8000d80 <__gesf2>
 80004ba:	2800      	cmp	r0, #0
 80004bc:	dc01      	bgt.n	80004c2 <__aeabi_fcmpgt+0xe>
 80004be:	2000      	movs	r0, #0
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	2001      	movs	r0, #1
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)

080004c8 <__aeabi_fcmpge>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fc59 	bl	8000d80 <__gesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	da01      	bge.n	80004d6 <__aeabi_fcmpge+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)

080004dc <__aeabi_uldivmod>:
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d111      	bne.n	8000504 <__aeabi_uldivmod+0x28>
 80004e0:	2a00      	cmp	r2, #0
 80004e2:	d10f      	bne.n	8000504 <__aeabi_uldivmod+0x28>
 80004e4:	2900      	cmp	r1, #0
 80004e6:	d100      	bne.n	80004ea <__aeabi_uldivmod+0xe>
 80004e8:	2800      	cmp	r0, #0
 80004ea:	d002      	beq.n	80004f2 <__aeabi_uldivmod+0x16>
 80004ec:	2100      	movs	r1, #0
 80004ee:	43c9      	mvns	r1, r1
 80004f0:	0008      	movs	r0, r1
 80004f2:	b407      	push	{r0, r1, r2}
 80004f4:	4802      	ldr	r0, [pc, #8]	@ (8000500 <__aeabi_uldivmod+0x24>)
 80004f6:	a102      	add	r1, pc, #8	@ (adr r1, 8000500 <__aeabi_uldivmod+0x24>)
 80004f8:	1840      	adds	r0, r0, r1
 80004fa:	9002      	str	r0, [sp, #8]
 80004fc:	bd03      	pop	{r0, r1, pc}
 80004fe:	46c0      	nop			@ (mov r8, r8)
 8000500:	fffffee9 	.word	0xfffffee9
 8000504:	b403      	push	{r0, r1}
 8000506:	4668      	mov	r0, sp
 8000508:	b501      	push	{r0, lr}
 800050a:	9802      	ldr	r0, [sp, #8]
 800050c:	f000 f83c 	bl	8000588 <__udivmoddi4>
 8000510:	9b01      	ldr	r3, [sp, #4]
 8000512:	469e      	mov	lr, r3
 8000514:	b002      	add	sp, #8
 8000516:	bc0c      	pop	{r2, r3}
 8000518:	4770      	bx	lr
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_f2uiz>:
 800051c:	219e      	movs	r1, #158	@ 0x9e
 800051e:	b510      	push	{r4, lr}
 8000520:	05c9      	lsls	r1, r1, #23
 8000522:	1c04      	adds	r4, r0, #0
 8000524:	f7ff ffd0 	bl	80004c8 <__aeabi_fcmpge>
 8000528:	2800      	cmp	r0, #0
 800052a:	d103      	bne.n	8000534 <__aeabi_f2uiz+0x18>
 800052c:	1c20      	adds	r0, r4, #0
 800052e:	f001 f875 	bl	800161c <__aeabi_f2iz>
 8000532:	bd10      	pop	{r4, pc}
 8000534:	219e      	movs	r1, #158	@ 0x9e
 8000536:	1c20      	adds	r0, r4, #0
 8000538:	05c9      	lsls	r1, r1, #23
 800053a:	f000 fe0b 	bl	8001154 <__aeabi_fsub>
 800053e:	f001 f86d 	bl	800161c <__aeabi_f2iz>
 8000542:	2380      	movs	r3, #128	@ 0x80
 8000544:	061b      	lsls	r3, r3, #24
 8000546:	469c      	mov	ip, r3
 8000548:	4460      	add	r0, ip
 800054a:	e7f2      	b.n	8000532 <__aeabi_f2uiz+0x16>

0800054c <__aeabi_d2uiz>:
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	2200      	movs	r2, #0
 8000550:	4b0c      	ldr	r3, [pc, #48]	@ (8000584 <__aeabi_d2uiz+0x38>)
 8000552:	0004      	movs	r4, r0
 8000554:	000d      	movs	r5, r1
 8000556:	f7ff ff7d 	bl	8000454 <__aeabi_dcmpge>
 800055a:	2800      	cmp	r0, #0
 800055c:	d104      	bne.n	8000568 <__aeabi_d2uiz+0x1c>
 800055e:	0020      	movs	r0, r4
 8000560:	0029      	movs	r1, r5
 8000562:	f003 f823 	bl	80035ac <__aeabi_d2iz>
 8000566:	bd70      	pop	{r4, r5, r6, pc}
 8000568:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <__aeabi_d2uiz+0x38>)
 800056a:	2200      	movs	r2, #0
 800056c:	0020      	movs	r0, r4
 800056e:	0029      	movs	r1, r5
 8000570:	f002 fbf0 	bl	8002d54 <__aeabi_dsub>
 8000574:	f003 f81a 	bl	80035ac <__aeabi_d2iz>
 8000578:	2380      	movs	r3, #128	@ 0x80
 800057a:	061b      	lsls	r3, r3, #24
 800057c:	469c      	mov	ip, r3
 800057e:	4460      	add	r0, ip
 8000580:	e7f1      	b.n	8000566 <__aeabi_d2uiz+0x1a>
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	41e00000 	.word	0x41e00000

08000588 <__udivmoddi4>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	4657      	mov	r7, sl
 800058c:	464e      	mov	r6, r9
 800058e:	4645      	mov	r5, r8
 8000590:	46de      	mov	lr, fp
 8000592:	b5e0      	push	{r5, r6, r7, lr}
 8000594:	0004      	movs	r4, r0
 8000596:	000d      	movs	r5, r1
 8000598:	4692      	mov	sl, r2
 800059a:	4699      	mov	r9, r3
 800059c:	b083      	sub	sp, #12
 800059e:	428b      	cmp	r3, r1
 80005a0:	d830      	bhi.n	8000604 <__udivmoddi4+0x7c>
 80005a2:	d02d      	beq.n	8000600 <__udivmoddi4+0x78>
 80005a4:	4649      	mov	r1, r9
 80005a6:	4650      	mov	r0, sl
 80005a8:	f003 f976 	bl	8003898 <__clzdi2>
 80005ac:	0029      	movs	r1, r5
 80005ae:	0006      	movs	r6, r0
 80005b0:	0020      	movs	r0, r4
 80005b2:	f003 f971 	bl	8003898 <__clzdi2>
 80005b6:	1a33      	subs	r3, r6, r0
 80005b8:	4698      	mov	r8, r3
 80005ba:	3b20      	subs	r3, #32
 80005bc:	d434      	bmi.n	8000628 <__udivmoddi4+0xa0>
 80005be:	469b      	mov	fp, r3
 80005c0:	4653      	mov	r3, sl
 80005c2:	465a      	mov	r2, fp
 80005c4:	4093      	lsls	r3, r2
 80005c6:	4642      	mov	r2, r8
 80005c8:	001f      	movs	r7, r3
 80005ca:	4653      	mov	r3, sl
 80005cc:	4093      	lsls	r3, r2
 80005ce:	001e      	movs	r6, r3
 80005d0:	42af      	cmp	r7, r5
 80005d2:	d83b      	bhi.n	800064c <__udivmoddi4+0xc4>
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d100      	bne.n	80005da <__udivmoddi4+0x52>
 80005d8:	e079      	b.n	80006ce <__udivmoddi4+0x146>
 80005da:	465b      	mov	r3, fp
 80005dc:	1ba4      	subs	r4, r4, r6
 80005de:	41bd      	sbcs	r5, r7
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	da00      	bge.n	80005e6 <__udivmoddi4+0x5e>
 80005e4:	e076      	b.n	80006d4 <__udivmoddi4+0x14c>
 80005e6:	2200      	movs	r2, #0
 80005e8:	2300      	movs	r3, #0
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	465a      	mov	r2, fp
 80005f2:	4093      	lsls	r3, r2
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2301      	movs	r3, #1
 80005f8:	4642      	mov	r2, r8
 80005fa:	4093      	lsls	r3, r2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	e029      	b.n	8000654 <__udivmoddi4+0xcc>
 8000600:	4282      	cmp	r2, r0
 8000602:	d9cf      	bls.n	80005a4 <__udivmoddi4+0x1c>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <__udivmoddi4+0x8e>
 8000612:	601c      	str	r4, [r3, #0]
 8000614:	605d      	str	r5, [r3, #4]
 8000616:	9800      	ldr	r0, [sp, #0]
 8000618:	9901      	ldr	r1, [sp, #4]
 800061a:	b003      	add	sp, #12
 800061c:	bcf0      	pop	{r4, r5, r6, r7}
 800061e:	46bb      	mov	fp, r7
 8000620:	46b2      	mov	sl, r6
 8000622:	46a9      	mov	r9, r5
 8000624:	46a0      	mov	r8, r4
 8000626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000628:	4642      	mov	r2, r8
 800062a:	469b      	mov	fp, r3
 800062c:	2320      	movs	r3, #32
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	4652      	mov	r2, sl
 8000632:	40da      	lsrs	r2, r3
 8000634:	4641      	mov	r1, r8
 8000636:	0013      	movs	r3, r2
 8000638:	464a      	mov	r2, r9
 800063a:	408a      	lsls	r2, r1
 800063c:	0017      	movs	r7, r2
 800063e:	4642      	mov	r2, r8
 8000640:	431f      	orrs	r7, r3
 8000642:	4653      	mov	r3, sl
 8000644:	4093      	lsls	r3, r2
 8000646:	001e      	movs	r6, r3
 8000648:	42af      	cmp	r7, r5
 800064a:	d9c3      	bls.n	80005d4 <__udivmoddi4+0x4c>
 800064c:	2200      	movs	r2, #0
 800064e:	2300      	movs	r3, #0
 8000650:	9200      	str	r2, [sp, #0]
 8000652:	9301      	str	r3, [sp, #4]
 8000654:	4643      	mov	r3, r8
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0d8      	beq.n	800060c <__udivmoddi4+0x84>
 800065a:	07fb      	lsls	r3, r7, #31
 800065c:	0872      	lsrs	r2, r6, #1
 800065e:	431a      	orrs	r2, r3
 8000660:	4646      	mov	r6, r8
 8000662:	087b      	lsrs	r3, r7, #1
 8000664:	e00e      	b.n	8000684 <__udivmoddi4+0xfc>
 8000666:	42ab      	cmp	r3, r5
 8000668:	d101      	bne.n	800066e <__udivmoddi4+0xe6>
 800066a:	42a2      	cmp	r2, r4
 800066c:	d80c      	bhi.n	8000688 <__udivmoddi4+0x100>
 800066e:	1aa4      	subs	r4, r4, r2
 8000670:	419d      	sbcs	r5, r3
 8000672:	2001      	movs	r0, #1
 8000674:	1924      	adds	r4, r4, r4
 8000676:	416d      	adcs	r5, r5
 8000678:	2100      	movs	r1, #0
 800067a:	3e01      	subs	r6, #1
 800067c:	1824      	adds	r4, r4, r0
 800067e:	414d      	adcs	r5, r1
 8000680:	2e00      	cmp	r6, #0
 8000682:	d006      	beq.n	8000692 <__udivmoddi4+0x10a>
 8000684:	42ab      	cmp	r3, r5
 8000686:	d9ee      	bls.n	8000666 <__udivmoddi4+0xde>
 8000688:	3e01      	subs	r6, #1
 800068a:	1924      	adds	r4, r4, r4
 800068c:	416d      	adcs	r5, r5
 800068e:	2e00      	cmp	r6, #0
 8000690:	d1f8      	bne.n	8000684 <__udivmoddi4+0xfc>
 8000692:	9800      	ldr	r0, [sp, #0]
 8000694:	9901      	ldr	r1, [sp, #4]
 8000696:	465b      	mov	r3, fp
 8000698:	1900      	adds	r0, r0, r4
 800069a:	4169      	adcs	r1, r5
 800069c:	2b00      	cmp	r3, #0
 800069e:	db24      	blt.n	80006ea <__udivmoddi4+0x162>
 80006a0:	002b      	movs	r3, r5
 80006a2:	465a      	mov	r2, fp
 80006a4:	4644      	mov	r4, r8
 80006a6:	40d3      	lsrs	r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	40e2      	lsrs	r2, r4
 80006ac:	001c      	movs	r4, r3
 80006ae:	465b      	mov	r3, fp
 80006b0:	0015      	movs	r5, r2
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db2a      	blt.n	800070c <__udivmoddi4+0x184>
 80006b6:	0026      	movs	r6, r4
 80006b8:	409e      	lsls	r6, r3
 80006ba:	0033      	movs	r3, r6
 80006bc:	0026      	movs	r6, r4
 80006be:	4647      	mov	r7, r8
 80006c0:	40be      	lsls	r6, r7
 80006c2:	0032      	movs	r2, r6
 80006c4:	1a80      	subs	r0, r0, r2
 80006c6:	4199      	sbcs	r1, r3
 80006c8:	9000      	str	r0, [sp, #0]
 80006ca:	9101      	str	r1, [sp, #4]
 80006cc:	e79e      	b.n	800060c <__udivmoddi4+0x84>
 80006ce:	42a3      	cmp	r3, r4
 80006d0:	d8bc      	bhi.n	800064c <__udivmoddi4+0xc4>
 80006d2:	e782      	b.n	80005da <__udivmoddi4+0x52>
 80006d4:	4642      	mov	r2, r8
 80006d6:	2320      	movs	r3, #32
 80006d8:	2100      	movs	r1, #0
 80006da:	1a9b      	subs	r3, r3, r2
 80006dc:	2200      	movs	r2, #0
 80006de:	9100      	str	r1, [sp, #0]
 80006e0:	9201      	str	r2, [sp, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	40da      	lsrs	r2, r3
 80006e6:	9201      	str	r2, [sp, #4]
 80006e8:	e785      	b.n	80005f6 <__udivmoddi4+0x6e>
 80006ea:	4642      	mov	r2, r8
 80006ec:	2320      	movs	r3, #32
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	002a      	movs	r2, r5
 80006f2:	4646      	mov	r6, r8
 80006f4:	409a      	lsls	r2, r3
 80006f6:	0023      	movs	r3, r4
 80006f8:	40f3      	lsrs	r3, r6
 80006fa:	4644      	mov	r4, r8
 80006fc:	4313      	orrs	r3, r2
 80006fe:	002a      	movs	r2, r5
 8000700:	40e2      	lsrs	r2, r4
 8000702:	001c      	movs	r4, r3
 8000704:	465b      	mov	r3, fp
 8000706:	0015      	movs	r5, r2
 8000708:	2b00      	cmp	r3, #0
 800070a:	dad4      	bge.n	80006b6 <__udivmoddi4+0x12e>
 800070c:	4642      	mov	r2, r8
 800070e:	002f      	movs	r7, r5
 8000710:	2320      	movs	r3, #32
 8000712:	0026      	movs	r6, r4
 8000714:	4097      	lsls	r7, r2
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	40de      	lsrs	r6, r3
 800071a:	003b      	movs	r3, r7
 800071c:	4333      	orrs	r3, r6
 800071e:	e7cd      	b.n	80006bc <__udivmoddi4+0x134>

08000720 <__aeabi_fadd>:
 8000720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000722:	024b      	lsls	r3, r1, #9
 8000724:	0a5a      	lsrs	r2, r3, #9
 8000726:	4694      	mov	ip, r2
 8000728:	004a      	lsls	r2, r1, #1
 800072a:	0fc9      	lsrs	r1, r1, #31
 800072c:	46ce      	mov	lr, r9
 800072e:	4647      	mov	r7, r8
 8000730:	4689      	mov	r9, r1
 8000732:	0045      	lsls	r5, r0, #1
 8000734:	0246      	lsls	r6, r0, #9
 8000736:	0e2d      	lsrs	r5, r5, #24
 8000738:	0e12      	lsrs	r2, r2, #24
 800073a:	b580      	push	{r7, lr}
 800073c:	0999      	lsrs	r1, r3, #6
 800073e:	0a77      	lsrs	r7, r6, #9
 8000740:	0fc4      	lsrs	r4, r0, #31
 8000742:	09b6      	lsrs	r6, r6, #6
 8000744:	1aab      	subs	r3, r5, r2
 8000746:	454c      	cmp	r4, r9
 8000748:	d020      	beq.n	800078c <__aeabi_fadd+0x6c>
 800074a:	2b00      	cmp	r3, #0
 800074c:	dd0c      	ble.n	8000768 <__aeabi_fadd+0x48>
 800074e:	2a00      	cmp	r2, #0
 8000750:	d134      	bne.n	80007bc <__aeabi_fadd+0x9c>
 8000752:	2900      	cmp	r1, #0
 8000754:	d02a      	beq.n	80007ac <__aeabi_fadd+0x8c>
 8000756:	1e5a      	subs	r2, r3, #1
 8000758:	2b01      	cmp	r3, #1
 800075a:	d100      	bne.n	800075e <__aeabi_fadd+0x3e>
 800075c:	e08f      	b.n	800087e <__aeabi_fadd+0x15e>
 800075e:	2bff      	cmp	r3, #255	@ 0xff
 8000760:	d100      	bne.n	8000764 <__aeabi_fadd+0x44>
 8000762:	e0cd      	b.n	8000900 <__aeabi_fadd+0x1e0>
 8000764:	0013      	movs	r3, r2
 8000766:	e02f      	b.n	80007c8 <__aeabi_fadd+0xa8>
 8000768:	2b00      	cmp	r3, #0
 800076a:	d060      	beq.n	800082e <__aeabi_fadd+0x10e>
 800076c:	1b53      	subs	r3, r2, r5
 800076e:	2d00      	cmp	r5, #0
 8000770:	d000      	beq.n	8000774 <__aeabi_fadd+0x54>
 8000772:	e0ee      	b.n	8000952 <__aeabi_fadd+0x232>
 8000774:	2e00      	cmp	r6, #0
 8000776:	d100      	bne.n	800077a <__aeabi_fadd+0x5a>
 8000778:	e13e      	b.n	80009f8 <__aeabi_fadd+0x2d8>
 800077a:	1e5c      	subs	r4, r3, #1
 800077c:	2b01      	cmp	r3, #1
 800077e:	d100      	bne.n	8000782 <__aeabi_fadd+0x62>
 8000780:	e16b      	b.n	8000a5a <__aeabi_fadd+0x33a>
 8000782:	2bff      	cmp	r3, #255	@ 0xff
 8000784:	d100      	bne.n	8000788 <__aeabi_fadd+0x68>
 8000786:	e0b9      	b.n	80008fc <__aeabi_fadd+0x1dc>
 8000788:	0023      	movs	r3, r4
 800078a:	e0e7      	b.n	800095c <__aeabi_fadd+0x23c>
 800078c:	2b00      	cmp	r3, #0
 800078e:	dc00      	bgt.n	8000792 <__aeabi_fadd+0x72>
 8000790:	e0a4      	b.n	80008dc <__aeabi_fadd+0x1bc>
 8000792:	2a00      	cmp	r2, #0
 8000794:	d069      	beq.n	800086a <__aeabi_fadd+0x14a>
 8000796:	2dff      	cmp	r5, #255	@ 0xff
 8000798:	d100      	bne.n	800079c <__aeabi_fadd+0x7c>
 800079a:	e0b1      	b.n	8000900 <__aeabi_fadd+0x1e0>
 800079c:	2280      	movs	r2, #128	@ 0x80
 800079e:	04d2      	lsls	r2, r2, #19
 80007a0:	4311      	orrs	r1, r2
 80007a2:	2b1b      	cmp	r3, #27
 80007a4:	dc00      	bgt.n	80007a8 <__aeabi_fadd+0x88>
 80007a6:	e0e9      	b.n	800097c <__aeabi_fadd+0x25c>
 80007a8:	002b      	movs	r3, r5
 80007aa:	3605      	adds	r6, #5
 80007ac:	08f7      	lsrs	r7, r6, #3
 80007ae:	2bff      	cmp	r3, #255	@ 0xff
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fadd+0x94>
 80007b2:	e0a5      	b.n	8000900 <__aeabi_fadd+0x1e0>
 80007b4:	027a      	lsls	r2, r7, #9
 80007b6:	0a52      	lsrs	r2, r2, #9
 80007b8:	b2d8      	uxtb	r0, r3
 80007ba:	e030      	b.n	800081e <__aeabi_fadd+0xfe>
 80007bc:	2dff      	cmp	r5, #255	@ 0xff
 80007be:	d100      	bne.n	80007c2 <__aeabi_fadd+0xa2>
 80007c0:	e09e      	b.n	8000900 <__aeabi_fadd+0x1e0>
 80007c2:	2280      	movs	r2, #128	@ 0x80
 80007c4:	04d2      	lsls	r2, r2, #19
 80007c6:	4311      	orrs	r1, r2
 80007c8:	2001      	movs	r0, #1
 80007ca:	2b1b      	cmp	r3, #27
 80007cc:	dc08      	bgt.n	80007e0 <__aeabi_fadd+0xc0>
 80007ce:	0008      	movs	r0, r1
 80007d0:	2220      	movs	r2, #32
 80007d2:	40d8      	lsrs	r0, r3
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	4099      	lsls	r1, r3
 80007d8:	000b      	movs	r3, r1
 80007da:	1e5a      	subs	r2, r3, #1
 80007dc:	4193      	sbcs	r3, r2
 80007de:	4318      	orrs	r0, r3
 80007e0:	1a36      	subs	r6, r6, r0
 80007e2:	0173      	lsls	r3, r6, #5
 80007e4:	d400      	bmi.n	80007e8 <__aeabi_fadd+0xc8>
 80007e6:	e071      	b.n	80008cc <__aeabi_fadd+0x1ac>
 80007e8:	01b6      	lsls	r6, r6, #6
 80007ea:	09b7      	lsrs	r7, r6, #6
 80007ec:	0038      	movs	r0, r7
 80007ee:	f003 f835 	bl	800385c <__clzsi2>
 80007f2:	003b      	movs	r3, r7
 80007f4:	3805      	subs	r0, #5
 80007f6:	4083      	lsls	r3, r0
 80007f8:	4285      	cmp	r5, r0
 80007fa:	dd4d      	ble.n	8000898 <__aeabi_fadd+0x178>
 80007fc:	4eb4      	ldr	r6, [pc, #720]	@ (8000ad0 <__aeabi_fadd+0x3b0>)
 80007fe:	1a2d      	subs	r5, r5, r0
 8000800:	401e      	ands	r6, r3
 8000802:	075a      	lsls	r2, r3, #29
 8000804:	d068      	beq.n	80008d8 <__aeabi_fadd+0x1b8>
 8000806:	220f      	movs	r2, #15
 8000808:	4013      	ands	r3, r2
 800080a:	2b04      	cmp	r3, #4
 800080c:	d064      	beq.n	80008d8 <__aeabi_fadd+0x1b8>
 800080e:	3604      	adds	r6, #4
 8000810:	0173      	lsls	r3, r6, #5
 8000812:	d561      	bpl.n	80008d8 <__aeabi_fadd+0x1b8>
 8000814:	1c68      	adds	r0, r5, #1
 8000816:	2dfe      	cmp	r5, #254	@ 0xfe
 8000818:	d154      	bne.n	80008c4 <__aeabi_fadd+0x1a4>
 800081a:	20ff      	movs	r0, #255	@ 0xff
 800081c:	2200      	movs	r2, #0
 800081e:	05c0      	lsls	r0, r0, #23
 8000820:	4310      	orrs	r0, r2
 8000822:	07e4      	lsls	r4, r4, #31
 8000824:	4320      	orrs	r0, r4
 8000826:	bcc0      	pop	{r6, r7}
 8000828:	46b9      	mov	r9, r7
 800082a:	46b0      	mov	r8, r6
 800082c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800082e:	22fe      	movs	r2, #254	@ 0xfe
 8000830:	4690      	mov	r8, r2
 8000832:	1c68      	adds	r0, r5, #1
 8000834:	0002      	movs	r2, r0
 8000836:	4640      	mov	r0, r8
 8000838:	4210      	tst	r0, r2
 800083a:	d16b      	bne.n	8000914 <__aeabi_fadd+0x1f4>
 800083c:	2d00      	cmp	r5, #0
 800083e:	d000      	beq.n	8000842 <__aeabi_fadd+0x122>
 8000840:	e0dd      	b.n	80009fe <__aeabi_fadd+0x2de>
 8000842:	2e00      	cmp	r6, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x128>
 8000846:	e102      	b.n	8000a4e <__aeabi_fadd+0x32e>
 8000848:	2900      	cmp	r1, #0
 800084a:	d0b3      	beq.n	80007b4 <__aeabi_fadd+0x94>
 800084c:	2280      	movs	r2, #128	@ 0x80
 800084e:	1a77      	subs	r7, r6, r1
 8000850:	04d2      	lsls	r2, r2, #19
 8000852:	4217      	tst	r7, r2
 8000854:	d100      	bne.n	8000858 <__aeabi_fadd+0x138>
 8000856:	e136      	b.n	8000ac6 <__aeabi_fadd+0x3a6>
 8000858:	464c      	mov	r4, r9
 800085a:	1b8e      	subs	r6, r1, r6
 800085c:	d061      	beq.n	8000922 <__aeabi_fadd+0x202>
 800085e:	2001      	movs	r0, #1
 8000860:	4216      	tst	r6, r2
 8000862:	d130      	bne.n	80008c6 <__aeabi_fadd+0x1a6>
 8000864:	2300      	movs	r3, #0
 8000866:	08f7      	lsrs	r7, r6, #3
 8000868:	e7a4      	b.n	80007b4 <__aeabi_fadd+0x94>
 800086a:	2900      	cmp	r1, #0
 800086c:	d09e      	beq.n	80007ac <__aeabi_fadd+0x8c>
 800086e:	1e5a      	subs	r2, r3, #1
 8000870:	2b01      	cmp	r3, #1
 8000872:	d100      	bne.n	8000876 <__aeabi_fadd+0x156>
 8000874:	e0ca      	b.n	8000a0c <__aeabi_fadd+0x2ec>
 8000876:	2bff      	cmp	r3, #255	@ 0xff
 8000878:	d042      	beq.n	8000900 <__aeabi_fadd+0x1e0>
 800087a:	0013      	movs	r3, r2
 800087c:	e791      	b.n	80007a2 <__aeabi_fadd+0x82>
 800087e:	1a71      	subs	r1, r6, r1
 8000880:	014b      	lsls	r3, r1, #5
 8000882:	d400      	bmi.n	8000886 <__aeabi_fadd+0x166>
 8000884:	e0d1      	b.n	8000a2a <__aeabi_fadd+0x30a>
 8000886:	018f      	lsls	r7, r1, #6
 8000888:	09bf      	lsrs	r7, r7, #6
 800088a:	0038      	movs	r0, r7
 800088c:	f002 ffe6 	bl	800385c <__clzsi2>
 8000890:	003b      	movs	r3, r7
 8000892:	3805      	subs	r0, #5
 8000894:	4083      	lsls	r3, r0
 8000896:	2501      	movs	r5, #1
 8000898:	2220      	movs	r2, #32
 800089a:	1b40      	subs	r0, r0, r5
 800089c:	3001      	adds	r0, #1
 800089e:	1a12      	subs	r2, r2, r0
 80008a0:	001e      	movs	r6, r3
 80008a2:	4093      	lsls	r3, r2
 80008a4:	40c6      	lsrs	r6, r0
 80008a6:	1e5a      	subs	r2, r3, #1
 80008a8:	4193      	sbcs	r3, r2
 80008aa:	431e      	orrs	r6, r3
 80008ac:	d039      	beq.n	8000922 <__aeabi_fadd+0x202>
 80008ae:	0773      	lsls	r3, r6, #29
 80008b0:	d100      	bne.n	80008b4 <__aeabi_fadd+0x194>
 80008b2:	e11b      	b.n	8000aec <__aeabi_fadd+0x3cc>
 80008b4:	230f      	movs	r3, #15
 80008b6:	2500      	movs	r5, #0
 80008b8:	4033      	ands	r3, r6
 80008ba:	2b04      	cmp	r3, #4
 80008bc:	d1a7      	bne.n	800080e <__aeabi_fadd+0xee>
 80008be:	2001      	movs	r0, #1
 80008c0:	0172      	lsls	r2, r6, #5
 80008c2:	d57c      	bpl.n	80009be <__aeabi_fadd+0x29e>
 80008c4:	b2c0      	uxtb	r0, r0
 80008c6:	01b2      	lsls	r2, r6, #6
 80008c8:	0a52      	lsrs	r2, r2, #9
 80008ca:	e7a8      	b.n	800081e <__aeabi_fadd+0xfe>
 80008cc:	0773      	lsls	r3, r6, #29
 80008ce:	d003      	beq.n	80008d8 <__aeabi_fadd+0x1b8>
 80008d0:	230f      	movs	r3, #15
 80008d2:	4033      	ands	r3, r6
 80008d4:	2b04      	cmp	r3, #4
 80008d6:	d19a      	bne.n	800080e <__aeabi_fadd+0xee>
 80008d8:	002b      	movs	r3, r5
 80008da:	e767      	b.n	80007ac <__aeabi_fadd+0x8c>
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d023      	beq.n	8000928 <__aeabi_fadd+0x208>
 80008e0:	1b53      	subs	r3, r2, r5
 80008e2:	2d00      	cmp	r5, #0
 80008e4:	d17b      	bne.n	80009de <__aeabi_fadd+0x2be>
 80008e6:	2e00      	cmp	r6, #0
 80008e8:	d100      	bne.n	80008ec <__aeabi_fadd+0x1cc>
 80008ea:	e086      	b.n	80009fa <__aeabi_fadd+0x2da>
 80008ec:	1e5d      	subs	r5, r3, #1
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fadd+0x1d4>
 80008f2:	e08b      	b.n	8000a0c <__aeabi_fadd+0x2ec>
 80008f4:	2bff      	cmp	r3, #255	@ 0xff
 80008f6:	d002      	beq.n	80008fe <__aeabi_fadd+0x1de>
 80008f8:	002b      	movs	r3, r5
 80008fa:	e075      	b.n	80009e8 <__aeabi_fadd+0x2c8>
 80008fc:	464c      	mov	r4, r9
 80008fe:	4667      	mov	r7, ip
 8000900:	2f00      	cmp	r7, #0
 8000902:	d100      	bne.n	8000906 <__aeabi_fadd+0x1e6>
 8000904:	e789      	b.n	800081a <__aeabi_fadd+0xfa>
 8000906:	2280      	movs	r2, #128	@ 0x80
 8000908:	03d2      	lsls	r2, r2, #15
 800090a:	433a      	orrs	r2, r7
 800090c:	0252      	lsls	r2, r2, #9
 800090e:	20ff      	movs	r0, #255	@ 0xff
 8000910:	0a52      	lsrs	r2, r2, #9
 8000912:	e784      	b.n	800081e <__aeabi_fadd+0xfe>
 8000914:	1a77      	subs	r7, r6, r1
 8000916:	017b      	lsls	r3, r7, #5
 8000918:	d46b      	bmi.n	80009f2 <__aeabi_fadd+0x2d2>
 800091a:	2f00      	cmp	r7, #0
 800091c:	d000      	beq.n	8000920 <__aeabi_fadd+0x200>
 800091e:	e765      	b.n	80007ec <__aeabi_fadd+0xcc>
 8000920:	2400      	movs	r4, #0
 8000922:	2000      	movs	r0, #0
 8000924:	2200      	movs	r2, #0
 8000926:	e77a      	b.n	800081e <__aeabi_fadd+0xfe>
 8000928:	22fe      	movs	r2, #254	@ 0xfe
 800092a:	1c6b      	adds	r3, r5, #1
 800092c:	421a      	tst	r2, r3
 800092e:	d149      	bne.n	80009c4 <__aeabi_fadd+0x2a4>
 8000930:	2d00      	cmp	r5, #0
 8000932:	d000      	beq.n	8000936 <__aeabi_fadd+0x216>
 8000934:	e09f      	b.n	8000a76 <__aeabi_fadd+0x356>
 8000936:	2e00      	cmp	r6, #0
 8000938:	d100      	bne.n	800093c <__aeabi_fadd+0x21c>
 800093a:	e0ba      	b.n	8000ab2 <__aeabi_fadd+0x392>
 800093c:	2900      	cmp	r1, #0
 800093e:	d100      	bne.n	8000942 <__aeabi_fadd+0x222>
 8000940:	e0cf      	b.n	8000ae2 <__aeabi_fadd+0x3c2>
 8000942:	1872      	adds	r2, r6, r1
 8000944:	0153      	lsls	r3, r2, #5
 8000946:	d400      	bmi.n	800094a <__aeabi_fadd+0x22a>
 8000948:	e0cd      	b.n	8000ae6 <__aeabi_fadd+0x3c6>
 800094a:	0192      	lsls	r2, r2, #6
 800094c:	2001      	movs	r0, #1
 800094e:	0a52      	lsrs	r2, r2, #9
 8000950:	e765      	b.n	800081e <__aeabi_fadd+0xfe>
 8000952:	2aff      	cmp	r2, #255	@ 0xff
 8000954:	d0d2      	beq.n	80008fc <__aeabi_fadd+0x1dc>
 8000956:	2080      	movs	r0, #128	@ 0x80
 8000958:	04c0      	lsls	r0, r0, #19
 800095a:	4306      	orrs	r6, r0
 800095c:	2001      	movs	r0, #1
 800095e:	2b1b      	cmp	r3, #27
 8000960:	dc08      	bgt.n	8000974 <__aeabi_fadd+0x254>
 8000962:	0030      	movs	r0, r6
 8000964:	2420      	movs	r4, #32
 8000966:	40d8      	lsrs	r0, r3
 8000968:	1ae3      	subs	r3, r4, r3
 800096a:	409e      	lsls	r6, r3
 800096c:	0033      	movs	r3, r6
 800096e:	1e5c      	subs	r4, r3, #1
 8000970:	41a3      	sbcs	r3, r4
 8000972:	4318      	orrs	r0, r3
 8000974:	464c      	mov	r4, r9
 8000976:	0015      	movs	r5, r2
 8000978:	1a0e      	subs	r6, r1, r0
 800097a:	e732      	b.n	80007e2 <__aeabi_fadd+0xc2>
 800097c:	0008      	movs	r0, r1
 800097e:	2220      	movs	r2, #32
 8000980:	40d8      	lsrs	r0, r3
 8000982:	1ad3      	subs	r3, r2, r3
 8000984:	4099      	lsls	r1, r3
 8000986:	000b      	movs	r3, r1
 8000988:	1e5a      	subs	r2, r3, #1
 800098a:	4193      	sbcs	r3, r2
 800098c:	4303      	orrs	r3, r0
 800098e:	18f6      	adds	r6, r6, r3
 8000990:	0173      	lsls	r3, r6, #5
 8000992:	d59b      	bpl.n	80008cc <__aeabi_fadd+0x1ac>
 8000994:	3501      	adds	r5, #1
 8000996:	2dff      	cmp	r5, #255	@ 0xff
 8000998:	d100      	bne.n	800099c <__aeabi_fadd+0x27c>
 800099a:	e73e      	b.n	800081a <__aeabi_fadd+0xfa>
 800099c:	2301      	movs	r3, #1
 800099e:	494d      	ldr	r1, [pc, #308]	@ (8000ad4 <__aeabi_fadd+0x3b4>)
 80009a0:	0872      	lsrs	r2, r6, #1
 80009a2:	4033      	ands	r3, r6
 80009a4:	400a      	ands	r2, r1
 80009a6:	431a      	orrs	r2, r3
 80009a8:	0016      	movs	r6, r2
 80009aa:	0753      	lsls	r3, r2, #29
 80009ac:	d004      	beq.n	80009b8 <__aeabi_fadd+0x298>
 80009ae:	230f      	movs	r3, #15
 80009b0:	4013      	ands	r3, r2
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	d000      	beq.n	80009b8 <__aeabi_fadd+0x298>
 80009b6:	e72a      	b.n	800080e <__aeabi_fadd+0xee>
 80009b8:	0173      	lsls	r3, r6, #5
 80009ba:	d500      	bpl.n	80009be <__aeabi_fadd+0x29e>
 80009bc:	e72a      	b.n	8000814 <__aeabi_fadd+0xf4>
 80009be:	002b      	movs	r3, r5
 80009c0:	08f7      	lsrs	r7, r6, #3
 80009c2:	e6f7      	b.n	80007b4 <__aeabi_fadd+0x94>
 80009c4:	2bff      	cmp	r3, #255	@ 0xff
 80009c6:	d100      	bne.n	80009ca <__aeabi_fadd+0x2aa>
 80009c8:	e727      	b.n	800081a <__aeabi_fadd+0xfa>
 80009ca:	1871      	adds	r1, r6, r1
 80009cc:	0849      	lsrs	r1, r1, #1
 80009ce:	074a      	lsls	r2, r1, #29
 80009d0:	d02f      	beq.n	8000a32 <__aeabi_fadd+0x312>
 80009d2:	220f      	movs	r2, #15
 80009d4:	400a      	ands	r2, r1
 80009d6:	2a04      	cmp	r2, #4
 80009d8:	d02b      	beq.n	8000a32 <__aeabi_fadd+0x312>
 80009da:	1d0e      	adds	r6, r1, #4
 80009dc:	e6e6      	b.n	80007ac <__aeabi_fadd+0x8c>
 80009de:	2aff      	cmp	r2, #255	@ 0xff
 80009e0:	d08d      	beq.n	80008fe <__aeabi_fadd+0x1de>
 80009e2:	2080      	movs	r0, #128	@ 0x80
 80009e4:	04c0      	lsls	r0, r0, #19
 80009e6:	4306      	orrs	r6, r0
 80009e8:	2b1b      	cmp	r3, #27
 80009ea:	dd24      	ble.n	8000a36 <__aeabi_fadd+0x316>
 80009ec:	0013      	movs	r3, r2
 80009ee:	1d4e      	adds	r6, r1, #5
 80009f0:	e6dc      	b.n	80007ac <__aeabi_fadd+0x8c>
 80009f2:	464c      	mov	r4, r9
 80009f4:	1b8f      	subs	r7, r1, r6
 80009f6:	e6f9      	b.n	80007ec <__aeabi_fadd+0xcc>
 80009f8:	464c      	mov	r4, r9
 80009fa:	000e      	movs	r6, r1
 80009fc:	e6d6      	b.n	80007ac <__aeabi_fadd+0x8c>
 80009fe:	2e00      	cmp	r6, #0
 8000a00:	d149      	bne.n	8000a96 <__aeabi_fadd+0x376>
 8000a02:	2900      	cmp	r1, #0
 8000a04:	d068      	beq.n	8000ad8 <__aeabi_fadd+0x3b8>
 8000a06:	4667      	mov	r7, ip
 8000a08:	464c      	mov	r4, r9
 8000a0a:	e77c      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a0c:	1870      	adds	r0, r6, r1
 8000a0e:	0143      	lsls	r3, r0, #5
 8000a10:	d574      	bpl.n	8000afc <__aeabi_fadd+0x3dc>
 8000a12:	4930      	ldr	r1, [pc, #192]	@ (8000ad4 <__aeabi_fadd+0x3b4>)
 8000a14:	0840      	lsrs	r0, r0, #1
 8000a16:	4001      	ands	r1, r0
 8000a18:	0743      	lsls	r3, r0, #29
 8000a1a:	d009      	beq.n	8000a30 <__aeabi_fadd+0x310>
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	4003      	ands	r3, r0
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d005      	beq.n	8000a30 <__aeabi_fadd+0x310>
 8000a24:	2302      	movs	r3, #2
 8000a26:	1d0e      	adds	r6, r1, #4
 8000a28:	e6c0      	b.n	80007ac <__aeabi_fadd+0x8c>
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	08cf      	lsrs	r7, r1, #3
 8000a2e:	e6c1      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000a30:	2302      	movs	r3, #2
 8000a32:	08cf      	lsrs	r7, r1, #3
 8000a34:	e6be      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000a36:	2520      	movs	r5, #32
 8000a38:	0030      	movs	r0, r6
 8000a3a:	40d8      	lsrs	r0, r3
 8000a3c:	1aeb      	subs	r3, r5, r3
 8000a3e:	409e      	lsls	r6, r3
 8000a40:	0033      	movs	r3, r6
 8000a42:	1e5d      	subs	r5, r3, #1
 8000a44:	41ab      	sbcs	r3, r5
 8000a46:	4303      	orrs	r3, r0
 8000a48:	0015      	movs	r5, r2
 8000a4a:	185e      	adds	r6, r3, r1
 8000a4c:	e7a0      	b.n	8000990 <__aeabi_fadd+0x270>
 8000a4e:	2900      	cmp	r1, #0
 8000a50:	d100      	bne.n	8000a54 <__aeabi_fadd+0x334>
 8000a52:	e765      	b.n	8000920 <__aeabi_fadd+0x200>
 8000a54:	464c      	mov	r4, r9
 8000a56:	4667      	mov	r7, ip
 8000a58:	e6ac      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000a5a:	1b8f      	subs	r7, r1, r6
 8000a5c:	017b      	lsls	r3, r7, #5
 8000a5e:	d52e      	bpl.n	8000abe <__aeabi_fadd+0x39e>
 8000a60:	01bf      	lsls	r7, r7, #6
 8000a62:	09bf      	lsrs	r7, r7, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f002 fef9 	bl	800385c <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	464c      	mov	r4, r9
 8000a72:	3501      	adds	r5, #1
 8000a74:	e710      	b.n	8000898 <__aeabi_fadd+0x178>
 8000a76:	2e00      	cmp	r6, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_fadd+0x35c>
 8000a7a:	e740      	b.n	80008fe <__aeabi_fadd+0x1de>
 8000a7c:	2900      	cmp	r1, #0
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_fadd+0x362>
 8000a80:	e741      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a82:	2380      	movs	r3, #128	@ 0x80
 8000a84:	03db      	lsls	r3, r3, #15
 8000a86:	429f      	cmp	r7, r3
 8000a88:	d200      	bcs.n	8000a8c <__aeabi_fadd+0x36c>
 8000a8a:	e73c      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a8c:	459c      	cmp	ip, r3
 8000a8e:	d300      	bcc.n	8000a92 <__aeabi_fadd+0x372>
 8000a90:	e739      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a92:	4667      	mov	r7, ip
 8000a94:	e737      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a96:	2900      	cmp	r1, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fadd+0x37c>
 8000a9a:	e734      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000a9c:	2380      	movs	r3, #128	@ 0x80
 8000a9e:	03db      	lsls	r3, r3, #15
 8000aa0:	429f      	cmp	r7, r3
 8000aa2:	d200      	bcs.n	8000aa6 <__aeabi_fadd+0x386>
 8000aa4:	e72f      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000aa6:	459c      	cmp	ip, r3
 8000aa8:	d300      	bcc.n	8000aac <__aeabi_fadd+0x38c>
 8000aaa:	e72c      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000aac:	464c      	mov	r4, r9
 8000aae:	4667      	mov	r7, ip
 8000ab0:	e729      	b.n	8000906 <__aeabi_fadd+0x1e6>
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	d100      	bne.n	8000ab8 <__aeabi_fadd+0x398>
 8000ab6:	e734      	b.n	8000922 <__aeabi_fadd+0x202>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	08cf      	lsrs	r7, r1, #3
 8000abc:	e67a      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000abe:	464c      	mov	r4, r9
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	08ff      	lsrs	r7, r7, #3
 8000ac4:	e676      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000ac6:	2f00      	cmp	r7, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fadd+0x3ac>
 8000aca:	e729      	b.n	8000920 <__aeabi_fadd+0x200>
 8000acc:	08ff      	lsrs	r7, r7, #3
 8000ace:	e671      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000ad0:	fbffffff 	.word	0xfbffffff
 8000ad4:	7dffffff 	.word	0x7dffffff
 8000ad8:	2280      	movs	r2, #128	@ 0x80
 8000ada:	2400      	movs	r4, #0
 8000adc:	20ff      	movs	r0, #255	@ 0xff
 8000ade:	03d2      	lsls	r2, r2, #15
 8000ae0:	e69d      	b.n	800081e <__aeabi_fadd+0xfe>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	e666      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	08d7      	lsrs	r7, r2, #3
 8000aea:	e663      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000aec:	2001      	movs	r0, #1
 8000aee:	0172      	lsls	r2, r6, #5
 8000af0:	d500      	bpl.n	8000af4 <__aeabi_fadd+0x3d4>
 8000af2:	e6e7      	b.n	80008c4 <__aeabi_fadd+0x1a4>
 8000af4:	0031      	movs	r1, r6
 8000af6:	2300      	movs	r3, #0
 8000af8:	08cf      	lsrs	r7, r1, #3
 8000afa:	e65b      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000afc:	2301      	movs	r3, #1
 8000afe:	08c7      	lsrs	r7, r0, #3
 8000b00:	e658      	b.n	80007b4 <__aeabi_fadd+0x94>
 8000b02:	46c0      	nop			@ (mov r8, r8)

08000b04 <__aeabi_fdiv>:
 8000b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b06:	4646      	mov	r6, r8
 8000b08:	464f      	mov	r7, r9
 8000b0a:	46d6      	mov	lr, sl
 8000b0c:	0245      	lsls	r5, r0, #9
 8000b0e:	b5c0      	push	{r6, r7, lr}
 8000b10:	0fc3      	lsrs	r3, r0, #31
 8000b12:	0047      	lsls	r7, r0, #1
 8000b14:	4698      	mov	r8, r3
 8000b16:	1c0e      	adds	r6, r1, #0
 8000b18:	0a6d      	lsrs	r5, r5, #9
 8000b1a:	0e3f      	lsrs	r7, r7, #24
 8000b1c:	d05b      	beq.n	8000bd6 <__aeabi_fdiv+0xd2>
 8000b1e:	2fff      	cmp	r7, #255	@ 0xff
 8000b20:	d021      	beq.n	8000b66 <__aeabi_fdiv+0x62>
 8000b22:	2380      	movs	r3, #128	@ 0x80
 8000b24:	00ed      	lsls	r5, r5, #3
 8000b26:	04db      	lsls	r3, r3, #19
 8000b28:	431d      	orrs	r5, r3
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	4699      	mov	r9, r3
 8000b2e:	469a      	mov	sl, r3
 8000b30:	3f7f      	subs	r7, #127	@ 0x7f
 8000b32:	0274      	lsls	r4, r6, #9
 8000b34:	0073      	lsls	r3, r6, #1
 8000b36:	0a64      	lsrs	r4, r4, #9
 8000b38:	0e1b      	lsrs	r3, r3, #24
 8000b3a:	0ff6      	lsrs	r6, r6, #31
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d020      	beq.n	8000b82 <__aeabi_fdiv+0x7e>
 8000b40:	2bff      	cmp	r3, #255	@ 0xff
 8000b42:	d043      	beq.n	8000bcc <__aeabi_fdiv+0xc8>
 8000b44:	2280      	movs	r2, #128	@ 0x80
 8000b46:	2000      	movs	r0, #0
 8000b48:	00e4      	lsls	r4, r4, #3
 8000b4a:	04d2      	lsls	r2, r2, #19
 8000b4c:	4314      	orrs	r4, r2
 8000b4e:	3b7f      	subs	r3, #127	@ 0x7f
 8000b50:	4642      	mov	r2, r8
 8000b52:	1aff      	subs	r7, r7, r3
 8000b54:	464b      	mov	r3, r9
 8000b56:	4072      	eors	r2, r6
 8000b58:	2b0f      	cmp	r3, #15
 8000b5a:	d900      	bls.n	8000b5e <__aeabi_fdiv+0x5a>
 8000b5c:	e09d      	b.n	8000c9a <__aeabi_fdiv+0x196>
 8000b5e:	4971      	ldr	r1, [pc, #452]	@ (8000d24 <__aeabi_fdiv+0x220>)
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	58cb      	ldr	r3, [r1, r3]
 8000b64:	469f      	mov	pc, r3
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d15a      	bne.n	8000c20 <__aeabi_fdiv+0x11c>
 8000b6a:	2308      	movs	r3, #8
 8000b6c:	4699      	mov	r9, r3
 8000b6e:	3b06      	subs	r3, #6
 8000b70:	0274      	lsls	r4, r6, #9
 8000b72:	469a      	mov	sl, r3
 8000b74:	0073      	lsls	r3, r6, #1
 8000b76:	27ff      	movs	r7, #255	@ 0xff
 8000b78:	0a64      	lsrs	r4, r4, #9
 8000b7a:	0e1b      	lsrs	r3, r3, #24
 8000b7c:	0ff6      	lsrs	r6, r6, #31
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d1de      	bne.n	8000b40 <__aeabi_fdiv+0x3c>
 8000b82:	2c00      	cmp	r4, #0
 8000b84:	d13b      	bne.n	8000bfe <__aeabi_fdiv+0xfa>
 8000b86:	2301      	movs	r3, #1
 8000b88:	4642      	mov	r2, r8
 8000b8a:	4649      	mov	r1, r9
 8000b8c:	4072      	eors	r2, r6
 8000b8e:	4319      	orrs	r1, r3
 8000b90:	290e      	cmp	r1, #14
 8000b92:	d818      	bhi.n	8000bc6 <__aeabi_fdiv+0xc2>
 8000b94:	4864      	ldr	r0, [pc, #400]	@ (8000d28 <__aeabi_fdiv+0x224>)
 8000b96:	0089      	lsls	r1, r1, #2
 8000b98:	5841      	ldr	r1, [r0, r1]
 8000b9a:	468f      	mov	pc, r1
 8000b9c:	4653      	mov	r3, sl
 8000b9e:	2b02      	cmp	r3, #2
 8000ba0:	d100      	bne.n	8000ba4 <__aeabi_fdiv+0xa0>
 8000ba2:	e0b8      	b.n	8000d16 <__aeabi_fdiv+0x212>
 8000ba4:	2b03      	cmp	r3, #3
 8000ba6:	d06e      	beq.n	8000c86 <__aeabi_fdiv+0x182>
 8000ba8:	4642      	mov	r2, r8
 8000baa:	002c      	movs	r4, r5
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d140      	bne.n	8000c32 <__aeabi_fdiv+0x12e>
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	2400      	movs	r4, #0
 8000bb4:	05c0      	lsls	r0, r0, #23
 8000bb6:	4320      	orrs	r0, r4
 8000bb8:	07d2      	lsls	r2, r2, #31
 8000bba:	4310      	orrs	r0, r2
 8000bbc:	bce0      	pop	{r5, r6, r7}
 8000bbe:	46ba      	mov	sl, r7
 8000bc0:	46b1      	mov	r9, r6
 8000bc2:	46a8      	mov	r8, r5
 8000bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bc6:	20ff      	movs	r0, #255	@ 0xff
 8000bc8:	2400      	movs	r4, #0
 8000bca:	e7f3      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000bcc:	2c00      	cmp	r4, #0
 8000bce:	d120      	bne.n	8000c12 <__aeabi_fdiv+0x10e>
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	3fff      	subs	r7, #255	@ 0xff
 8000bd4:	e7d8      	b.n	8000b88 <__aeabi_fdiv+0x84>
 8000bd6:	2d00      	cmp	r5, #0
 8000bd8:	d105      	bne.n	8000be6 <__aeabi_fdiv+0xe2>
 8000bda:	2304      	movs	r3, #4
 8000bdc:	4699      	mov	r9, r3
 8000bde:	3b03      	subs	r3, #3
 8000be0:	2700      	movs	r7, #0
 8000be2:	469a      	mov	sl, r3
 8000be4:	e7a5      	b.n	8000b32 <__aeabi_fdiv+0x2e>
 8000be6:	0028      	movs	r0, r5
 8000be8:	f002 fe38 	bl	800385c <__clzsi2>
 8000bec:	2776      	movs	r7, #118	@ 0x76
 8000bee:	1f43      	subs	r3, r0, #5
 8000bf0:	409d      	lsls	r5, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	427f      	negs	r7, r7
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	469a      	mov	sl, r3
 8000bfa:	1a3f      	subs	r7, r7, r0
 8000bfc:	e799      	b.n	8000b32 <__aeabi_fdiv+0x2e>
 8000bfe:	0020      	movs	r0, r4
 8000c00:	f002 fe2c 	bl	800385c <__clzsi2>
 8000c04:	1f43      	subs	r3, r0, #5
 8000c06:	409c      	lsls	r4, r3
 8000c08:	2376      	movs	r3, #118	@ 0x76
 8000c0a:	425b      	negs	r3, r3
 8000c0c:	1a1b      	subs	r3, r3, r0
 8000c0e:	2000      	movs	r0, #0
 8000c10:	e79e      	b.n	8000b50 <__aeabi_fdiv+0x4c>
 8000c12:	2303      	movs	r3, #3
 8000c14:	464a      	mov	r2, r9
 8000c16:	431a      	orrs	r2, r3
 8000c18:	4691      	mov	r9, r2
 8000c1a:	2003      	movs	r0, #3
 8000c1c:	33fc      	adds	r3, #252	@ 0xfc
 8000c1e:	e797      	b.n	8000b50 <__aeabi_fdiv+0x4c>
 8000c20:	230c      	movs	r3, #12
 8000c22:	4699      	mov	r9, r3
 8000c24:	3b09      	subs	r3, #9
 8000c26:	27ff      	movs	r7, #255	@ 0xff
 8000c28:	469a      	mov	sl, r3
 8000c2a:	e782      	b.n	8000b32 <__aeabi_fdiv+0x2e>
 8000c2c:	2803      	cmp	r0, #3
 8000c2e:	d02c      	beq.n	8000c8a <__aeabi_fdiv+0x186>
 8000c30:	0032      	movs	r2, r6
 8000c32:	0038      	movs	r0, r7
 8000c34:	307f      	adds	r0, #127	@ 0x7f
 8000c36:	2800      	cmp	r0, #0
 8000c38:	dd47      	ble.n	8000cca <__aeabi_fdiv+0x1c6>
 8000c3a:	0763      	lsls	r3, r4, #29
 8000c3c:	d004      	beq.n	8000c48 <__aeabi_fdiv+0x144>
 8000c3e:	230f      	movs	r3, #15
 8000c40:	4023      	ands	r3, r4
 8000c42:	2b04      	cmp	r3, #4
 8000c44:	d000      	beq.n	8000c48 <__aeabi_fdiv+0x144>
 8000c46:	3404      	adds	r4, #4
 8000c48:	0123      	lsls	r3, r4, #4
 8000c4a:	d503      	bpl.n	8000c54 <__aeabi_fdiv+0x150>
 8000c4c:	0038      	movs	r0, r7
 8000c4e:	4b37      	ldr	r3, [pc, #220]	@ (8000d2c <__aeabi_fdiv+0x228>)
 8000c50:	3080      	adds	r0, #128	@ 0x80
 8000c52:	401c      	ands	r4, r3
 8000c54:	28fe      	cmp	r0, #254	@ 0xfe
 8000c56:	dcb6      	bgt.n	8000bc6 <__aeabi_fdiv+0xc2>
 8000c58:	01a4      	lsls	r4, r4, #6
 8000c5a:	0a64      	lsrs	r4, r4, #9
 8000c5c:	b2c0      	uxtb	r0, r0
 8000c5e:	e7a9      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c60:	2480      	movs	r4, #128	@ 0x80
 8000c62:	2200      	movs	r2, #0
 8000c64:	20ff      	movs	r0, #255	@ 0xff
 8000c66:	03e4      	lsls	r4, r4, #15
 8000c68:	e7a4      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c6a:	2380      	movs	r3, #128	@ 0x80
 8000c6c:	03db      	lsls	r3, r3, #15
 8000c6e:	421d      	tst	r5, r3
 8000c70:	d001      	beq.n	8000c76 <__aeabi_fdiv+0x172>
 8000c72:	421c      	tst	r4, r3
 8000c74:	d00b      	beq.n	8000c8e <__aeabi_fdiv+0x18a>
 8000c76:	2480      	movs	r4, #128	@ 0x80
 8000c78:	03e4      	lsls	r4, r4, #15
 8000c7a:	432c      	orrs	r4, r5
 8000c7c:	0264      	lsls	r4, r4, #9
 8000c7e:	4642      	mov	r2, r8
 8000c80:	20ff      	movs	r0, #255	@ 0xff
 8000c82:	0a64      	lsrs	r4, r4, #9
 8000c84:	e796      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c86:	4646      	mov	r6, r8
 8000c88:	002c      	movs	r4, r5
 8000c8a:	2380      	movs	r3, #128	@ 0x80
 8000c8c:	03db      	lsls	r3, r3, #15
 8000c8e:	431c      	orrs	r4, r3
 8000c90:	0264      	lsls	r4, r4, #9
 8000c92:	0032      	movs	r2, r6
 8000c94:	20ff      	movs	r0, #255	@ 0xff
 8000c96:	0a64      	lsrs	r4, r4, #9
 8000c98:	e78c      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000c9a:	016d      	lsls	r5, r5, #5
 8000c9c:	0160      	lsls	r0, r4, #5
 8000c9e:	4285      	cmp	r5, r0
 8000ca0:	d22d      	bcs.n	8000cfe <__aeabi_fdiv+0x1fa>
 8000ca2:	231b      	movs	r3, #27
 8000ca4:	2400      	movs	r4, #0
 8000ca6:	3f01      	subs	r7, #1
 8000ca8:	2601      	movs	r6, #1
 8000caa:	0029      	movs	r1, r5
 8000cac:	0064      	lsls	r4, r4, #1
 8000cae:	006d      	lsls	r5, r5, #1
 8000cb0:	2900      	cmp	r1, #0
 8000cb2:	db01      	blt.n	8000cb8 <__aeabi_fdiv+0x1b4>
 8000cb4:	4285      	cmp	r5, r0
 8000cb6:	d301      	bcc.n	8000cbc <__aeabi_fdiv+0x1b8>
 8000cb8:	1a2d      	subs	r5, r5, r0
 8000cba:	4334      	orrs	r4, r6
 8000cbc:	3b01      	subs	r3, #1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d1f3      	bne.n	8000caa <__aeabi_fdiv+0x1a6>
 8000cc2:	1e6b      	subs	r3, r5, #1
 8000cc4:	419d      	sbcs	r5, r3
 8000cc6:	432c      	orrs	r4, r5
 8000cc8:	e7b3      	b.n	8000c32 <__aeabi_fdiv+0x12e>
 8000cca:	2301      	movs	r3, #1
 8000ccc:	1a1b      	subs	r3, r3, r0
 8000cce:	2b1b      	cmp	r3, #27
 8000cd0:	dd00      	ble.n	8000cd4 <__aeabi_fdiv+0x1d0>
 8000cd2:	e76d      	b.n	8000bb0 <__aeabi_fdiv+0xac>
 8000cd4:	0021      	movs	r1, r4
 8000cd6:	379e      	adds	r7, #158	@ 0x9e
 8000cd8:	40d9      	lsrs	r1, r3
 8000cda:	40bc      	lsls	r4, r7
 8000cdc:	000b      	movs	r3, r1
 8000cde:	1e61      	subs	r1, r4, #1
 8000ce0:	418c      	sbcs	r4, r1
 8000ce2:	4323      	orrs	r3, r4
 8000ce4:	0759      	lsls	r1, r3, #29
 8000ce6:	d004      	beq.n	8000cf2 <__aeabi_fdiv+0x1ee>
 8000ce8:	210f      	movs	r1, #15
 8000cea:	4019      	ands	r1, r3
 8000cec:	2904      	cmp	r1, #4
 8000cee:	d000      	beq.n	8000cf2 <__aeabi_fdiv+0x1ee>
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	0159      	lsls	r1, r3, #5
 8000cf4:	d413      	bmi.n	8000d1e <__aeabi_fdiv+0x21a>
 8000cf6:	019b      	lsls	r3, r3, #6
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	0a5c      	lsrs	r4, r3, #9
 8000cfc:	e75a      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000cfe:	231a      	movs	r3, #26
 8000d00:	2401      	movs	r4, #1
 8000d02:	1a2d      	subs	r5, r5, r0
 8000d04:	e7d0      	b.n	8000ca8 <__aeabi_fdiv+0x1a4>
 8000d06:	1e98      	subs	r0, r3, #2
 8000d08:	4243      	negs	r3, r0
 8000d0a:	4158      	adcs	r0, r3
 8000d0c:	4240      	negs	r0, r0
 8000d0e:	0032      	movs	r2, r6
 8000d10:	2400      	movs	r4, #0
 8000d12:	b2c0      	uxtb	r0, r0
 8000d14:	e74e      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000d16:	4642      	mov	r2, r8
 8000d18:	20ff      	movs	r0, #255	@ 0xff
 8000d1a:	2400      	movs	r4, #0
 8000d1c:	e74a      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000d1e:	2001      	movs	r0, #1
 8000d20:	2400      	movs	r4, #0
 8000d22:	e747      	b.n	8000bb4 <__aeabi_fdiv+0xb0>
 8000d24:	0800cec8 	.word	0x0800cec8
 8000d28:	0800cf08 	.word	0x0800cf08
 8000d2c:	f7ffffff 	.word	0xf7ffffff

08000d30 <__eqsf2>:
 8000d30:	b570      	push	{r4, r5, r6, lr}
 8000d32:	0042      	lsls	r2, r0, #1
 8000d34:	024e      	lsls	r6, r1, #9
 8000d36:	004c      	lsls	r4, r1, #1
 8000d38:	0245      	lsls	r5, r0, #9
 8000d3a:	0a6d      	lsrs	r5, r5, #9
 8000d3c:	0e12      	lsrs	r2, r2, #24
 8000d3e:	0fc3      	lsrs	r3, r0, #31
 8000d40:	0a76      	lsrs	r6, r6, #9
 8000d42:	0e24      	lsrs	r4, r4, #24
 8000d44:	0fc9      	lsrs	r1, r1, #31
 8000d46:	2aff      	cmp	r2, #255	@ 0xff
 8000d48:	d010      	beq.n	8000d6c <__eqsf2+0x3c>
 8000d4a:	2cff      	cmp	r4, #255	@ 0xff
 8000d4c:	d00c      	beq.n	8000d68 <__eqsf2+0x38>
 8000d4e:	2001      	movs	r0, #1
 8000d50:	42a2      	cmp	r2, r4
 8000d52:	d10a      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d54:	42b5      	cmp	r5, r6
 8000d56:	d108      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d00f      	beq.n	8000d7c <__eqsf2+0x4c>
 8000d5c:	2a00      	cmp	r2, #0
 8000d5e:	d104      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d60:	0028      	movs	r0, r5
 8000d62:	1e43      	subs	r3, r0, #1
 8000d64:	4198      	sbcs	r0, r3
 8000d66:	e000      	b.n	8000d6a <__eqsf2+0x3a>
 8000d68:	2001      	movs	r0, #1
 8000d6a:	bd70      	pop	{r4, r5, r6, pc}
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	2cff      	cmp	r4, #255	@ 0xff
 8000d70:	d1fb      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d72:	4335      	orrs	r5, r6
 8000d74:	d1f9      	bne.n	8000d6a <__eqsf2+0x3a>
 8000d76:	404b      	eors	r3, r1
 8000d78:	0018      	movs	r0, r3
 8000d7a:	e7f6      	b.n	8000d6a <__eqsf2+0x3a>
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	e7f4      	b.n	8000d6a <__eqsf2+0x3a>

08000d80 <__gesf2>:
 8000d80:	b530      	push	{r4, r5, lr}
 8000d82:	0042      	lsls	r2, r0, #1
 8000d84:	0244      	lsls	r4, r0, #9
 8000d86:	024d      	lsls	r5, r1, #9
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0048      	lsls	r0, r1, #1
 8000d8c:	0a64      	lsrs	r4, r4, #9
 8000d8e:	0e12      	lsrs	r2, r2, #24
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e00      	lsrs	r0, r0, #24
 8000d94:	0fc9      	lsrs	r1, r1, #31
 8000d96:	2aff      	cmp	r2, #255	@ 0xff
 8000d98:	d018      	beq.n	8000dcc <__gesf2+0x4c>
 8000d9a:	28ff      	cmp	r0, #255	@ 0xff
 8000d9c:	d00a      	beq.n	8000db4 <__gesf2+0x34>
 8000d9e:	2a00      	cmp	r2, #0
 8000da0:	d11e      	bne.n	8000de0 <__gesf2+0x60>
 8000da2:	2800      	cmp	r0, #0
 8000da4:	d10a      	bne.n	8000dbc <__gesf2+0x3c>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d029      	beq.n	8000dfe <__gesf2+0x7e>
 8000daa:	2c00      	cmp	r4, #0
 8000dac:	d12d      	bne.n	8000e0a <__gesf2+0x8a>
 8000dae:	0048      	lsls	r0, r1, #1
 8000db0:	3801      	subs	r0, #1
 8000db2:	bd30      	pop	{r4, r5, pc}
 8000db4:	2d00      	cmp	r5, #0
 8000db6:	d125      	bne.n	8000e04 <__gesf2+0x84>
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	d101      	bne.n	8000dc0 <__gesf2+0x40>
 8000dbc:	2c00      	cmp	r4, #0
 8000dbe:	d0f6      	beq.n	8000dae <__gesf2+0x2e>
 8000dc0:	428b      	cmp	r3, r1
 8000dc2:	d019      	beq.n	8000df8 <__gesf2+0x78>
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	425b      	negs	r3, r3
 8000dc8:	4318      	orrs	r0, r3
 8000dca:	e7f2      	b.n	8000db2 <__gesf2+0x32>
 8000dcc:	2c00      	cmp	r4, #0
 8000dce:	d119      	bne.n	8000e04 <__gesf2+0x84>
 8000dd0:	28ff      	cmp	r0, #255	@ 0xff
 8000dd2:	d1f7      	bne.n	8000dc4 <__gesf2+0x44>
 8000dd4:	2d00      	cmp	r5, #0
 8000dd6:	d115      	bne.n	8000e04 <__gesf2+0x84>
 8000dd8:	2000      	movs	r0, #0
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d1f2      	bne.n	8000dc4 <__gesf2+0x44>
 8000dde:	e7e8      	b.n	8000db2 <__gesf2+0x32>
 8000de0:	2800      	cmp	r0, #0
 8000de2:	d0ef      	beq.n	8000dc4 <__gesf2+0x44>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d1ed      	bne.n	8000dc4 <__gesf2+0x44>
 8000de8:	4282      	cmp	r2, r0
 8000dea:	dceb      	bgt.n	8000dc4 <__gesf2+0x44>
 8000dec:	db04      	blt.n	8000df8 <__gesf2+0x78>
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	d8e8      	bhi.n	8000dc4 <__gesf2+0x44>
 8000df2:	2000      	movs	r0, #0
 8000df4:	42ac      	cmp	r4, r5
 8000df6:	d2dc      	bcs.n	8000db2 <__gesf2+0x32>
 8000df8:	0058      	lsls	r0, r3, #1
 8000dfa:	3801      	subs	r0, #1
 8000dfc:	e7d9      	b.n	8000db2 <__gesf2+0x32>
 8000dfe:	2c00      	cmp	r4, #0
 8000e00:	d0d7      	beq.n	8000db2 <__gesf2+0x32>
 8000e02:	e7df      	b.n	8000dc4 <__gesf2+0x44>
 8000e04:	2002      	movs	r0, #2
 8000e06:	4240      	negs	r0, r0
 8000e08:	e7d3      	b.n	8000db2 <__gesf2+0x32>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d1da      	bne.n	8000dc4 <__gesf2+0x44>
 8000e0e:	e7ee      	b.n	8000dee <__gesf2+0x6e>

08000e10 <__lesf2>:
 8000e10:	b530      	push	{r4, r5, lr}
 8000e12:	0042      	lsls	r2, r0, #1
 8000e14:	0244      	lsls	r4, r0, #9
 8000e16:	024d      	lsls	r5, r1, #9
 8000e18:	0fc3      	lsrs	r3, r0, #31
 8000e1a:	0048      	lsls	r0, r1, #1
 8000e1c:	0a64      	lsrs	r4, r4, #9
 8000e1e:	0e12      	lsrs	r2, r2, #24
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e00      	lsrs	r0, r0, #24
 8000e24:	0fc9      	lsrs	r1, r1, #31
 8000e26:	2aff      	cmp	r2, #255	@ 0xff
 8000e28:	d017      	beq.n	8000e5a <__lesf2+0x4a>
 8000e2a:	28ff      	cmp	r0, #255	@ 0xff
 8000e2c:	d00a      	beq.n	8000e44 <__lesf2+0x34>
 8000e2e:	2a00      	cmp	r2, #0
 8000e30:	d11b      	bne.n	8000e6a <__lesf2+0x5a>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	d10a      	bne.n	8000e4c <__lesf2+0x3c>
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d01d      	beq.n	8000e76 <__lesf2+0x66>
 8000e3a:	2c00      	cmp	r4, #0
 8000e3c:	d12d      	bne.n	8000e9a <__lesf2+0x8a>
 8000e3e:	0048      	lsls	r0, r1, #1
 8000e40:	3801      	subs	r0, #1
 8000e42:	e011      	b.n	8000e68 <__lesf2+0x58>
 8000e44:	2d00      	cmp	r5, #0
 8000e46:	d10e      	bne.n	8000e66 <__lesf2+0x56>
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	d101      	bne.n	8000e50 <__lesf2+0x40>
 8000e4c:	2c00      	cmp	r4, #0
 8000e4e:	d0f6      	beq.n	8000e3e <__lesf2+0x2e>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d10c      	bne.n	8000e6e <__lesf2+0x5e>
 8000e54:	0058      	lsls	r0, r3, #1
 8000e56:	3801      	subs	r0, #1
 8000e58:	e006      	b.n	8000e68 <__lesf2+0x58>
 8000e5a:	2c00      	cmp	r4, #0
 8000e5c:	d103      	bne.n	8000e66 <__lesf2+0x56>
 8000e5e:	28ff      	cmp	r0, #255	@ 0xff
 8000e60:	d105      	bne.n	8000e6e <__lesf2+0x5e>
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d015      	beq.n	8000e92 <__lesf2+0x82>
 8000e66:	2002      	movs	r0, #2
 8000e68:	bd30      	pop	{r4, r5, pc}
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d106      	bne.n	8000e7c <__lesf2+0x6c>
 8000e6e:	2001      	movs	r0, #1
 8000e70:	425b      	negs	r3, r3
 8000e72:	4318      	orrs	r0, r3
 8000e74:	e7f8      	b.n	8000e68 <__lesf2+0x58>
 8000e76:	2c00      	cmp	r4, #0
 8000e78:	d0f6      	beq.n	8000e68 <__lesf2+0x58>
 8000e7a:	e7f8      	b.n	8000e6e <__lesf2+0x5e>
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d1f6      	bne.n	8000e6e <__lesf2+0x5e>
 8000e80:	4282      	cmp	r2, r0
 8000e82:	dcf4      	bgt.n	8000e6e <__lesf2+0x5e>
 8000e84:	dbe6      	blt.n	8000e54 <__lesf2+0x44>
 8000e86:	42ac      	cmp	r4, r5
 8000e88:	d8f1      	bhi.n	8000e6e <__lesf2+0x5e>
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	42ac      	cmp	r4, r5
 8000e8e:	d2eb      	bcs.n	8000e68 <__lesf2+0x58>
 8000e90:	e7e0      	b.n	8000e54 <__lesf2+0x44>
 8000e92:	2000      	movs	r0, #0
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d1ea      	bne.n	8000e6e <__lesf2+0x5e>
 8000e98:	e7e6      	b.n	8000e68 <__lesf2+0x58>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d1e7      	bne.n	8000e6e <__lesf2+0x5e>
 8000e9e:	e7f2      	b.n	8000e86 <__lesf2+0x76>

08000ea0 <__aeabi_fmul>:
 8000ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ea2:	464f      	mov	r7, r9
 8000ea4:	4646      	mov	r6, r8
 8000ea6:	46d6      	mov	lr, sl
 8000ea8:	0044      	lsls	r4, r0, #1
 8000eaa:	b5c0      	push	{r6, r7, lr}
 8000eac:	0246      	lsls	r6, r0, #9
 8000eae:	1c0f      	adds	r7, r1, #0
 8000eb0:	0a76      	lsrs	r6, r6, #9
 8000eb2:	0e24      	lsrs	r4, r4, #24
 8000eb4:	0fc5      	lsrs	r5, r0, #31
 8000eb6:	2c00      	cmp	r4, #0
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_fmul+0x1c>
 8000eba:	e0da      	b.n	8001072 <__aeabi_fmul+0x1d2>
 8000ebc:	2cff      	cmp	r4, #255	@ 0xff
 8000ebe:	d074      	beq.n	8000faa <__aeabi_fmul+0x10a>
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	00f6      	lsls	r6, r6, #3
 8000ec4:	04db      	lsls	r3, r3, #19
 8000ec6:	431e      	orrs	r6, r3
 8000ec8:	2300      	movs	r3, #0
 8000eca:	4699      	mov	r9, r3
 8000ecc:	469a      	mov	sl, r3
 8000ece:	3c7f      	subs	r4, #127	@ 0x7f
 8000ed0:	027b      	lsls	r3, r7, #9
 8000ed2:	0a5b      	lsrs	r3, r3, #9
 8000ed4:	4698      	mov	r8, r3
 8000ed6:	007b      	lsls	r3, r7, #1
 8000ed8:	0e1b      	lsrs	r3, r3, #24
 8000eda:	0fff      	lsrs	r7, r7, #31
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d074      	beq.n	8000fca <__aeabi_fmul+0x12a>
 8000ee0:	2bff      	cmp	r3, #255	@ 0xff
 8000ee2:	d100      	bne.n	8000ee6 <__aeabi_fmul+0x46>
 8000ee4:	e08e      	b.n	8001004 <__aeabi_fmul+0x164>
 8000ee6:	4642      	mov	r2, r8
 8000ee8:	2180      	movs	r1, #128	@ 0x80
 8000eea:	00d2      	lsls	r2, r2, #3
 8000eec:	04c9      	lsls	r1, r1, #19
 8000eee:	4311      	orrs	r1, r2
 8000ef0:	3b7f      	subs	r3, #127	@ 0x7f
 8000ef2:	002a      	movs	r2, r5
 8000ef4:	18e4      	adds	r4, r4, r3
 8000ef6:	464b      	mov	r3, r9
 8000ef8:	407a      	eors	r2, r7
 8000efa:	4688      	mov	r8, r1
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	2b0a      	cmp	r3, #10
 8000f00:	dc75      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 8000f02:	464b      	mov	r3, r9
 8000f04:	2000      	movs	r0, #0
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	dd0f      	ble.n	8000f2a <__aeabi_fmul+0x8a>
 8000f0a:	4649      	mov	r1, r9
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	408b      	lsls	r3, r1
 8000f10:	21a6      	movs	r1, #166	@ 0xa6
 8000f12:	00c9      	lsls	r1, r1, #3
 8000f14:	420b      	tst	r3, r1
 8000f16:	d169      	bne.n	8000fec <__aeabi_fmul+0x14c>
 8000f18:	2190      	movs	r1, #144	@ 0x90
 8000f1a:	0089      	lsls	r1, r1, #2
 8000f1c:	420b      	tst	r3, r1
 8000f1e:	d000      	beq.n	8000f22 <__aeabi_fmul+0x82>
 8000f20:	e100      	b.n	8001124 <__aeabi_fmul+0x284>
 8000f22:	2188      	movs	r1, #136	@ 0x88
 8000f24:	4219      	tst	r1, r3
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fmul+0x8a>
 8000f28:	e0f5      	b.n	8001116 <__aeabi_fmul+0x276>
 8000f2a:	4641      	mov	r1, r8
 8000f2c:	0409      	lsls	r1, r1, #16
 8000f2e:	0c09      	lsrs	r1, r1, #16
 8000f30:	4643      	mov	r3, r8
 8000f32:	0008      	movs	r0, r1
 8000f34:	0c35      	lsrs	r5, r6, #16
 8000f36:	0436      	lsls	r6, r6, #16
 8000f38:	0c1b      	lsrs	r3, r3, #16
 8000f3a:	0c36      	lsrs	r6, r6, #16
 8000f3c:	4370      	muls	r0, r6
 8000f3e:	4369      	muls	r1, r5
 8000f40:	435e      	muls	r6, r3
 8000f42:	435d      	muls	r5, r3
 8000f44:	1876      	adds	r6, r6, r1
 8000f46:	0c03      	lsrs	r3, r0, #16
 8000f48:	199b      	adds	r3, r3, r6
 8000f4a:	4299      	cmp	r1, r3
 8000f4c:	d903      	bls.n	8000f56 <__aeabi_fmul+0xb6>
 8000f4e:	2180      	movs	r1, #128	@ 0x80
 8000f50:	0249      	lsls	r1, r1, #9
 8000f52:	468c      	mov	ip, r1
 8000f54:	4465      	add	r5, ip
 8000f56:	0400      	lsls	r0, r0, #16
 8000f58:	0419      	lsls	r1, r3, #16
 8000f5a:	0c00      	lsrs	r0, r0, #16
 8000f5c:	1809      	adds	r1, r1, r0
 8000f5e:	018e      	lsls	r6, r1, #6
 8000f60:	1e70      	subs	r0, r6, #1
 8000f62:	4186      	sbcs	r6, r0
 8000f64:	0c1b      	lsrs	r3, r3, #16
 8000f66:	0e89      	lsrs	r1, r1, #26
 8000f68:	195b      	adds	r3, r3, r5
 8000f6a:	430e      	orrs	r6, r1
 8000f6c:	019b      	lsls	r3, r3, #6
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	d46c      	bmi.n	800104e <__aeabi_fmul+0x1ae>
 8000f74:	0023      	movs	r3, r4
 8000f76:	337f      	adds	r3, #127	@ 0x7f
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	dc00      	bgt.n	8000f7e <__aeabi_fmul+0xde>
 8000f7c:	e0b1      	b.n	80010e2 <__aeabi_fmul+0x242>
 8000f7e:	0015      	movs	r5, r2
 8000f80:	0771      	lsls	r1, r6, #29
 8000f82:	d00b      	beq.n	8000f9c <__aeabi_fmul+0xfc>
 8000f84:	200f      	movs	r0, #15
 8000f86:	0021      	movs	r1, r4
 8000f88:	4030      	ands	r0, r6
 8000f8a:	2804      	cmp	r0, #4
 8000f8c:	d006      	beq.n	8000f9c <__aeabi_fmul+0xfc>
 8000f8e:	3604      	adds	r6, #4
 8000f90:	0132      	lsls	r2, r6, #4
 8000f92:	d503      	bpl.n	8000f9c <__aeabi_fmul+0xfc>
 8000f94:	4b6e      	ldr	r3, [pc, #440]	@ (8001150 <__aeabi_fmul+0x2b0>)
 8000f96:	401e      	ands	r6, r3
 8000f98:	000b      	movs	r3, r1
 8000f9a:	3380      	adds	r3, #128	@ 0x80
 8000f9c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000f9e:	dd00      	ble.n	8000fa2 <__aeabi_fmul+0x102>
 8000fa0:	e0bd      	b.n	800111e <__aeabi_fmul+0x27e>
 8000fa2:	01b2      	lsls	r2, r6, #6
 8000fa4:	0a52      	lsrs	r2, r2, #9
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	e048      	b.n	800103c <__aeabi_fmul+0x19c>
 8000faa:	2e00      	cmp	r6, #0
 8000fac:	d000      	beq.n	8000fb0 <__aeabi_fmul+0x110>
 8000fae:	e092      	b.n	80010d6 <__aeabi_fmul+0x236>
 8000fb0:	2308      	movs	r3, #8
 8000fb2:	4699      	mov	r9, r3
 8000fb4:	3b06      	subs	r3, #6
 8000fb6:	469a      	mov	sl, r3
 8000fb8:	027b      	lsls	r3, r7, #9
 8000fba:	0a5b      	lsrs	r3, r3, #9
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	007b      	lsls	r3, r7, #1
 8000fc0:	24ff      	movs	r4, #255	@ 0xff
 8000fc2:	0e1b      	lsrs	r3, r3, #24
 8000fc4:	0fff      	lsrs	r7, r7, #31
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d18a      	bne.n	8000ee0 <__aeabi_fmul+0x40>
 8000fca:	4642      	mov	r2, r8
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d164      	bne.n	800109a <__aeabi_fmul+0x1fa>
 8000fd0:	4649      	mov	r1, r9
 8000fd2:	3201      	adds	r2, #1
 8000fd4:	4311      	orrs	r1, r2
 8000fd6:	4689      	mov	r9, r1
 8000fd8:	290a      	cmp	r1, #10
 8000fda:	dc08      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 8000fdc:	407d      	eors	r5, r7
 8000fde:	2001      	movs	r0, #1
 8000fe0:	b2ea      	uxtb	r2, r5
 8000fe2:	2902      	cmp	r1, #2
 8000fe4:	dc91      	bgt.n	8000f0a <__aeabi_fmul+0x6a>
 8000fe6:	0015      	movs	r5, r2
 8000fe8:	2200      	movs	r2, #0
 8000fea:	e027      	b.n	800103c <__aeabi_fmul+0x19c>
 8000fec:	0015      	movs	r5, r2
 8000fee:	4653      	mov	r3, sl
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_fmul+0x156>
 8000ff4:	e093      	b.n	800111e <__aeabi_fmul+0x27e>
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d01a      	beq.n	8001030 <__aeabi_fmul+0x190>
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d12c      	bne.n	8001058 <__aeabi_fmul+0x1b8>
 8000ffe:	2300      	movs	r3, #0
 8001000:	2200      	movs	r2, #0
 8001002:	e01b      	b.n	800103c <__aeabi_fmul+0x19c>
 8001004:	4643      	mov	r3, r8
 8001006:	34ff      	adds	r4, #255	@ 0xff
 8001008:	2b00      	cmp	r3, #0
 800100a:	d055      	beq.n	80010b8 <__aeabi_fmul+0x218>
 800100c:	2103      	movs	r1, #3
 800100e:	464b      	mov	r3, r9
 8001010:	430b      	orrs	r3, r1
 8001012:	0019      	movs	r1, r3
 8001014:	2b0a      	cmp	r3, #10
 8001016:	dc00      	bgt.n	800101a <__aeabi_fmul+0x17a>
 8001018:	e092      	b.n	8001140 <__aeabi_fmul+0x2a0>
 800101a:	2b0f      	cmp	r3, #15
 800101c:	d000      	beq.n	8001020 <__aeabi_fmul+0x180>
 800101e:	e08c      	b.n	800113a <__aeabi_fmul+0x29a>
 8001020:	2280      	movs	r2, #128	@ 0x80
 8001022:	03d2      	lsls	r2, r2, #15
 8001024:	4216      	tst	r6, r2
 8001026:	d003      	beq.n	8001030 <__aeabi_fmul+0x190>
 8001028:	4643      	mov	r3, r8
 800102a:	4213      	tst	r3, r2
 800102c:	d100      	bne.n	8001030 <__aeabi_fmul+0x190>
 800102e:	e07d      	b.n	800112c <__aeabi_fmul+0x28c>
 8001030:	2280      	movs	r2, #128	@ 0x80
 8001032:	03d2      	lsls	r2, r2, #15
 8001034:	4332      	orrs	r2, r6
 8001036:	0252      	lsls	r2, r2, #9
 8001038:	0a52      	lsrs	r2, r2, #9
 800103a:	23ff      	movs	r3, #255	@ 0xff
 800103c:	05d8      	lsls	r0, r3, #23
 800103e:	07ed      	lsls	r5, r5, #31
 8001040:	4310      	orrs	r0, r2
 8001042:	4328      	orrs	r0, r5
 8001044:	bce0      	pop	{r5, r6, r7}
 8001046:	46ba      	mov	sl, r7
 8001048:	46b1      	mov	r9, r6
 800104a:	46a8      	mov	r8, r5
 800104c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800104e:	2301      	movs	r3, #1
 8001050:	0015      	movs	r5, r2
 8001052:	0871      	lsrs	r1, r6, #1
 8001054:	401e      	ands	r6, r3
 8001056:	430e      	orrs	r6, r1
 8001058:	0023      	movs	r3, r4
 800105a:	3380      	adds	r3, #128	@ 0x80
 800105c:	1c61      	adds	r1, r4, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	dd41      	ble.n	80010e6 <__aeabi_fmul+0x246>
 8001062:	0772      	lsls	r2, r6, #29
 8001064:	d094      	beq.n	8000f90 <__aeabi_fmul+0xf0>
 8001066:	220f      	movs	r2, #15
 8001068:	4032      	ands	r2, r6
 800106a:	2a04      	cmp	r2, #4
 800106c:	d000      	beq.n	8001070 <__aeabi_fmul+0x1d0>
 800106e:	e78e      	b.n	8000f8e <__aeabi_fmul+0xee>
 8001070:	e78e      	b.n	8000f90 <__aeabi_fmul+0xf0>
 8001072:	2e00      	cmp	r6, #0
 8001074:	d105      	bne.n	8001082 <__aeabi_fmul+0x1e2>
 8001076:	2304      	movs	r3, #4
 8001078:	4699      	mov	r9, r3
 800107a:	3b03      	subs	r3, #3
 800107c:	2400      	movs	r4, #0
 800107e:	469a      	mov	sl, r3
 8001080:	e726      	b.n	8000ed0 <__aeabi_fmul+0x30>
 8001082:	0030      	movs	r0, r6
 8001084:	f002 fbea 	bl	800385c <__clzsi2>
 8001088:	2476      	movs	r4, #118	@ 0x76
 800108a:	1f43      	subs	r3, r0, #5
 800108c:	409e      	lsls	r6, r3
 800108e:	2300      	movs	r3, #0
 8001090:	4264      	negs	r4, r4
 8001092:	4699      	mov	r9, r3
 8001094:	469a      	mov	sl, r3
 8001096:	1a24      	subs	r4, r4, r0
 8001098:	e71a      	b.n	8000ed0 <__aeabi_fmul+0x30>
 800109a:	4640      	mov	r0, r8
 800109c:	f002 fbde 	bl	800385c <__clzsi2>
 80010a0:	464b      	mov	r3, r9
 80010a2:	1a24      	subs	r4, r4, r0
 80010a4:	3c76      	subs	r4, #118	@ 0x76
 80010a6:	2b0a      	cmp	r3, #10
 80010a8:	dca1      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 80010aa:	4643      	mov	r3, r8
 80010ac:	3805      	subs	r0, #5
 80010ae:	4083      	lsls	r3, r0
 80010b0:	407d      	eors	r5, r7
 80010b2:	4698      	mov	r8, r3
 80010b4:	b2ea      	uxtb	r2, r5
 80010b6:	e724      	b.n	8000f02 <__aeabi_fmul+0x62>
 80010b8:	464a      	mov	r2, r9
 80010ba:	3302      	adds	r3, #2
 80010bc:	4313      	orrs	r3, r2
 80010be:	002a      	movs	r2, r5
 80010c0:	407a      	eors	r2, r7
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	2b0a      	cmp	r3, #10
 80010c6:	dc92      	bgt.n	8000fee <__aeabi_fmul+0x14e>
 80010c8:	4649      	mov	r1, r9
 80010ca:	0015      	movs	r5, r2
 80010cc:	2900      	cmp	r1, #0
 80010ce:	d026      	beq.n	800111e <__aeabi_fmul+0x27e>
 80010d0:	4699      	mov	r9, r3
 80010d2:	2002      	movs	r0, #2
 80010d4:	e719      	b.n	8000f0a <__aeabi_fmul+0x6a>
 80010d6:	230c      	movs	r3, #12
 80010d8:	4699      	mov	r9, r3
 80010da:	3b09      	subs	r3, #9
 80010dc:	24ff      	movs	r4, #255	@ 0xff
 80010de:	469a      	mov	sl, r3
 80010e0:	e6f6      	b.n	8000ed0 <__aeabi_fmul+0x30>
 80010e2:	0015      	movs	r5, r2
 80010e4:	0021      	movs	r1, r4
 80010e6:	2201      	movs	r2, #1
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b1b      	cmp	r3, #27
 80010ec:	dd00      	ble.n	80010f0 <__aeabi_fmul+0x250>
 80010ee:	e786      	b.n	8000ffe <__aeabi_fmul+0x15e>
 80010f0:	319e      	adds	r1, #158	@ 0x9e
 80010f2:	0032      	movs	r2, r6
 80010f4:	408e      	lsls	r6, r1
 80010f6:	40da      	lsrs	r2, r3
 80010f8:	1e73      	subs	r3, r6, #1
 80010fa:	419e      	sbcs	r6, r3
 80010fc:	4332      	orrs	r2, r6
 80010fe:	0753      	lsls	r3, r2, #29
 8001100:	d004      	beq.n	800110c <__aeabi_fmul+0x26c>
 8001102:	230f      	movs	r3, #15
 8001104:	4013      	ands	r3, r2
 8001106:	2b04      	cmp	r3, #4
 8001108:	d000      	beq.n	800110c <__aeabi_fmul+0x26c>
 800110a:	3204      	adds	r2, #4
 800110c:	0153      	lsls	r3, r2, #5
 800110e:	d510      	bpl.n	8001132 <__aeabi_fmul+0x292>
 8001110:	2301      	movs	r3, #1
 8001112:	2200      	movs	r2, #0
 8001114:	e792      	b.n	800103c <__aeabi_fmul+0x19c>
 8001116:	003d      	movs	r5, r7
 8001118:	4646      	mov	r6, r8
 800111a:	4682      	mov	sl, r0
 800111c:	e767      	b.n	8000fee <__aeabi_fmul+0x14e>
 800111e:	23ff      	movs	r3, #255	@ 0xff
 8001120:	2200      	movs	r2, #0
 8001122:	e78b      	b.n	800103c <__aeabi_fmul+0x19c>
 8001124:	2280      	movs	r2, #128	@ 0x80
 8001126:	2500      	movs	r5, #0
 8001128:	03d2      	lsls	r2, r2, #15
 800112a:	e786      	b.n	800103a <__aeabi_fmul+0x19a>
 800112c:	003d      	movs	r5, r7
 800112e:	431a      	orrs	r2, r3
 8001130:	e783      	b.n	800103a <__aeabi_fmul+0x19a>
 8001132:	0192      	lsls	r2, r2, #6
 8001134:	2300      	movs	r3, #0
 8001136:	0a52      	lsrs	r2, r2, #9
 8001138:	e780      	b.n	800103c <__aeabi_fmul+0x19c>
 800113a:	003d      	movs	r5, r7
 800113c:	4646      	mov	r6, r8
 800113e:	e777      	b.n	8001030 <__aeabi_fmul+0x190>
 8001140:	002a      	movs	r2, r5
 8001142:	2301      	movs	r3, #1
 8001144:	407a      	eors	r2, r7
 8001146:	408b      	lsls	r3, r1
 8001148:	2003      	movs	r0, #3
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	e6e9      	b.n	8000f22 <__aeabi_fmul+0x82>
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	f7ffffff 	.word	0xf7ffffff

08001154 <__aeabi_fsub>:
 8001154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001156:	4647      	mov	r7, r8
 8001158:	46ce      	mov	lr, r9
 800115a:	0243      	lsls	r3, r0, #9
 800115c:	b580      	push	{r7, lr}
 800115e:	0a5f      	lsrs	r7, r3, #9
 8001160:	099b      	lsrs	r3, r3, #6
 8001162:	0045      	lsls	r5, r0, #1
 8001164:	004a      	lsls	r2, r1, #1
 8001166:	469c      	mov	ip, r3
 8001168:	024b      	lsls	r3, r1, #9
 800116a:	0fc4      	lsrs	r4, r0, #31
 800116c:	0fce      	lsrs	r6, r1, #31
 800116e:	0e2d      	lsrs	r5, r5, #24
 8001170:	0a58      	lsrs	r0, r3, #9
 8001172:	0e12      	lsrs	r2, r2, #24
 8001174:	0999      	lsrs	r1, r3, #6
 8001176:	2aff      	cmp	r2, #255	@ 0xff
 8001178:	d06b      	beq.n	8001252 <__aeabi_fsub+0xfe>
 800117a:	2301      	movs	r3, #1
 800117c:	405e      	eors	r6, r3
 800117e:	1aab      	subs	r3, r5, r2
 8001180:	42b4      	cmp	r4, r6
 8001182:	d04b      	beq.n	800121c <__aeabi_fsub+0xc8>
 8001184:	2b00      	cmp	r3, #0
 8001186:	dc00      	bgt.n	800118a <__aeabi_fsub+0x36>
 8001188:	e0ff      	b.n	800138a <__aeabi_fsub+0x236>
 800118a:	2a00      	cmp	r2, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_fsub+0x3c>
 800118e:	e088      	b.n	80012a2 <__aeabi_fsub+0x14e>
 8001190:	2dff      	cmp	r5, #255	@ 0xff
 8001192:	d100      	bne.n	8001196 <__aeabi_fsub+0x42>
 8001194:	e0ef      	b.n	8001376 <__aeabi_fsub+0x222>
 8001196:	2280      	movs	r2, #128	@ 0x80
 8001198:	04d2      	lsls	r2, r2, #19
 800119a:	4311      	orrs	r1, r2
 800119c:	2001      	movs	r0, #1
 800119e:	2b1b      	cmp	r3, #27
 80011a0:	dc08      	bgt.n	80011b4 <__aeabi_fsub+0x60>
 80011a2:	0008      	movs	r0, r1
 80011a4:	2220      	movs	r2, #32
 80011a6:	40d8      	lsrs	r0, r3
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	4099      	lsls	r1, r3
 80011ac:	000b      	movs	r3, r1
 80011ae:	1e5a      	subs	r2, r3, #1
 80011b0:	4193      	sbcs	r3, r2
 80011b2:	4318      	orrs	r0, r3
 80011b4:	4663      	mov	r3, ip
 80011b6:	1a1b      	subs	r3, r3, r0
 80011b8:	469c      	mov	ip, r3
 80011ba:	4663      	mov	r3, ip
 80011bc:	015b      	lsls	r3, r3, #5
 80011be:	d400      	bmi.n	80011c2 <__aeabi_fsub+0x6e>
 80011c0:	e0cd      	b.n	800135e <__aeabi_fsub+0x20a>
 80011c2:	4663      	mov	r3, ip
 80011c4:	019f      	lsls	r7, r3, #6
 80011c6:	09bf      	lsrs	r7, r7, #6
 80011c8:	0038      	movs	r0, r7
 80011ca:	f002 fb47 	bl	800385c <__clzsi2>
 80011ce:	003b      	movs	r3, r7
 80011d0:	3805      	subs	r0, #5
 80011d2:	4083      	lsls	r3, r0
 80011d4:	4285      	cmp	r5, r0
 80011d6:	dc00      	bgt.n	80011da <__aeabi_fsub+0x86>
 80011d8:	e0a2      	b.n	8001320 <__aeabi_fsub+0x1cc>
 80011da:	4ab7      	ldr	r2, [pc, #732]	@ (80014b8 <__aeabi_fsub+0x364>)
 80011dc:	1a2d      	subs	r5, r5, r0
 80011de:	401a      	ands	r2, r3
 80011e0:	4694      	mov	ip, r2
 80011e2:	075a      	lsls	r2, r3, #29
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x94>
 80011e6:	e0c3      	b.n	8001370 <__aeabi_fsub+0x21c>
 80011e8:	220f      	movs	r2, #15
 80011ea:	4013      	ands	r3, r2
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d100      	bne.n	80011f2 <__aeabi_fsub+0x9e>
 80011f0:	e0be      	b.n	8001370 <__aeabi_fsub+0x21c>
 80011f2:	2304      	movs	r3, #4
 80011f4:	4698      	mov	r8, r3
 80011f6:	44c4      	add	ip, r8
 80011f8:	4663      	mov	r3, ip
 80011fa:	015b      	lsls	r3, r3, #5
 80011fc:	d400      	bmi.n	8001200 <__aeabi_fsub+0xac>
 80011fe:	e0b7      	b.n	8001370 <__aeabi_fsub+0x21c>
 8001200:	1c68      	adds	r0, r5, #1
 8001202:	2dfe      	cmp	r5, #254	@ 0xfe
 8001204:	d000      	beq.n	8001208 <__aeabi_fsub+0xb4>
 8001206:	e0a5      	b.n	8001354 <__aeabi_fsub+0x200>
 8001208:	20ff      	movs	r0, #255	@ 0xff
 800120a:	2200      	movs	r2, #0
 800120c:	05c0      	lsls	r0, r0, #23
 800120e:	4310      	orrs	r0, r2
 8001210:	07e4      	lsls	r4, r4, #31
 8001212:	4320      	orrs	r0, r4
 8001214:	bcc0      	pop	{r6, r7}
 8001216:	46b9      	mov	r9, r7
 8001218:	46b0      	mov	r8, r6
 800121a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800121c:	2b00      	cmp	r3, #0
 800121e:	dc00      	bgt.n	8001222 <__aeabi_fsub+0xce>
 8001220:	e1eb      	b.n	80015fa <__aeabi_fsub+0x4a6>
 8001222:	2a00      	cmp	r2, #0
 8001224:	d046      	beq.n	80012b4 <__aeabi_fsub+0x160>
 8001226:	2dff      	cmp	r5, #255	@ 0xff
 8001228:	d100      	bne.n	800122c <__aeabi_fsub+0xd8>
 800122a:	e0a4      	b.n	8001376 <__aeabi_fsub+0x222>
 800122c:	2280      	movs	r2, #128	@ 0x80
 800122e:	04d2      	lsls	r2, r2, #19
 8001230:	4311      	orrs	r1, r2
 8001232:	2b1b      	cmp	r3, #27
 8001234:	dc00      	bgt.n	8001238 <__aeabi_fsub+0xe4>
 8001236:	e0fb      	b.n	8001430 <__aeabi_fsub+0x2dc>
 8001238:	2305      	movs	r3, #5
 800123a:	4698      	mov	r8, r3
 800123c:	002b      	movs	r3, r5
 800123e:	44c4      	add	ip, r8
 8001240:	4662      	mov	r2, ip
 8001242:	08d7      	lsrs	r7, r2, #3
 8001244:	2bff      	cmp	r3, #255	@ 0xff
 8001246:	d100      	bne.n	800124a <__aeabi_fsub+0xf6>
 8001248:	e095      	b.n	8001376 <__aeabi_fsub+0x222>
 800124a:	027a      	lsls	r2, r7, #9
 800124c:	0a52      	lsrs	r2, r2, #9
 800124e:	b2d8      	uxtb	r0, r3
 8001250:	e7dc      	b.n	800120c <__aeabi_fsub+0xb8>
 8001252:	002b      	movs	r3, r5
 8001254:	3bff      	subs	r3, #255	@ 0xff
 8001256:	4699      	mov	r9, r3
 8001258:	2900      	cmp	r1, #0
 800125a:	d118      	bne.n	800128e <__aeabi_fsub+0x13a>
 800125c:	2301      	movs	r3, #1
 800125e:	405e      	eors	r6, r3
 8001260:	42b4      	cmp	r4, r6
 8001262:	d100      	bne.n	8001266 <__aeabi_fsub+0x112>
 8001264:	e0ca      	b.n	80013fc <__aeabi_fsub+0x2a8>
 8001266:	464b      	mov	r3, r9
 8001268:	2b00      	cmp	r3, #0
 800126a:	d02d      	beq.n	80012c8 <__aeabi_fsub+0x174>
 800126c:	2d00      	cmp	r5, #0
 800126e:	d000      	beq.n	8001272 <__aeabi_fsub+0x11e>
 8001270:	e13c      	b.n	80014ec <__aeabi_fsub+0x398>
 8001272:	23ff      	movs	r3, #255	@ 0xff
 8001274:	4664      	mov	r4, ip
 8001276:	2c00      	cmp	r4, #0
 8001278:	d100      	bne.n	800127c <__aeabi_fsub+0x128>
 800127a:	e15f      	b.n	800153c <__aeabi_fsub+0x3e8>
 800127c:	1e5d      	subs	r5, r3, #1
 800127e:	2b01      	cmp	r3, #1
 8001280:	d100      	bne.n	8001284 <__aeabi_fsub+0x130>
 8001282:	e174      	b.n	800156e <__aeabi_fsub+0x41a>
 8001284:	0034      	movs	r4, r6
 8001286:	2bff      	cmp	r3, #255	@ 0xff
 8001288:	d074      	beq.n	8001374 <__aeabi_fsub+0x220>
 800128a:	002b      	movs	r3, r5
 800128c:	e103      	b.n	8001496 <__aeabi_fsub+0x342>
 800128e:	42b4      	cmp	r4, r6
 8001290:	d100      	bne.n	8001294 <__aeabi_fsub+0x140>
 8001292:	e09c      	b.n	80013ce <__aeabi_fsub+0x27a>
 8001294:	2b00      	cmp	r3, #0
 8001296:	d017      	beq.n	80012c8 <__aeabi_fsub+0x174>
 8001298:	2d00      	cmp	r5, #0
 800129a:	d0ea      	beq.n	8001272 <__aeabi_fsub+0x11e>
 800129c:	0007      	movs	r7, r0
 800129e:	0034      	movs	r4, r6
 80012a0:	e06c      	b.n	800137c <__aeabi_fsub+0x228>
 80012a2:	2900      	cmp	r1, #0
 80012a4:	d0cc      	beq.n	8001240 <__aeabi_fsub+0xec>
 80012a6:	1e5a      	subs	r2, r3, #1
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d02b      	beq.n	8001304 <__aeabi_fsub+0x1b0>
 80012ac:	2bff      	cmp	r3, #255	@ 0xff
 80012ae:	d062      	beq.n	8001376 <__aeabi_fsub+0x222>
 80012b0:	0013      	movs	r3, r2
 80012b2:	e773      	b.n	800119c <__aeabi_fsub+0x48>
 80012b4:	2900      	cmp	r1, #0
 80012b6:	d0c3      	beq.n	8001240 <__aeabi_fsub+0xec>
 80012b8:	1e5a      	subs	r2, r3, #1
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d100      	bne.n	80012c0 <__aeabi_fsub+0x16c>
 80012be:	e11e      	b.n	80014fe <__aeabi_fsub+0x3aa>
 80012c0:	2bff      	cmp	r3, #255	@ 0xff
 80012c2:	d058      	beq.n	8001376 <__aeabi_fsub+0x222>
 80012c4:	0013      	movs	r3, r2
 80012c6:	e7b4      	b.n	8001232 <__aeabi_fsub+0xde>
 80012c8:	22fe      	movs	r2, #254	@ 0xfe
 80012ca:	1c6b      	adds	r3, r5, #1
 80012cc:	421a      	tst	r2, r3
 80012ce:	d10d      	bne.n	80012ec <__aeabi_fsub+0x198>
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d060      	beq.n	8001396 <__aeabi_fsub+0x242>
 80012d4:	4663      	mov	r3, ip
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d000      	beq.n	80012dc <__aeabi_fsub+0x188>
 80012da:	e120      	b.n	800151e <__aeabi_fsub+0x3ca>
 80012dc:	2900      	cmp	r1, #0
 80012de:	d000      	beq.n	80012e2 <__aeabi_fsub+0x18e>
 80012e0:	e128      	b.n	8001534 <__aeabi_fsub+0x3e0>
 80012e2:	2280      	movs	r2, #128	@ 0x80
 80012e4:	2400      	movs	r4, #0
 80012e6:	20ff      	movs	r0, #255	@ 0xff
 80012e8:	03d2      	lsls	r2, r2, #15
 80012ea:	e78f      	b.n	800120c <__aeabi_fsub+0xb8>
 80012ec:	4663      	mov	r3, ip
 80012ee:	1a5f      	subs	r7, r3, r1
 80012f0:	017b      	lsls	r3, r7, #5
 80012f2:	d500      	bpl.n	80012f6 <__aeabi_fsub+0x1a2>
 80012f4:	e0fe      	b.n	80014f4 <__aeabi_fsub+0x3a0>
 80012f6:	2f00      	cmp	r7, #0
 80012f8:	d000      	beq.n	80012fc <__aeabi_fsub+0x1a8>
 80012fa:	e765      	b.n	80011c8 <__aeabi_fsub+0x74>
 80012fc:	2400      	movs	r4, #0
 80012fe:	2000      	movs	r0, #0
 8001300:	2200      	movs	r2, #0
 8001302:	e783      	b.n	800120c <__aeabi_fsub+0xb8>
 8001304:	4663      	mov	r3, ip
 8001306:	1a59      	subs	r1, r3, r1
 8001308:	014b      	lsls	r3, r1, #5
 800130a:	d400      	bmi.n	800130e <__aeabi_fsub+0x1ba>
 800130c:	e119      	b.n	8001542 <__aeabi_fsub+0x3ee>
 800130e:	018f      	lsls	r7, r1, #6
 8001310:	09bf      	lsrs	r7, r7, #6
 8001312:	0038      	movs	r0, r7
 8001314:	f002 faa2 	bl	800385c <__clzsi2>
 8001318:	003b      	movs	r3, r7
 800131a:	3805      	subs	r0, #5
 800131c:	4083      	lsls	r3, r0
 800131e:	2501      	movs	r5, #1
 8001320:	2220      	movs	r2, #32
 8001322:	1b40      	subs	r0, r0, r5
 8001324:	3001      	adds	r0, #1
 8001326:	1a12      	subs	r2, r2, r0
 8001328:	0019      	movs	r1, r3
 800132a:	4093      	lsls	r3, r2
 800132c:	40c1      	lsrs	r1, r0
 800132e:	1e5a      	subs	r2, r3, #1
 8001330:	4193      	sbcs	r3, r2
 8001332:	4319      	orrs	r1, r3
 8001334:	468c      	mov	ip, r1
 8001336:	1e0b      	subs	r3, r1, #0
 8001338:	d0e1      	beq.n	80012fe <__aeabi_fsub+0x1aa>
 800133a:	075b      	lsls	r3, r3, #29
 800133c:	d100      	bne.n	8001340 <__aeabi_fsub+0x1ec>
 800133e:	e152      	b.n	80015e6 <__aeabi_fsub+0x492>
 8001340:	230f      	movs	r3, #15
 8001342:	2500      	movs	r5, #0
 8001344:	400b      	ands	r3, r1
 8001346:	2b04      	cmp	r3, #4
 8001348:	d000      	beq.n	800134c <__aeabi_fsub+0x1f8>
 800134a:	e752      	b.n	80011f2 <__aeabi_fsub+0x9e>
 800134c:	2001      	movs	r0, #1
 800134e:	014a      	lsls	r2, r1, #5
 8001350:	d400      	bmi.n	8001354 <__aeabi_fsub+0x200>
 8001352:	e092      	b.n	800147a <__aeabi_fsub+0x326>
 8001354:	b2c0      	uxtb	r0, r0
 8001356:	4663      	mov	r3, ip
 8001358:	019a      	lsls	r2, r3, #6
 800135a:	0a52      	lsrs	r2, r2, #9
 800135c:	e756      	b.n	800120c <__aeabi_fsub+0xb8>
 800135e:	4663      	mov	r3, ip
 8001360:	075b      	lsls	r3, r3, #29
 8001362:	d005      	beq.n	8001370 <__aeabi_fsub+0x21c>
 8001364:	230f      	movs	r3, #15
 8001366:	4662      	mov	r2, ip
 8001368:	4013      	ands	r3, r2
 800136a:	2b04      	cmp	r3, #4
 800136c:	d000      	beq.n	8001370 <__aeabi_fsub+0x21c>
 800136e:	e740      	b.n	80011f2 <__aeabi_fsub+0x9e>
 8001370:	002b      	movs	r3, r5
 8001372:	e765      	b.n	8001240 <__aeabi_fsub+0xec>
 8001374:	0007      	movs	r7, r0
 8001376:	2f00      	cmp	r7, #0
 8001378:	d100      	bne.n	800137c <__aeabi_fsub+0x228>
 800137a:	e745      	b.n	8001208 <__aeabi_fsub+0xb4>
 800137c:	2280      	movs	r2, #128	@ 0x80
 800137e:	03d2      	lsls	r2, r2, #15
 8001380:	433a      	orrs	r2, r7
 8001382:	0252      	lsls	r2, r2, #9
 8001384:	20ff      	movs	r0, #255	@ 0xff
 8001386:	0a52      	lsrs	r2, r2, #9
 8001388:	e740      	b.n	800120c <__aeabi_fsub+0xb8>
 800138a:	2b00      	cmp	r3, #0
 800138c:	d179      	bne.n	8001482 <__aeabi_fsub+0x32e>
 800138e:	22fe      	movs	r2, #254	@ 0xfe
 8001390:	1c6b      	adds	r3, r5, #1
 8001392:	421a      	tst	r2, r3
 8001394:	d1aa      	bne.n	80012ec <__aeabi_fsub+0x198>
 8001396:	4663      	mov	r3, ip
 8001398:	2b00      	cmp	r3, #0
 800139a:	d100      	bne.n	800139e <__aeabi_fsub+0x24a>
 800139c:	e0f5      	b.n	800158a <__aeabi_fsub+0x436>
 800139e:	2900      	cmp	r1, #0
 80013a0:	d100      	bne.n	80013a4 <__aeabi_fsub+0x250>
 80013a2:	e0d1      	b.n	8001548 <__aeabi_fsub+0x3f4>
 80013a4:	1a5f      	subs	r7, r3, r1
 80013a6:	2380      	movs	r3, #128	@ 0x80
 80013a8:	04db      	lsls	r3, r3, #19
 80013aa:	421f      	tst	r7, r3
 80013ac:	d100      	bne.n	80013b0 <__aeabi_fsub+0x25c>
 80013ae:	e10e      	b.n	80015ce <__aeabi_fsub+0x47a>
 80013b0:	4662      	mov	r2, ip
 80013b2:	2401      	movs	r4, #1
 80013b4:	1a8a      	subs	r2, r1, r2
 80013b6:	4694      	mov	ip, r2
 80013b8:	2000      	movs	r0, #0
 80013ba:	4034      	ands	r4, r6
 80013bc:	2a00      	cmp	r2, #0
 80013be:	d100      	bne.n	80013c2 <__aeabi_fsub+0x26e>
 80013c0:	e724      	b.n	800120c <__aeabi_fsub+0xb8>
 80013c2:	2001      	movs	r0, #1
 80013c4:	421a      	tst	r2, r3
 80013c6:	d1c6      	bne.n	8001356 <__aeabi_fsub+0x202>
 80013c8:	2300      	movs	r3, #0
 80013ca:	08d7      	lsrs	r7, r2, #3
 80013cc:	e73d      	b.n	800124a <__aeabi_fsub+0xf6>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d017      	beq.n	8001402 <__aeabi_fsub+0x2ae>
 80013d2:	2d00      	cmp	r5, #0
 80013d4:	d000      	beq.n	80013d8 <__aeabi_fsub+0x284>
 80013d6:	e0af      	b.n	8001538 <__aeabi_fsub+0x3e4>
 80013d8:	23ff      	movs	r3, #255	@ 0xff
 80013da:	4665      	mov	r5, ip
 80013dc:	2d00      	cmp	r5, #0
 80013de:	d100      	bne.n	80013e2 <__aeabi_fsub+0x28e>
 80013e0:	e0ad      	b.n	800153e <__aeabi_fsub+0x3ea>
 80013e2:	1e5e      	subs	r6, r3, #1
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d100      	bne.n	80013ea <__aeabi_fsub+0x296>
 80013e8:	e089      	b.n	80014fe <__aeabi_fsub+0x3aa>
 80013ea:	2bff      	cmp	r3, #255	@ 0xff
 80013ec:	d0c2      	beq.n	8001374 <__aeabi_fsub+0x220>
 80013ee:	2e1b      	cmp	r6, #27
 80013f0:	dc00      	bgt.n	80013f4 <__aeabi_fsub+0x2a0>
 80013f2:	e0ab      	b.n	800154c <__aeabi_fsub+0x3f8>
 80013f4:	1d4b      	adds	r3, r1, #5
 80013f6:	469c      	mov	ip, r3
 80013f8:	0013      	movs	r3, r2
 80013fa:	e721      	b.n	8001240 <__aeabi_fsub+0xec>
 80013fc:	464b      	mov	r3, r9
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d170      	bne.n	80014e4 <__aeabi_fsub+0x390>
 8001402:	22fe      	movs	r2, #254	@ 0xfe
 8001404:	1c6b      	adds	r3, r5, #1
 8001406:	421a      	tst	r2, r3
 8001408:	d15e      	bne.n	80014c8 <__aeabi_fsub+0x374>
 800140a:	2d00      	cmp	r5, #0
 800140c:	d000      	beq.n	8001410 <__aeabi_fsub+0x2bc>
 800140e:	e0c3      	b.n	8001598 <__aeabi_fsub+0x444>
 8001410:	4663      	mov	r3, ip
 8001412:	2b00      	cmp	r3, #0
 8001414:	d100      	bne.n	8001418 <__aeabi_fsub+0x2c4>
 8001416:	e0d0      	b.n	80015ba <__aeabi_fsub+0x466>
 8001418:	2900      	cmp	r1, #0
 800141a:	d100      	bne.n	800141e <__aeabi_fsub+0x2ca>
 800141c:	e094      	b.n	8001548 <__aeabi_fsub+0x3f4>
 800141e:	000a      	movs	r2, r1
 8001420:	4462      	add	r2, ip
 8001422:	0153      	lsls	r3, r2, #5
 8001424:	d400      	bmi.n	8001428 <__aeabi_fsub+0x2d4>
 8001426:	e0d8      	b.n	80015da <__aeabi_fsub+0x486>
 8001428:	0192      	lsls	r2, r2, #6
 800142a:	2001      	movs	r0, #1
 800142c:	0a52      	lsrs	r2, r2, #9
 800142e:	e6ed      	b.n	800120c <__aeabi_fsub+0xb8>
 8001430:	0008      	movs	r0, r1
 8001432:	2220      	movs	r2, #32
 8001434:	40d8      	lsrs	r0, r3
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	4099      	lsls	r1, r3
 800143a:	000b      	movs	r3, r1
 800143c:	1e5a      	subs	r2, r3, #1
 800143e:	4193      	sbcs	r3, r2
 8001440:	4303      	orrs	r3, r0
 8001442:	449c      	add	ip, r3
 8001444:	4663      	mov	r3, ip
 8001446:	015b      	lsls	r3, r3, #5
 8001448:	d589      	bpl.n	800135e <__aeabi_fsub+0x20a>
 800144a:	3501      	adds	r5, #1
 800144c:	2dff      	cmp	r5, #255	@ 0xff
 800144e:	d100      	bne.n	8001452 <__aeabi_fsub+0x2fe>
 8001450:	e6da      	b.n	8001208 <__aeabi_fsub+0xb4>
 8001452:	4662      	mov	r2, ip
 8001454:	2301      	movs	r3, #1
 8001456:	4919      	ldr	r1, [pc, #100]	@ (80014bc <__aeabi_fsub+0x368>)
 8001458:	4013      	ands	r3, r2
 800145a:	0852      	lsrs	r2, r2, #1
 800145c:	400a      	ands	r2, r1
 800145e:	431a      	orrs	r2, r3
 8001460:	0013      	movs	r3, r2
 8001462:	4694      	mov	ip, r2
 8001464:	075b      	lsls	r3, r3, #29
 8001466:	d004      	beq.n	8001472 <__aeabi_fsub+0x31e>
 8001468:	230f      	movs	r3, #15
 800146a:	4013      	ands	r3, r2
 800146c:	2b04      	cmp	r3, #4
 800146e:	d000      	beq.n	8001472 <__aeabi_fsub+0x31e>
 8001470:	e6bf      	b.n	80011f2 <__aeabi_fsub+0x9e>
 8001472:	4663      	mov	r3, ip
 8001474:	015b      	lsls	r3, r3, #5
 8001476:	d500      	bpl.n	800147a <__aeabi_fsub+0x326>
 8001478:	e6c2      	b.n	8001200 <__aeabi_fsub+0xac>
 800147a:	4663      	mov	r3, ip
 800147c:	08df      	lsrs	r7, r3, #3
 800147e:	002b      	movs	r3, r5
 8001480:	e6e3      	b.n	800124a <__aeabi_fsub+0xf6>
 8001482:	1b53      	subs	r3, r2, r5
 8001484:	2d00      	cmp	r5, #0
 8001486:	d100      	bne.n	800148a <__aeabi_fsub+0x336>
 8001488:	e6f4      	b.n	8001274 <__aeabi_fsub+0x120>
 800148a:	2080      	movs	r0, #128	@ 0x80
 800148c:	4664      	mov	r4, ip
 800148e:	04c0      	lsls	r0, r0, #19
 8001490:	4304      	orrs	r4, r0
 8001492:	46a4      	mov	ip, r4
 8001494:	0034      	movs	r4, r6
 8001496:	2001      	movs	r0, #1
 8001498:	2b1b      	cmp	r3, #27
 800149a:	dc09      	bgt.n	80014b0 <__aeabi_fsub+0x35c>
 800149c:	2520      	movs	r5, #32
 800149e:	4660      	mov	r0, ip
 80014a0:	40d8      	lsrs	r0, r3
 80014a2:	1aeb      	subs	r3, r5, r3
 80014a4:	4665      	mov	r5, ip
 80014a6:	409d      	lsls	r5, r3
 80014a8:	002b      	movs	r3, r5
 80014aa:	1e5d      	subs	r5, r3, #1
 80014ac:	41ab      	sbcs	r3, r5
 80014ae:	4318      	orrs	r0, r3
 80014b0:	1a0b      	subs	r3, r1, r0
 80014b2:	469c      	mov	ip, r3
 80014b4:	0015      	movs	r5, r2
 80014b6:	e680      	b.n	80011ba <__aeabi_fsub+0x66>
 80014b8:	fbffffff 	.word	0xfbffffff
 80014bc:	7dffffff 	.word	0x7dffffff
 80014c0:	22fe      	movs	r2, #254	@ 0xfe
 80014c2:	1c6b      	adds	r3, r5, #1
 80014c4:	4213      	tst	r3, r2
 80014c6:	d0a3      	beq.n	8001410 <__aeabi_fsub+0x2bc>
 80014c8:	2bff      	cmp	r3, #255	@ 0xff
 80014ca:	d100      	bne.n	80014ce <__aeabi_fsub+0x37a>
 80014cc:	e69c      	b.n	8001208 <__aeabi_fsub+0xb4>
 80014ce:	4461      	add	r1, ip
 80014d0:	0849      	lsrs	r1, r1, #1
 80014d2:	074a      	lsls	r2, r1, #29
 80014d4:	d049      	beq.n	800156a <__aeabi_fsub+0x416>
 80014d6:	220f      	movs	r2, #15
 80014d8:	400a      	ands	r2, r1
 80014da:	2a04      	cmp	r2, #4
 80014dc:	d045      	beq.n	800156a <__aeabi_fsub+0x416>
 80014de:	1d0a      	adds	r2, r1, #4
 80014e0:	4694      	mov	ip, r2
 80014e2:	e6ad      	b.n	8001240 <__aeabi_fsub+0xec>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d100      	bne.n	80014ea <__aeabi_fsub+0x396>
 80014e8:	e776      	b.n	80013d8 <__aeabi_fsub+0x284>
 80014ea:	e68d      	b.n	8001208 <__aeabi_fsub+0xb4>
 80014ec:	0034      	movs	r4, r6
 80014ee:	20ff      	movs	r0, #255	@ 0xff
 80014f0:	2200      	movs	r2, #0
 80014f2:	e68b      	b.n	800120c <__aeabi_fsub+0xb8>
 80014f4:	4663      	mov	r3, ip
 80014f6:	2401      	movs	r4, #1
 80014f8:	1acf      	subs	r7, r1, r3
 80014fa:	4034      	ands	r4, r6
 80014fc:	e664      	b.n	80011c8 <__aeabi_fsub+0x74>
 80014fe:	4461      	add	r1, ip
 8001500:	014b      	lsls	r3, r1, #5
 8001502:	d56d      	bpl.n	80015e0 <__aeabi_fsub+0x48c>
 8001504:	0848      	lsrs	r0, r1, #1
 8001506:	4944      	ldr	r1, [pc, #272]	@ (8001618 <__aeabi_fsub+0x4c4>)
 8001508:	4001      	ands	r1, r0
 800150a:	0743      	lsls	r3, r0, #29
 800150c:	d02c      	beq.n	8001568 <__aeabi_fsub+0x414>
 800150e:	230f      	movs	r3, #15
 8001510:	4003      	ands	r3, r0
 8001512:	2b04      	cmp	r3, #4
 8001514:	d028      	beq.n	8001568 <__aeabi_fsub+0x414>
 8001516:	1d0b      	adds	r3, r1, #4
 8001518:	469c      	mov	ip, r3
 800151a:	2302      	movs	r3, #2
 800151c:	e690      	b.n	8001240 <__aeabi_fsub+0xec>
 800151e:	2900      	cmp	r1, #0
 8001520:	d100      	bne.n	8001524 <__aeabi_fsub+0x3d0>
 8001522:	e72b      	b.n	800137c <__aeabi_fsub+0x228>
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	03db      	lsls	r3, r3, #15
 8001528:	429f      	cmp	r7, r3
 800152a:	d200      	bcs.n	800152e <__aeabi_fsub+0x3da>
 800152c:	e726      	b.n	800137c <__aeabi_fsub+0x228>
 800152e:	4298      	cmp	r0, r3
 8001530:	d300      	bcc.n	8001534 <__aeabi_fsub+0x3e0>
 8001532:	e723      	b.n	800137c <__aeabi_fsub+0x228>
 8001534:	2401      	movs	r4, #1
 8001536:	4034      	ands	r4, r6
 8001538:	0007      	movs	r7, r0
 800153a:	e71f      	b.n	800137c <__aeabi_fsub+0x228>
 800153c:	0034      	movs	r4, r6
 800153e:	468c      	mov	ip, r1
 8001540:	e67e      	b.n	8001240 <__aeabi_fsub+0xec>
 8001542:	2301      	movs	r3, #1
 8001544:	08cf      	lsrs	r7, r1, #3
 8001546:	e680      	b.n	800124a <__aeabi_fsub+0xf6>
 8001548:	2300      	movs	r3, #0
 800154a:	e67e      	b.n	800124a <__aeabi_fsub+0xf6>
 800154c:	2020      	movs	r0, #32
 800154e:	4665      	mov	r5, ip
 8001550:	1b80      	subs	r0, r0, r6
 8001552:	4085      	lsls	r5, r0
 8001554:	4663      	mov	r3, ip
 8001556:	0028      	movs	r0, r5
 8001558:	40f3      	lsrs	r3, r6
 800155a:	1e45      	subs	r5, r0, #1
 800155c:	41a8      	sbcs	r0, r5
 800155e:	4303      	orrs	r3, r0
 8001560:	469c      	mov	ip, r3
 8001562:	0015      	movs	r5, r2
 8001564:	448c      	add	ip, r1
 8001566:	e76d      	b.n	8001444 <__aeabi_fsub+0x2f0>
 8001568:	2302      	movs	r3, #2
 800156a:	08cf      	lsrs	r7, r1, #3
 800156c:	e66d      	b.n	800124a <__aeabi_fsub+0xf6>
 800156e:	1b0f      	subs	r7, r1, r4
 8001570:	017b      	lsls	r3, r7, #5
 8001572:	d528      	bpl.n	80015c6 <__aeabi_fsub+0x472>
 8001574:	01bf      	lsls	r7, r7, #6
 8001576:	09bf      	lsrs	r7, r7, #6
 8001578:	0038      	movs	r0, r7
 800157a:	f002 f96f 	bl	800385c <__clzsi2>
 800157e:	003b      	movs	r3, r7
 8001580:	3805      	subs	r0, #5
 8001582:	4083      	lsls	r3, r0
 8001584:	0034      	movs	r4, r6
 8001586:	2501      	movs	r5, #1
 8001588:	e6ca      	b.n	8001320 <__aeabi_fsub+0x1cc>
 800158a:	2900      	cmp	r1, #0
 800158c:	d100      	bne.n	8001590 <__aeabi_fsub+0x43c>
 800158e:	e6b5      	b.n	80012fc <__aeabi_fsub+0x1a8>
 8001590:	2401      	movs	r4, #1
 8001592:	0007      	movs	r7, r0
 8001594:	4034      	ands	r4, r6
 8001596:	e658      	b.n	800124a <__aeabi_fsub+0xf6>
 8001598:	4663      	mov	r3, ip
 800159a:	2b00      	cmp	r3, #0
 800159c:	d100      	bne.n	80015a0 <__aeabi_fsub+0x44c>
 800159e:	e6e9      	b.n	8001374 <__aeabi_fsub+0x220>
 80015a0:	2900      	cmp	r1, #0
 80015a2:	d100      	bne.n	80015a6 <__aeabi_fsub+0x452>
 80015a4:	e6ea      	b.n	800137c <__aeabi_fsub+0x228>
 80015a6:	2380      	movs	r3, #128	@ 0x80
 80015a8:	03db      	lsls	r3, r3, #15
 80015aa:	429f      	cmp	r7, r3
 80015ac:	d200      	bcs.n	80015b0 <__aeabi_fsub+0x45c>
 80015ae:	e6e5      	b.n	800137c <__aeabi_fsub+0x228>
 80015b0:	4298      	cmp	r0, r3
 80015b2:	d300      	bcc.n	80015b6 <__aeabi_fsub+0x462>
 80015b4:	e6e2      	b.n	800137c <__aeabi_fsub+0x228>
 80015b6:	0007      	movs	r7, r0
 80015b8:	e6e0      	b.n	800137c <__aeabi_fsub+0x228>
 80015ba:	2900      	cmp	r1, #0
 80015bc:	d100      	bne.n	80015c0 <__aeabi_fsub+0x46c>
 80015be:	e69e      	b.n	80012fe <__aeabi_fsub+0x1aa>
 80015c0:	2300      	movs	r3, #0
 80015c2:	08cf      	lsrs	r7, r1, #3
 80015c4:	e641      	b.n	800124a <__aeabi_fsub+0xf6>
 80015c6:	0034      	movs	r4, r6
 80015c8:	2301      	movs	r3, #1
 80015ca:	08ff      	lsrs	r7, r7, #3
 80015cc:	e63d      	b.n	800124a <__aeabi_fsub+0xf6>
 80015ce:	2f00      	cmp	r7, #0
 80015d0:	d100      	bne.n	80015d4 <__aeabi_fsub+0x480>
 80015d2:	e693      	b.n	80012fc <__aeabi_fsub+0x1a8>
 80015d4:	2300      	movs	r3, #0
 80015d6:	08ff      	lsrs	r7, r7, #3
 80015d8:	e637      	b.n	800124a <__aeabi_fsub+0xf6>
 80015da:	2300      	movs	r3, #0
 80015dc:	08d7      	lsrs	r7, r2, #3
 80015de:	e634      	b.n	800124a <__aeabi_fsub+0xf6>
 80015e0:	2301      	movs	r3, #1
 80015e2:	08cf      	lsrs	r7, r1, #3
 80015e4:	e631      	b.n	800124a <__aeabi_fsub+0xf6>
 80015e6:	2280      	movs	r2, #128	@ 0x80
 80015e8:	000b      	movs	r3, r1
 80015ea:	04d2      	lsls	r2, r2, #19
 80015ec:	2001      	movs	r0, #1
 80015ee:	4013      	ands	r3, r2
 80015f0:	4211      	tst	r1, r2
 80015f2:	d000      	beq.n	80015f6 <__aeabi_fsub+0x4a2>
 80015f4:	e6ae      	b.n	8001354 <__aeabi_fsub+0x200>
 80015f6:	08cf      	lsrs	r7, r1, #3
 80015f8:	e627      	b.n	800124a <__aeabi_fsub+0xf6>
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d100      	bne.n	8001600 <__aeabi_fsub+0x4ac>
 80015fe:	e75f      	b.n	80014c0 <__aeabi_fsub+0x36c>
 8001600:	1b56      	subs	r6, r2, r5
 8001602:	2d00      	cmp	r5, #0
 8001604:	d101      	bne.n	800160a <__aeabi_fsub+0x4b6>
 8001606:	0033      	movs	r3, r6
 8001608:	e6e7      	b.n	80013da <__aeabi_fsub+0x286>
 800160a:	2380      	movs	r3, #128	@ 0x80
 800160c:	4660      	mov	r0, ip
 800160e:	04db      	lsls	r3, r3, #19
 8001610:	4318      	orrs	r0, r3
 8001612:	4684      	mov	ip, r0
 8001614:	e6eb      	b.n	80013ee <__aeabi_fsub+0x29a>
 8001616:	46c0      	nop			@ (mov r8, r8)
 8001618:	7dffffff 	.word	0x7dffffff

0800161c <__aeabi_f2iz>:
 800161c:	0241      	lsls	r1, r0, #9
 800161e:	0042      	lsls	r2, r0, #1
 8001620:	0fc3      	lsrs	r3, r0, #31
 8001622:	0a49      	lsrs	r1, r1, #9
 8001624:	2000      	movs	r0, #0
 8001626:	0e12      	lsrs	r2, r2, #24
 8001628:	2a7e      	cmp	r2, #126	@ 0x7e
 800162a:	dd03      	ble.n	8001634 <__aeabi_f2iz+0x18>
 800162c:	2a9d      	cmp	r2, #157	@ 0x9d
 800162e:	dd02      	ble.n	8001636 <__aeabi_f2iz+0x1a>
 8001630:	4a09      	ldr	r2, [pc, #36]	@ (8001658 <__aeabi_f2iz+0x3c>)
 8001632:	1898      	adds	r0, r3, r2
 8001634:	4770      	bx	lr
 8001636:	2080      	movs	r0, #128	@ 0x80
 8001638:	0400      	lsls	r0, r0, #16
 800163a:	4301      	orrs	r1, r0
 800163c:	2a95      	cmp	r2, #149	@ 0x95
 800163e:	dc07      	bgt.n	8001650 <__aeabi_f2iz+0x34>
 8001640:	2096      	movs	r0, #150	@ 0x96
 8001642:	1a82      	subs	r2, r0, r2
 8001644:	40d1      	lsrs	r1, r2
 8001646:	4248      	negs	r0, r1
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1f3      	bne.n	8001634 <__aeabi_f2iz+0x18>
 800164c:	0008      	movs	r0, r1
 800164e:	e7f1      	b.n	8001634 <__aeabi_f2iz+0x18>
 8001650:	3a96      	subs	r2, #150	@ 0x96
 8001652:	4091      	lsls	r1, r2
 8001654:	e7f7      	b.n	8001646 <__aeabi_f2iz+0x2a>
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	7fffffff 	.word	0x7fffffff

0800165c <__aeabi_i2f>:
 800165c:	b570      	push	{r4, r5, r6, lr}
 800165e:	2800      	cmp	r0, #0
 8001660:	d012      	beq.n	8001688 <__aeabi_i2f+0x2c>
 8001662:	17c3      	asrs	r3, r0, #31
 8001664:	18c5      	adds	r5, r0, r3
 8001666:	405d      	eors	r5, r3
 8001668:	0fc4      	lsrs	r4, r0, #31
 800166a:	0028      	movs	r0, r5
 800166c:	f002 f8f6 	bl	800385c <__clzsi2>
 8001670:	239e      	movs	r3, #158	@ 0x9e
 8001672:	1a1b      	subs	r3, r3, r0
 8001674:	2b96      	cmp	r3, #150	@ 0x96
 8001676:	dc0f      	bgt.n	8001698 <__aeabi_i2f+0x3c>
 8001678:	2808      	cmp	r0, #8
 800167a:	d038      	beq.n	80016ee <__aeabi_i2f+0x92>
 800167c:	3808      	subs	r0, #8
 800167e:	4085      	lsls	r5, r0
 8001680:	026d      	lsls	r5, r5, #9
 8001682:	0a6d      	lsrs	r5, r5, #9
 8001684:	b2d8      	uxtb	r0, r3
 8001686:	e002      	b.n	800168e <__aeabi_i2f+0x32>
 8001688:	2400      	movs	r4, #0
 800168a:	2000      	movs	r0, #0
 800168c:	2500      	movs	r5, #0
 800168e:	05c0      	lsls	r0, r0, #23
 8001690:	4328      	orrs	r0, r5
 8001692:	07e4      	lsls	r4, r4, #31
 8001694:	4320      	orrs	r0, r4
 8001696:	bd70      	pop	{r4, r5, r6, pc}
 8001698:	2b99      	cmp	r3, #153	@ 0x99
 800169a:	dc14      	bgt.n	80016c6 <__aeabi_i2f+0x6a>
 800169c:	1f42      	subs	r2, r0, #5
 800169e:	4095      	lsls	r5, r2
 80016a0:	002a      	movs	r2, r5
 80016a2:	4915      	ldr	r1, [pc, #84]	@ (80016f8 <__aeabi_i2f+0x9c>)
 80016a4:	4011      	ands	r1, r2
 80016a6:	0755      	lsls	r5, r2, #29
 80016a8:	d01c      	beq.n	80016e4 <__aeabi_i2f+0x88>
 80016aa:	250f      	movs	r5, #15
 80016ac:	402a      	ands	r2, r5
 80016ae:	2a04      	cmp	r2, #4
 80016b0:	d018      	beq.n	80016e4 <__aeabi_i2f+0x88>
 80016b2:	3104      	adds	r1, #4
 80016b4:	08ca      	lsrs	r2, r1, #3
 80016b6:	0149      	lsls	r1, r1, #5
 80016b8:	d515      	bpl.n	80016e6 <__aeabi_i2f+0x8a>
 80016ba:	239f      	movs	r3, #159	@ 0x9f
 80016bc:	0252      	lsls	r2, r2, #9
 80016be:	1a18      	subs	r0, r3, r0
 80016c0:	0a55      	lsrs	r5, r2, #9
 80016c2:	b2c0      	uxtb	r0, r0
 80016c4:	e7e3      	b.n	800168e <__aeabi_i2f+0x32>
 80016c6:	2205      	movs	r2, #5
 80016c8:	0029      	movs	r1, r5
 80016ca:	1a12      	subs	r2, r2, r0
 80016cc:	40d1      	lsrs	r1, r2
 80016ce:	0002      	movs	r2, r0
 80016d0:	321b      	adds	r2, #27
 80016d2:	4095      	lsls	r5, r2
 80016d4:	002a      	movs	r2, r5
 80016d6:	1e55      	subs	r5, r2, #1
 80016d8:	41aa      	sbcs	r2, r5
 80016da:	430a      	orrs	r2, r1
 80016dc:	4906      	ldr	r1, [pc, #24]	@ (80016f8 <__aeabi_i2f+0x9c>)
 80016de:	4011      	ands	r1, r2
 80016e0:	0755      	lsls	r5, r2, #29
 80016e2:	d1e2      	bne.n	80016aa <__aeabi_i2f+0x4e>
 80016e4:	08ca      	lsrs	r2, r1, #3
 80016e6:	0252      	lsls	r2, r2, #9
 80016e8:	0a55      	lsrs	r5, r2, #9
 80016ea:	b2d8      	uxtb	r0, r3
 80016ec:	e7cf      	b.n	800168e <__aeabi_i2f+0x32>
 80016ee:	026d      	lsls	r5, r5, #9
 80016f0:	0a6d      	lsrs	r5, r5, #9
 80016f2:	308e      	adds	r0, #142	@ 0x8e
 80016f4:	e7cb      	b.n	800168e <__aeabi_i2f+0x32>
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	fbffffff 	.word	0xfbffffff

080016fc <__aeabi_ui2f>:
 80016fc:	b510      	push	{r4, lr}
 80016fe:	1e04      	subs	r4, r0, #0
 8001700:	d00d      	beq.n	800171e <__aeabi_ui2f+0x22>
 8001702:	f002 f8ab 	bl	800385c <__clzsi2>
 8001706:	239e      	movs	r3, #158	@ 0x9e
 8001708:	1a1b      	subs	r3, r3, r0
 800170a:	2b96      	cmp	r3, #150	@ 0x96
 800170c:	dc0c      	bgt.n	8001728 <__aeabi_ui2f+0x2c>
 800170e:	2808      	cmp	r0, #8
 8001710:	d034      	beq.n	800177c <__aeabi_ui2f+0x80>
 8001712:	3808      	subs	r0, #8
 8001714:	4084      	lsls	r4, r0
 8001716:	0264      	lsls	r4, r4, #9
 8001718:	0a64      	lsrs	r4, r4, #9
 800171a:	b2d8      	uxtb	r0, r3
 800171c:	e001      	b.n	8001722 <__aeabi_ui2f+0x26>
 800171e:	2000      	movs	r0, #0
 8001720:	2400      	movs	r4, #0
 8001722:	05c0      	lsls	r0, r0, #23
 8001724:	4320      	orrs	r0, r4
 8001726:	bd10      	pop	{r4, pc}
 8001728:	2b99      	cmp	r3, #153	@ 0x99
 800172a:	dc13      	bgt.n	8001754 <__aeabi_ui2f+0x58>
 800172c:	1f42      	subs	r2, r0, #5
 800172e:	4094      	lsls	r4, r2
 8001730:	4a14      	ldr	r2, [pc, #80]	@ (8001784 <__aeabi_ui2f+0x88>)
 8001732:	4022      	ands	r2, r4
 8001734:	0761      	lsls	r1, r4, #29
 8001736:	d01c      	beq.n	8001772 <__aeabi_ui2f+0x76>
 8001738:	210f      	movs	r1, #15
 800173a:	4021      	ands	r1, r4
 800173c:	2904      	cmp	r1, #4
 800173e:	d018      	beq.n	8001772 <__aeabi_ui2f+0x76>
 8001740:	3204      	adds	r2, #4
 8001742:	08d4      	lsrs	r4, r2, #3
 8001744:	0152      	lsls	r2, r2, #5
 8001746:	d515      	bpl.n	8001774 <__aeabi_ui2f+0x78>
 8001748:	239f      	movs	r3, #159	@ 0x9f
 800174a:	0264      	lsls	r4, r4, #9
 800174c:	1a18      	subs	r0, r3, r0
 800174e:	0a64      	lsrs	r4, r4, #9
 8001750:	b2c0      	uxtb	r0, r0
 8001752:	e7e6      	b.n	8001722 <__aeabi_ui2f+0x26>
 8001754:	0002      	movs	r2, r0
 8001756:	0021      	movs	r1, r4
 8001758:	321b      	adds	r2, #27
 800175a:	4091      	lsls	r1, r2
 800175c:	000a      	movs	r2, r1
 800175e:	1e51      	subs	r1, r2, #1
 8001760:	418a      	sbcs	r2, r1
 8001762:	2105      	movs	r1, #5
 8001764:	1a09      	subs	r1, r1, r0
 8001766:	40cc      	lsrs	r4, r1
 8001768:	4314      	orrs	r4, r2
 800176a:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <__aeabi_ui2f+0x88>)
 800176c:	4022      	ands	r2, r4
 800176e:	0761      	lsls	r1, r4, #29
 8001770:	d1e2      	bne.n	8001738 <__aeabi_ui2f+0x3c>
 8001772:	08d4      	lsrs	r4, r2, #3
 8001774:	0264      	lsls	r4, r4, #9
 8001776:	0a64      	lsrs	r4, r4, #9
 8001778:	b2d8      	uxtb	r0, r3
 800177a:	e7d2      	b.n	8001722 <__aeabi_ui2f+0x26>
 800177c:	0264      	lsls	r4, r4, #9
 800177e:	0a64      	lsrs	r4, r4, #9
 8001780:	308e      	adds	r0, #142	@ 0x8e
 8001782:	e7ce      	b.n	8001722 <__aeabi_ui2f+0x26>
 8001784:	fbffffff 	.word	0xfbffffff

08001788 <__aeabi_dadd>:
 8001788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800178a:	464f      	mov	r7, r9
 800178c:	4646      	mov	r6, r8
 800178e:	46d6      	mov	lr, sl
 8001790:	b5c0      	push	{r6, r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	9101      	str	r1, [sp, #4]
 8001798:	030e      	lsls	r6, r1, #12
 800179a:	004c      	lsls	r4, r1, #1
 800179c:	0fcd      	lsrs	r5, r1, #31
 800179e:	0a71      	lsrs	r1, r6, #9
 80017a0:	9e00      	ldr	r6, [sp, #0]
 80017a2:	005f      	lsls	r7, r3, #1
 80017a4:	0f76      	lsrs	r6, r6, #29
 80017a6:	430e      	orrs	r6, r1
 80017a8:	9900      	ldr	r1, [sp, #0]
 80017aa:	9200      	str	r2, [sp, #0]
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	00c9      	lsls	r1, r1, #3
 80017b0:	4689      	mov	r9, r1
 80017b2:	0319      	lsls	r1, r3, #12
 80017b4:	0d7b      	lsrs	r3, r7, #21
 80017b6:	4698      	mov	r8, r3
 80017b8:	9b01      	ldr	r3, [sp, #4]
 80017ba:	0a49      	lsrs	r1, r1, #9
 80017bc:	0fdb      	lsrs	r3, r3, #31
 80017be:	469c      	mov	ip, r3
 80017c0:	9b00      	ldr	r3, [sp, #0]
 80017c2:	9a00      	ldr	r2, [sp, #0]
 80017c4:	0f5b      	lsrs	r3, r3, #29
 80017c6:	430b      	orrs	r3, r1
 80017c8:	4641      	mov	r1, r8
 80017ca:	0d64      	lsrs	r4, r4, #21
 80017cc:	00d2      	lsls	r2, r2, #3
 80017ce:	1a61      	subs	r1, r4, r1
 80017d0:	4565      	cmp	r5, ip
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dadd+0x4e>
 80017d4:	e0a6      	b.n	8001924 <__aeabi_dadd+0x19c>
 80017d6:	2900      	cmp	r1, #0
 80017d8:	dd72      	ble.n	80018c0 <__aeabi_dadd+0x138>
 80017da:	4647      	mov	r7, r8
 80017dc:	2f00      	cmp	r7, #0
 80017de:	d100      	bne.n	80017e2 <__aeabi_dadd+0x5a>
 80017e0:	e0dd      	b.n	800199e <__aeabi_dadd+0x216>
 80017e2:	4fcc      	ldr	r7, [pc, #816]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80017e4:	42bc      	cmp	r4, r7
 80017e6:	d100      	bne.n	80017ea <__aeabi_dadd+0x62>
 80017e8:	e19a      	b.n	8001b20 <__aeabi_dadd+0x398>
 80017ea:	2701      	movs	r7, #1
 80017ec:	2938      	cmp	r1, #56	@ 0x38
 80017ee:	dc17      	bgt.n	8001820 <__aeabi_dadd+0x98>
 80017f0:	2780      	movs	r7, #128	@ 0x80
 80017f2:	043f      	lsls	r7, r7, #16
 80017f4:	433b      	orrs	r3, r7
 80017f6:	291f      	cmp	r1, #31
 80017f8:	dd00      	ble.n	80017fc <__aeabi_dadd+0x74>
 80017fa:	e1dd      	b.n	8001bb8 <__aeabi_dadd+0x430>
 80017fc:	2720      	movs	r7, #32
 80017fe:	1a78      	subs	r0, r7, r1
 8001800:	001f      	movs	r7, r3
 8001802:	4087      	lsls	r7, r0
 8001804:	46ba      	mov	sl, r7
 8001806:	0017      	movs	r7, r2
 8001808:	40cf      	lsrs	r7, r1
 800180a:	4684      	mov	ip, r0
 800180c:	0038      	movs	r0, r7
 800180e:	4657      	mov	r7, sl
 8001810:	4307      	orrs	r7, r0
 8001812:	4660      	mov	r0, ip
 8001814:	4082      	lsls	r2, r0
 8001816:	40cb      	lsrs	r3, r1
 8001818:	1e50      	subs	r0, r2, #1
 800181a:	4182      	sbcs	r2, r0
 800181c:	1af6      	subs	r6, r6, r3
 800181e:	4317      	orrs	r7, r2
 8001820:	464b      	mov	r3, r9
 8001822:	1bdf      	subs	r7, r3, r7
 8001824:	45b9      	cmp	r9, r7
 8001826:	4180      	sbcs	r0, r0
 8001828:	4240      	negs	r0, r0
 800182a:	1a36      	subs	r6, r6, r0
 800182c:	0233      	lsls	r3, r6, #8
 800182e:	d400      	bmi.n	8001832 <__aeabi_dadd+0xaa>
 8001830:	e0ff      	b.n	8001a32 <__aeabi_dadd+0x2aa>
 8001832:	0276      	lsls	r6, r6, #9
 8001834:	0a76      	lsrs	r6, r6, #9
 8001836:	2e00      	cmp	r6, #0
 8001838:	d100      	bne.n	800183c <__aeabi_dadd+0xb4>
 800183a:	e13c      	b.n	8001ab6 <__aeabi_dadd+0x32e>
 800183c:	0030      	movs	r0, r6
 800183e:	f002 f80d 	bl	800385c <__clzsi2>
 8001842:	0003      	movs	r3, r0
 8001844:	3b08      	subs	r3, #8
 8001846:	2120      	movs	r1, #32
 8001848:	0038      	movs	r0, r7
 800184a:	1aca      	subs	r2, r1, r3
 800184c:	40d0      	lsrs	r0, r2
 800184e:	409e      	lsls	r6, r3
 8001850:	0002      	movs	r2, r0
 8001852:	409f      	lsls	r7, r3
 8001854:	4332      	orrs	r2, r6
 8001856:	429c      	cmp	r4, r3
 8001858:	dd00      	ble.n	800185c <__aeabi_dadd+0xd4>
 800185a:	e1a6      	b.n	8001baa <__aeabi_dadd+0x422>
 800185c:	1b18      	subs	r0, r3, r4
 800185e:	3001      	adds	r0, #1
 8001860:	1a09      	subs	r1, r1, r0
 8001862:	003e      	movs	r6, r7
 8001864:	408f      	lsls	r7, r1
 8001866:	40c6      	lsrs	r6, r0
 8001868:	1e7b      	subs	r3, r7, #1
 800186a:	419f      	sbcs	r7, r3
 800186c:	0013      	movs	r3, r2
 800186e:	408b      	lsls	r3, r1
 8001870:	4337      	orrs	r7, r6
 8001872:	431f      	orrs	r7, r3
 8001874:	40c2      	lsrs	r2, r0
 8001876:	003b      	movs	r3, r7
 8001878:	0016      	movs	r6, r2
 800187a:	2400      	movs	r4, #0
 800187c:	4313      	orrs	r3, r2
 800187e:	d100      	bne.n	8001882 <__aeabi_dadd+0xfa>
 8001880:	e1df      	b.n	8001c42 <__aeabi_dadd+0x4ba>
 8001882:	077b      	lsls	r3, r7, #29
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x100>
 8001886:	e332      	b.n	8001eee <__aeabi_dadd+0x766>
 8001888:	230f      	movs	r3, #15
 800188a:	003a      	movs	r2, r7
 800188c:	403b      	ands	r3, r7
 800188e:	2b04      	cmp	r3, #4
 8001890:	d004      	beq.n	800189c <__aeabi_dadd+0x114>
 8001892:	1d3a      	adds	r2, r7, #4
 8001894:	42ba      	cmp	r2, r7
 8001896:	41bf      	sbcs	r7, r7
 8001898:	427f      	negs	r7, r7
 800189a:	19f6      	adds	r6, r6, r7
 800189c:	0233      	lsls	r3, r6, #8
 800189e:	d400      	bmi.n	80018a2 <__aeabi_dadd+0x11a>
 80018a0:	e323      	b.n	8001eea <__aeabi_dadd+0x762>
 80018a2:	4b9c      	ldr	r3, [pc, #624]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80018a4:	3401      	adds	r4, #1
 80018a6:	429c      	cmp	r4, r3
 80018a8:	d100      	bne.n	80018ac <__aeabi_dadd+0x124>
 80018aa:	e0b4      	b.n	8001a16 <__aeabi_dadd+0x28e>
 80018ac:	4b9a      	ldr	r3, [pc, #616]	@ (8001b18 <__aeabi_dadd+0x390>)
 80018ae:	0564      	lsls	r4, r4, #21
 80018b0:	401e      	ands	r6, r3
 80018b2:	0d64      	lsrs	r4, r4, #21
 80018b4:	0777      	lsls	r7, r6, #29
 80018b6:	08d2      	lsrs	r2, r2, #3
 80018b8:	0276      	lsls	r6, r6, #9
 80018ba:	4317      	orrs	r7, r2
 80018bc:	0b36      	lsrs	r6, r6, #12
 80018be:	e0ac      	b.n	8001a1a <__aeabi_dadd+0x292>
 80018c0:	2900      	cmp	r1, #0
 80018c2:	d100      	bne.n	80018c6 <__aeabi_dadd+0x13e>
 80018c4:	e07e      	b.n	80019c4 <__aeabi_dadd+0x23c>
 80018c6:	4641      	mov	r1, r8
 80018c8:	1b09      	subs	r1, r1, r4
 80018ca:	2c00      	cmp	r4, #0
 80018cc:	d000      	beq.n	80018d0 <__aeabi_dadd+0x148>
 80018ce:	e160      	b.n	8001b92 <__aeabi_dadd+0x40a>
 80018d0:	0034      	movs	r4, r6
 80018d2:	4648      	mov	r0, r9
 80018d4:	4304      	orrs	r4, r0
 80018d6:	d100      	bne.n	80018da <__aeabi_dadd+0x152>
 80018d8:	e1c9      	b.n	8001c6e <__aeabi_dadd+0x4e6>
 80018da:	1e4c      	subs	r4, r1, #1
 80018dc:	2901      	cmp	r1, #1
 80018de:	d100      	bne.n	80018e2 <__aeabi_dadd+0x15a>
 80018e0:	e22e      	b.n	8001d40 <__aeabi_dadd+0x5b8>
 80018e2:	4d8c      	ldr	r5, [pc, #560]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80018e4:	42a9      	cmp	r1, r5
 80018e6:	d100      	bne.n	80018ea <__aeabi_dadd+0x162>
 80018e8:	e224      	b.n	8001d34 <__aeabi_dadd+0x5ac>
 80018ea:	2701      	movs	r7, #1
 80018ec:	2c38      	cmp	r4, #56	@ 0x38
 80018ee:	dc11      	bgt.n	8001914 <__aeabi_dadd+0x18c>
 80018f0:	0021      	movs	r1, r4
 80018f2:	291f      	cmp	r1, #31
 80018f4:	dd00      	ble.n	80018f8 <__aeabi_dadd+0x170>
 80018f6:	e20b      	b.n	8001d10 <__aeabi_dadd+0x588>
 80018f8:	2420      	movs	r4, #32
 80018fa:	0037      	movs	r7, r6
 80018fc:	4648      	mov	r0, r9
 80018fe:	1a64      	subs	r4, r4, r1
 8001900:	40a7      	lsls	r7, r4
 8001902:	40c8      	lsrs	r0, r1
 8001904:	4307      	orrs	r7, r0
 8001906:	4648      	mov	r0, r9
 8001908:	40a0      	lsls	r0, r4
 800190a:	40ce      	lsrs	r6, r1
 800190c:	1e44      	subs	r4, r0, #1
 800190e:	41a0      	sbcs	r0, r4
 8001910:	1b9b      	subs	r3, r3, r6
 8001912:	4307      	orrs	r7, r0
 8001914:	1bd7      	subs	r7, r2, r7
 8001916:	42ba      	cmp	r2, r7
 8001918:	4192      	sbcs	r2, r2
 800191a:	4252      	negs	r2, r2
 800191c:	4665      	mov	r5, ip
 800191e:	4644      	mov	r4, r8
 8001920:	1a9e      	subs	r6, r3, r2
 8001922:	e783      	b.n	800182c <__aeabi_dadd+0xa4>
 8001924:	2900      	cmp	r1, #0
 8001926:	dc00      	bgt.n	800192a <__aeabi_dadd+0x1a2>
 8001928:	e09c      	b.n	8001a64 <__aeabi_dadd+0x2dc>
 800192a:	4647      	mov	r7, r8
 800192c:	2f00      	cmp	r7, #0
 800192e:	d167      	bne.n	8001a00 <__aeabi_dadd+0x278>
 8001930:	001f      	movs	r7, r3
 8001932:	4317      	orrs	r7, r2
 8001934:	d100      	bne.n	8001938 <__aeabi_dadd+0x1b0>
 8001936:	e0e4      	b.n	8001b02 <__aeabi_dadd+0x37a>
 8001938:	1e48      	subs	r0, r1, #1
 800193a:	2901      	cmp	r1, #1
 800193c:	d100      	bne.n	8001940 <__aeabi_dadd+0x1b8>
 800193e:	e19b      	b.n	8001c78 <__aeabi_dadd+0x4f0>
 8001940:	4f74      	ldr	r7, [pc, #464]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001942:	42b9      	cmp	r1, r7
 8001944:	d100      	bne.n	8001948 <__aeabi_dadd+0x1c0>
 8001946:	e0eb      	b.n	8001b20 <__aeabi_dadd+0x398>
 8001948:	2701      	movs	r7, #1
 800194a:	0001      	movs	r1, r0
 800194c:	2838      	cmp	r0, #56	@ 0x38
 800194e:	dc11      	bgt.n	8001974 <__aeabi_dadd+0x1ec>
 8001950:	291f      	cmp	r1, #31
 8001952:	dd00      	ble.n	8001956 <__aeabi_dadd+0x1ce>
 8001954:	e1c7      	b.n	8001ce6 <__aeabi_dadd+0x55e>
 8001956:	2720      	movs	r7, #32
 8001958:	1a78      	subs	r0, r7, r1
 800195a:	001f      	movs	r7, r3
 800195c:	4684      	mov	ip, r0
 800195e:	4087      	lsls	r7, r0
 8001960:	0010      	movs	r0, r2
 8001962:	40c8      	lsrs	r0, r1
 8001964:	4307      	orrs	r7, r0
 8001966:	4660      	mov	r0, ip
 8001968:	4082      	lsls	r2, r0
 800196a:	40cb      	lsrs	r3, r1
 800196c:	1e50      	subs	r0, r2, #1
 800196e:	4182      	sbcs	r2, r0
 8001970:	18f6      	adds	r6, r6, r3
 8001972:	4317      	orrs	r7, r2
 8001974:	444f      	add	r7, r9
 8001976:	454f      	cmp	r7, r9
 8001978:	4180      	sbcs	r0, r0
 800197a:	4240      	negs	r0, r0
 800197c:	1836      	adds	r6, r6, r0
 800197e:	0233      	lsls	r3, r6, #8
 8001980:	d557      	bpl.n	8001a32 <__aeabi_dadd+0x2aa>
 8001982:	4b64      	ldr	r3, [pc, #400]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001984:	3401      	adds	r4, #1
 8001986:	429c      	cmp	r4, r3
 8001988:	d045      	beq.n	8001a16 <__aeabi_dadd+0x28e>
 800198a:	2101      	movs	r1, #1
 800198c:	4b62      	ldr	r3, [pc, #392]	@ (8001b18 <__aeabi_dadd+0x390>)
 800198e:	087a      	lsrs	r2, r7, #1
 8001990:	401e      	ands	r6, r3
 8001992:	4039      	ands	r1, r7
 8001994:	430a      	orrs	r2, r1
 8001996:	07f7      	lsls	r7, r6, #31
 8001998:	4317      	orrs	r7, r2
 800199a:	0876      	lsrs	r6, r6, #1
 800199c:	e771      	b.n	8001882 <__aeabi_dadd+0xfa>
 800199e:	001f      	movs	r7, r3
 80019a0:	4317      	orrs	r7, r2
 80019a2:	d100      	bne.n	80019a6 <__aeabi_dadd+0x21e>
 80019a4:	e0ad      	b.n	8001b02 <__aeabi_dadd+0x37a>
 80019a6:	1e4f      	subs	r7, r1, #1
 80019a8:	46bc      	mov	ip, r7
 80019aa:	2901      	cmp	r1, #1
 80019ac:	d100      	bne.n	80019b0 <__aeabi_dadd+0x228>
 80019ae:	e182      	b.n	8001cb6 <__aeabi_dadd+0x52e>
 80019b0:	4f58      	ldr	r7, [pc, #352]	@ (8001b14 <__aeabi_dadd+0x38c>)
 80019b2:	42b9      	cmp	r1, r7
 80019b4:	d100      	bne.n	80019b8 <__aeabi_dadd+0x230>
 80019b6:	e190      	b.n	8001cda <__aeabi_dadd+0x552>
 80019b8:	4661      	mov	r1, ip
 80019ba:	2701      	movs	r7, #1
 80019bc:	2938      	cmp	r1, #56	@ 0x38
 80019be:	dd00      	ble.n	80019c2 <__aeabi_dadd+0x23a>
 80019c0:	e72e      	b.n	8001820 <__aeabi_dadd+0x98>
 80019c2:	e718      	b.n	80017f6 <__aeabi_dadd+0x6e>
 80019c4:	4f55      	ldr	r7, [pc, #340]	@ (8001b1c <__aeabi_dadd+0x394>)
 80019c6:	1c61      	adds	r1, r4, #1
 80019c8:	4239      	tst	r1, r7
 80019ca:	d000      	beq.n	80019ce <__aeabi_dadd+0x246>
 80019cc:	e0d0      	b.n	8001b70 <__aeabi_dadd+0x3e8>
 80019ce:	0031      	movs	r1, r6
 80019d0:	4648      	mov	r0, r9
 80019d2:	001f      	movs	r7, r3
 80019d4:	4301      	orrs	r1, r0
 80019d6:	4317      	orrs	r7, r2
 80019d8:	2c00      	cmp	r4, #0
 80019da:	d000      	beq.n	80019de <__aeabi_dadd+0x256>
 80019dc:	e13d      	b.n	8001c5a <__aeabi_dadd+0x4d2>
 80019de:	2900      	cmp	r1, #0
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dadd+0x25c>
 80019e2:	e1bc      	b.n	8001d5e <__aeabi_dadd+0x5d6>
 80019e4:	2f00      	cmp	r7, #0
 80019e6:	d000      	beq.n	80019ea <__aeabi_dadd+0x262>
 80019e8:	e1bf      	b.n	8001d6a <__aeabi_dadd+0x5e2>
 80019ea:	464b      	mov	r3, r9
 80019ec:	2100      	movs	r1, #0
 80019ee:	08d8      	lsrs	r0, r3, #3
 80019f0:	0777      	lsls	r7, r6, #29
 80019f2:	4307      	orrs	r7, r0
 80019f4:	08f0      	lsrs	r0, r6, #3
 80019f6:	0306      	lsls	r6, r0, #12
 80019f8:	054c      	lsls	r4, r1, #21
 80019fa:	0b36      	lsrs	r6, r6, #12
 80019fc:	0d64      	lsrs	r4, r4, #21
 80019fe:	e00c      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001a00:	4f44      	ldr	r7, [pc, #272]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a02:	42bc      	cmp	r4, r7
 8001a04:	d100      	bne.n	8001a08 <__aeabi_dadd+0x280>
 8001a06:	e08b      	b.n	8001b20 <__aeabi_dadd+0x398>
 8001a08:	2701      	movs	r7, #1
 8001a0a:	2938      	cmp	r1, #56	@ 0x38
 8001a0c:	dcb2      	bgt.n	8001974 <__aeabi_dadd+0x1ec>
 8001a0e:	2780      	movs	r7, #128	@ 0x80
 8001a10:	043f      	lsls	r7, r7, #16
 8001a12:	433b      	orrs	r3, r7
 8001a14:	e79c      	b.n	8001950 <__aeabi_dadd+0x1c8>
 8001a16:	2600      	movs	r6, #0
 8001a18:	2700      	movs	r7, #0
 8001a1a:	0524      	lsls	r4, r4, #20
 8001a1c:	4334      	orrs	r4, r6
 8001a1e:	07ed      	lsls	r5, r5, #31
 8001a20:	432c      	orrs	r4, r5
 8001a22:	0038      	movs	r0, r7
 8001a24:	0021      	movs	r1, r4
 8001a26:	b002      	add	sp, #8
 8001a28:	bce0      	pop	{r5, r6, r7}
 8001a2a:	46ba      	mov	sl, r7
 8001a2c:	46b1      	mov	r9, r6
 8001a2e:	46a8      	mov	r8, r5
 8001a30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a32:	077b      	lsls	r3, r7, #29
 8001a34:	d004      	beq.n	8001a40 <__aeabi_dadd+0x2b8>
 8001a36:	230f      	movs	r3, #15
 8001a38:	403b      	ands	r3, r7
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d000      	beq.n	8001a40 <__aeabi_dadd+0x2b8>
 8001a3e:	e728      	b.n	8001892 <__aeabi_dadd+0x10a>
 8001a40:	08f8      	lsrs	r0, r7, #3
 8001a42:	4b34      	ldr	r3, [pc, #208]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a44:	0777      	lsls	r7, r6, #29
 8001a46:	4307      	orrs	r7, r0
 8001a48:	08f0      	lsrs	r0, r6, #3
 8001a4a:	429c      	cmp	r4, r3
 8001a4c:	d000      	beq.n	8001a50 <__aeabi_dadd+0x2c8>
 8001a4e:	e24a      	b.n	8001ee6 <__aeabi_dadd+0x75e>
 8001a50:	003b      	movs	r3, r7
 8001a52:	4303      	orrs	r3, r0
 8001a54:	d059      	beq.n	8001b0a <__aeabi_dadd+0x382>
 8001a56:	2680      	movs	r6, #128	@ 0x80
 8001a58:	0336      	lsls	r6, r6, #12
 8001a5a:	4306      	orrs	r6, r0
 8001a5c:	0336      	lsls	r6, r6, #12
 8001a5e:	4c2d      	ldr	r4, [pc, #180]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a60:	0b36      	lsrs	r6, r6, #12
 8001a62:	e7da      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001a64:	2900      	cmp	r1, #0
 8001a66:	d061      	beq.n	8001b2c <__aeabi_dadd+0x3a4>
 8001a68:	4641      	mov	r1, r8
 8001a6a:	1b09      	subs	r1, r1, r4
 8001a6c:	2c00      	cmp	r4, #0
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dadd+0x2ea>
 8001a70:	e0b9      	b.n	8001be6 <__aeabi_dadd+0x45e>
 8001a72:	4c28      	ldr	r4, [pc, #160]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001a74:	45a0      	cmp	r8, r4
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x2f2>
 8001a78:	e1a5      	b.n	8001dc6 <__aeabi_dadd+0x63e>
 8001a7a:	2701      	movs	r7, #1
 8001a7c:	2938      	cmp	r1, #56	@ 0x38
 8001a7e:	dc13      	bgt.n	8001aa8 <__aeabi_dadd+0x320>
 8001a80:	2480      	movs	r4, #128	@ 0x80
 8001a82:	0424      	lsls	r4, r4, #16
 8001a84:	4326      	orrs	r6, r4
 8001a86:	291f      	cmp	r1, #31
 8001a88:	dd00      	ble.n	8001a8c <__aeabi_dadd+0x304>
 8001a8a:	e1c8      	b.n	8001e1e <__aeabi_dadd+0x696>
 8001a8c:	2420      	movs	r4, #32
 8001a8e:	0037      	movs	r7, r6
 8001a90:	4648      	mov	r0, r9
 8001a92:	1a64      	subs	r4, r4, r1
 8001a94:	40a7      	lsls	r7, r4
 8001a96:	40c8      	lsrs	r0, r1
 8001a98:	4307      	orrs	r7, r0
 8001a9a:	4648      	mov	r0, r9
 8001a9c:	40a0      	lsls	r0, r4
 8001a9e:	40ce      	lsrs	r6, r1
 8001aa0:	1e44      	subs	r4, r0, #1
 8001aa2:	41a0      	sbcs	r0, r4
 8001aa4:	199b      	adds	r3, r3, r6
 8001aa6:	4307      	orrs	r7, r0
 8001aa8:	18bf      	adds	r7, r7, r2
 8001aaa:	4297      	cmp	r7, r2
 8001aac:	4192      	sbcs	r2, r2
 8001aae:	4252      	negs	r2, r2
 8001ab0:	4644      	mov	r4, r8
 8001ab2:	18d6      	adds	r6, r2, r3
 8001ab4:	e763      	b.n	800197e <__aeabi_dadd+0x1f6>
 8001ab6:	0038      	movs	r0, r7
 8001ab8:	f001 fed0 	bl	800385c <__clzsi2>
 8001abc:	0003      	movs	r3, r0
 8001abe:	3318      	adds	r3, #24
 8001ac0:	2b1f      	cmp	r3, #31
 8001ac2:	dc00      	bgt.n	8001ac6 <__aeabi_dadd+0x33e>
 8001ac4:	e6bf      	b.n	8001846 <__aeabi_dadd+0xbe>
 8001ac6:	003a      	movs	r2, r7
 8001ac8:	3808      	subs	r0, #8
 8001aca:	4082      	lsls	r2, r0
 8001acc:	429c      	cmp	r4, r3
 8001ace:	dd00      	ble.n	8001ad2 <__aeabi_dadd+0x34a>
 8001ad0:	e083      	b.n	8001bda <__aeabi_dadd+0x452>
 8001ad2:	1b1b      	subs	r3, r3, r4
 8001ad4:	1c58      	adds	r0, r3, #1
 8001ad6:	281f      	cmp	r0, #31
 8001ad8:	dc00      	bgt.n	8001adc <__aeabi_dadd+0x354>
 8001ada:	e1b4      	b.n	8001e46 <__aeabi_dadd+0x6be>
 8001adc:	0017      	movs	r7, r2
 8001ade:	3b1f      	subs	r3, #31
 8001ae0:	40df      	lsrs	r7, r3
 8001ae2:	2820      	cmp	r0, #32
 8001ae4:	d005      	beq.n	8001af2 <__aeabi_dadd+0x36a>
 8001ae6:	2340      	movs	r3, #64	@ 0x40
 8001ae8:	1a1b      	subs	r3, r3, r0
 8001aea:	409a      	lsls	r2, r3
 8001aec:	1e53      	subs	r3, r2, #1
 8001aee:	419a      	sbcs	r2, r3
 8001af0:	4317      	orrs	r7, r2
 8001af2:	2400      	movs	r4, #0
 8001af4:	2f00      	cmp	r7, #0
 8001af6:	d00a      	beq.n	8001b0e <__aeabi_dadd+0x386>
 8001af8:	077b      	lsls	r3, r7, #29
 8001afa:	d000      	beq.n	8001afe <__aeabi_dadd+0x376>
 8001afc:	e6c4      	b.n	8001888 <__aeabi_dadd+0x100>
 8001afe:	0026      	movs	r6, r4
 8001b00:	e79e      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001b02:	464b      	mov	r3, r9
 8001b04:	000c      	movs	r4, r1
 8001b06:	08d8      	lsrs	r0, r3, #3
 8001b08:	e79b      	b.n	8001a42 <__aeabi_dadd+0x2ba>
 8001b0a:	2700      	movs	r7, #0
 8001b0c:	4c01      	ldr	r4, [pc, #4]	@ (8001b14 <__aeabi_dadd+0x38c>)
 8001b0e:	2600      	movs	r6, #0
 8001b10:	e783      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001b12:	46c0      	nop			@ (mov r8, r8)
 8001b14:	000007ff 	.word	0x000007ff
 8001b18:	ff7fffff 	.word	0xff7fffff
 8001b1c:	000007fe 	.word	0x000007fe
 8001b20:	464b      	mov	r3, r9
 8001b22:	0777      	lsls	r7, r6, #29
 8001b24:	08d8      	lsrs	r0, r3, #3
 8001b26:	4307      	orrs	r7, r0
 8001b28:	08f0      	lsrs	r0, r6, #3
 8001b2a:	e791      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001b2c:	4fcd      	ldr	r7, [pc, #820]	@ (8001e64 <__aeabi_dadd+0x6dc>)
 8001b2e:	1c61      	adds	r1, r4, #1
 8001b30:	4239      	tst	r1, r7
 8001b32:	d16b      	bne.n	8001c0c <__aeabi_dadd+0x484>
 8001b34:	0031      	movs	r1, r6
 8001b36:	4648      	mov	r0, r9
 8001b38:	4301      	orrs	r1, r0
 8001b3a:	2c00      	cmp	r4, #0
 8001b3c:	d000      	beq.n	8001b40 <__aeabi_dadd+0x3b8>
 8001b3e:	e14b      	b.n	8001dd8 <__aeabi_dadd+0x650>
 8001b40:	001f      	movs	r7, r3
 8001b42:	4317      	orrs	r7, r2
 8001b44:	2900      	cmp	r1, #0
 8001b46:	d100      	bne.n	8001b4a <__aeabi_dadd+0x3c2>
 8001b48:	e181      	b.n	8001e4e <__aeabi_dadd+0x6c6>
 8001b4a:	2f00      	cmp	r7, #0
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x3c8>
 8001b4e:	e74c      	b.n	80019ea <__aeabi_dadd+0x262>
 8001b50:	444a      	add	r2, r9
 8001b52:	454a      	cmp	r2, r9
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	18f6      	adds	r6, r6, r3
 8001b58:	4240      	negs	r0, r0
 8001b5a:	1836      	adds	r6, r6, r0
 8001b5c:	0233      	lsls	r3, r6, #8
 8001b5e:	d500      	bpl.n	8001b62 <__aeabi_dadd+0x3da>
 8001b60:	e1b0      	b.n	8001ec4 <__aeabi_dadd+0x73c>
 8001b62:	0017      	movs	r7, r2
 8001b64:	4691      	mov	r9, r2
 8001b66:	4337      	orrs	r7, r6
 8001b68:	d000      	beq.n	8001b6c <__aeabi_dadd+0x3e4>
 8001b6a:	e73e      	b.n	80019ea <__aeabi_dadd+0x262>
 8001b6c:	2600      	movs	r6, #0
 8001b6e:	e754      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001b70:	4649      	mov	r1, r9
 8001b72:	1a89      	subs	r1, r1, r2
 8001b74:	4688      	mov	r8, r1
 8001b76:	45c1      	cmp	r9, r8
 8001b78:	41bf      	sbcs	r7, r7
 8001b7a:	1af1      	subs	r1, r6, r3
 8001b7c:	427f      	negs	r7, r7
 8001b7e:	1bc9      	subs	r1, r1, r7
 8001b80:	020f      	lsls	r7, r1, #8
 8001b82:	d461      	bmi.n	8001c48 <__aeabi_dadd+0x4c0>
 8001b84:	4647      	mov	r7, r8
 8001b86:	430f      	orrs	r7, r1
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dadd+0x404>
 8001b8a:	e0bd      	b.n	8001d08 <__aeabi_dadd+0x580>
 8001b8c:	000e      	movs	r6, r1
 8001b8e:	4647      	mov	r7, r8
 8001b90:	e651      	b.n	8001836 <__aeabi_dadd+0xae>
 8001b92:	4cb5      	ldr	r4, [pc, #724]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001b94:	45a0      	cmp	r8, r4
 8001b96:	d100      	bne.n	8001b9a <__aeabi_dadd+0x412>
 8001b98:	e100      	b.n	8001d9c <__aeabi_dadd+0x614>
 8001b9a:	2701      	movs	r7, #1
 8001b9c:	2938      	cmp	r1, #56	@ 0x38
 8001b9e:	dd00      	ble.n	8001ba2 <__aeabi_dadd+0x41a>
 8001ba0:	e6b8      	b.n	8001914 <__aeabi_dadd+0x18c>
 8001ba2:	2480      	movs	r4, #128	@ 0x80
 8001ba4:	0424      	lsls	r4, r4, #16
 8001ba6:	4326      	orrs	r6, r4
 8001ba8:	e6a3      	b.n	80018f2 <__aeabi_dadd+0x16a>
 8001baa:	4eb0      	ldr	r6, [pc, #704]	@ (8001e6c <__aeabi_dadd+0x6e4>)
 8001bac:	1ae4      	subs	r4, r4, r3
 8001bae:	4016      	ands	r6, r2
 8001bb0:	077b      	lsls	r3, r7, #29
 8001bb2:	d000      	beq.n	8001bb6 <__aeabi_dadd+0x42e>
 8001bb4:	e73f      	b.n	8001a36 <__aeabi_dadd+0x2ae>
 8001bb6:	e743      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001bb8:	000f      	movs	r7, r1
 8001bba:	0018      	movs	r0, r3
 8001bbc:	3f20      	subs	r7, #32
 8001bbe:	40f8      	lsrs	r0, r7
 8001bc0:	4684      	mov	ip, r0
 8001bc2:	2920      	cmp	r1, #32
 8001bc4:	d003      	beq.n	8001bce <__aeabi_dadd+0x446>
 8001bc6:	2740      	movs	r7, #64	@ 0x40
 8001bc8:	1a79      	subs	r1, r7, r1
 8001bca:	408b      	lsls	r3, r1
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	1e53      	subs	r3, r2, #1
 8001bd0:	419a      	sbcs	r2, r3
 8001bd2:	4663      	mov	r3, ip
 8001bd4:	0017      	movs	r7, r2
 8001bd6:	431f      	orrs	r7, r3
 8001bd8:	e622      	b.n	8001820 <__aeabi_dadd+0x98>
 8001bda:	48a4      	ldr	r0, [pc, #656]	@ (8001e6c <__aeabi_dadd+0x6e4>)
 8001bdc:	1ae1      	subs	r1, r4, r3
 8001bde:	4010      	ands	r0, r2
 8001be0:	0747      	lsls	r7, r0, #29
 8001be2:	08c0      	lsrs	r0, r0, #3
 8001be4:	e707      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001be6:	0034      	movs	r4, r6
 8001be8:	4648      	mov	r0, r9
 8001bea:	4304      	orrs	r4, r0
 8001bec:	d100      	bne.n	8001bf0 <__aeabi_dadd+0x468>
 8001bee:	e0fa      	b.n	8001de6 <__aeabi_dadd+0x65e>
 8001bf0:	1e4c      	subs	r4, r1, #1
 8001bf2:	2901      	cmp	r1, #1
 8001bf4:	d100      	bne.n	8001bf8 <__aeabi_dadd+0x470>
 8001bf6:	e0d7      	b.n	8001da8 <__aeabi_dadd+0x620>
 8001bf8:	4f9b      	ldr	r7, [pc, #620]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001bfa:	42b9      	cmp	r1, r7
 8001bfc:	d100      	bne.n	8001c00 <__aeabi_dadd+0x478>
 8001bfe:	e0e2      	b.n	8001dc6 <__aeabi_dadd+0x63e>
 8001c00:	2701      	movs	r7, #1
 8001c02:	2c38      	cmp	r4, #56	@ 0x38
 8001c04:	dd00      	ble.n	8001c08 <__aeabi_dadd+0x480>
 8001c06:	e74f      	b.n	8001aa8 <__aeabi_dadd+0x320>
 8001c08:	0021      	movs	r1, r4
 8001c0a:	e73c      	b.n	8001a86 <__aeabi_dadd+0x2fe>
 8001c0c:	4c96      	ldr	r4, [pc, #600]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001c0e:	42a1      	cmp	r1, r4
 8001c10:	d100      	bne.n	8001c14 <__aeabi_dadd+0x48c>
 8001c12:	e0dd      	b.n	8001dd0 <__aeabi_dadd+0x648>
 8001c14:	444a      	add	r2, r9
 8001c16:	454a      	cmp	r2, r9
 8001c18:	4180      	sbcs	r0, r0
 8001c1a:	18f3      	adds	r3, r6, r3
 8001c1c:	4240      	negs	r0, r0
 8001c1e:	1818      	adds	r0, r3, r0
 8001c20:	07c7      	lsls	r7, r0, #31
 8001c22:	0852      	lsrs	r2, r2, #1
 8001c24:	4317      	orrs	r7, r2
 8001c26:	0846      	lsrs	r6, r0, #1
 8001c28:	0752      	lsls	r2, r2, #29
 8001c2a:	d005      	beq.n	8001c38 <__aeabi_dadd+0x4b0>
 8001c2c:	220f      	movs	r2, #15
 8001c2e:	000c      	movs	r4, r1
 8001c30:	403a      	ands	r2, r7
 8001c32:	2a04      	cmp	r2, #4
 8001c34:	d000      	beq.n	8001c38 <__aeabi_dadd+0x4b0>
 8001c36:	e62c      	b.n	8001892 <__aeabi_dadd+0x10a>
 8001c38:	0776      	lsls	r6, r6, #29
 8001c3a:	08ff      	lsrs	r7, r7, #3
 8001c3c:	4337      	orrs	r7, r6
 8001c3e:	0900      	lsrs	r0, r0, #4
 8001c40:	e6d9      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001c42:	2700      	movs	r7, #0
 8001c44:	2600      	movs	r6, #0
 8001c46:	e6e8      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001c48:	4649      	mov	r1, r9
 8001c4a:	1a57      	subs	r7, r2, r1
 8001c4c:	42ba      	cmp	r2, r7
 8001c4e:	4192      	sbcs	r2, r2
 8001c50:	1b9e      	subs	r6, r3, r6
 8001c52:	4252      	negs	r2, r2
 8001c54:	4665      	mov	r5, ip
 8001c56:	1ab6      	subs	r6, r6, r2
 8001c58:	e5ed      	b.n	8001836 <__aeabi_dadd+0xae>
 8001c5a:	2900      	cmp	r1, #0
 8001c5c:	d000      	beq.n	8001c60 <__aeabi_dadd+0x4d8>
 8001c5e:	e0c6      	b.n	8001dee <__aeabi_dadd+0x666>
 8001c60:	2f00      	cmp	r7, #0
 8001c62:	d167      	bne.n	8001d34 <__aeabi_dadd+0x5ac>
 8001c64:	2680      	movs	r6, #128	@ 0x80
 8001c66:	2500      	movs	r5, #0
 8001c68:	4c7f      	ldr	r4, [pc, #508]	@ (8001e68 <__aeabi_dadd+0x6e0>)
 8001c6a:	0336      	lsls	r6, r6, #12
 8001c6c:	e6d5      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001c6e:	4665      	mov	r5, ip
 8001c70:	000c      	movs	r4, r1
 8001c72:	001e      	movs	r6, r3
 8001c74:	08d0      	lsrs	r0, r2, #3
 8001c76:	e6e4      	b.n	8001a42 <__aeabi_dadd+0x2ba>
 8001c78:	444a      	add	r2, r9
 8001c7a:	454a      	cmp	r2, r9
 8001c7c:	4180      	sbcs	r0, r0
 8001c7e:	18f3      	adds	r3, r6, r3
 8001c80:	4240      	negs	r0, r0
 8001c82:	1818      	adds	r0, r3, r0
 8001c84:	0011      	movs	r1, r2
 8001c86:	0203      	lsls	r3, r0, #8
 8001c88:	d400      	bmi.n	8001c8c <__aeabi_dadd+0x504>
 8001c8a:	e096      	b.n	8001dba <__aeabi_dadd+0x632>
 8001c8c:	4b77      	ldr	r3, [pc, #476]	@ (8001e6c <__aeabi_dadd+0x6e4>)
 8001c8e:	0849      	lsrs	r1, r1, #1
 8001c90:	4018      	ands	r0, r3
 8001c92:	07c3      	lsls	r3, r0, #31
 8001c94:	430b      	orrs	r3, r1
 8001c96:	0844      	lsrs	r4, r0, #1
 8001c98:	0749      	lsls	r1, r1, #29
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dadd+0x516>
 8001c9c:	e129      	b.n	8001ef2 <__aeabi_dadd+0x76a>
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	2a04      	cmp	r2, #4
 8001ca4:	d100      	bne.n	8001ca8 <__aeabi_dadd+0x520>
 8001ca6:	e0ea      	b.n	8001e7e <__aeabi_dadd+0x6f6>
 8001ca8:	1d1f      	adds	r7, r3, #4
 8001caa:	429f      	cmp	r7, r3
 8001cac:	41b6      	sbcs	r6, r6
 8001cae:	4276      	negs	r6, r6
 8001cb0:	1936      	adds	r6, r6, r4
 8001cb2:	2402      	movs	r4, #2
 8001cb4:	e6c4      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001cb6:	4649      	mov	r1, r9
 8001cb8:	1a8f      	subs	r7, r1, r2
 8001cba:	45b9      	cmp	r9, r7
 8001cbc:	4180      	sbcs	r0, r0
 8001cbe:	1af6      	subs	r6, r6, r3
 8001cc0:	4240      	negs	r0, r0
 8001cc2:	1a36      	subs	r6, r6, r0
 8001cc4:	0233      	lsls	r3, r6, #8
 8001cc6:	d406      	bmi.n	8001cd6 <__aeabi_dadd+0x54e>
 8001cc8:	0773      	lsls	r3, r6, #29
 8001cca:	08ff      	lsrs	r7, r7, #3
 8001ccc:	2101      	movs	r1, #1
 8001cce:	431f      	orrs	r7, r3
 8001cd0:	08f0      	lsrs	r0, r6, #3
 8001cd2:	e690      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001cd4:	4665      	mov	r5, ip
 8001cd6:	2401      	movs	r4, #1
 8001cd8:	e5ab      	b.n	8001832 <__aeabi_dadd+0xaa>
 8001cda:	464b      	mov	r3, r9
 8001cdc:	0777      	lsls	r7, r6, #29
 8001cde:	08d8      	lsrs	r0, r3, #3
 8001ce0:	4307      	orrs	r7, r0
 8001ce2:	08f0      	lsrs	r0, r6, #3
 8001ce4:	e6b4      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001ce6:	000f      	movs	r7, r1
 8001ce8:	0018      	movs	r0, r3
 8001cea:	3f20      	subs	r7, #32
 8001cec:	40f8      	lsrs	r0, r7
 8001cee:	4684      	mov	ip, r0
 8001cf0:	2920      	cmp	r1, #32
 8001cf2:	d003      	beq.n	8001cfc <__aeabi_dadd+0x574>
 8001cf4:	2740      	movs	r7, #64	@ 0x40
 8001cf6:	1a79      	subs	r1, r7, r1
 8001cf8:	408b      	lsls	r3, r1
 8001cfa:	431a      	orrs	r2, r3
 8001cfc:	1e53      	subs	r3, r2, #1
 8001cfe:	419a      	sbcs	r2, r3
 8001d00:	4663      	mov	r3, ip
 8001d02:	0017      	movs	r7, r2
 8001d04:	431f      	orrs	r7, r3
 8001d06:	e635      	b.n	8001974 <__aeabi_dadd+0x1ec>
 8001d08:	2500      	movs	r5, #0
 8001d0a:	2400      	movs	r4, #0
 8001d0c:	2600      	movs	r6, #0
 8001d0e:	e684      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001d10:	000c      	movs	r4, r1
 8001d12:	0035      	movs	r5, r6
 8001d14:	3c20      	subs	r4, #32
 8001d16:	40e5      	lsrs	r5, r4
 8001d18:	2920      	cmp	r1, #32
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dadd+0x5a0>
 8001d1c:	2440      	movs	r4, #64	@ 0x40
 8001d1e:	1a61      	subs	r1, r4, r1
 8001d20:	408e      	lsls	r6, r1
 8001d22:	4649      	mov	r1, r9
 8001d24:	4331      	orrs	r1, r6
 8001d26:	4689      	mov	r9, r1
 8001d28:	4648      	mov	r0, r9
 8001d2a:	1e41      	subs	r1, r0, #1
 8001d2c:	4188      	sbcs	r0, r1
 8001d2e:	0007      	movs	r7, r0
 8001d30:	432f      	orrs	r7, r5
 8001d32:	e5ef      	b.n	8001914 <__aeabi_dadd+0x18c>
 8001d34:	08d2      	lsrs	r2, r2, #3
 8001d36:	075f      	lsls	r7, r3, #29
 8001d38:	4665      	mov	r5, ip
 8001d3a:	4317      	orrs	r7, r2
 8001d3c:	08d8      	lsrs	r0, r3, #3
 8001d3e:	e687      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001d40:	1a17      	subs	r7, r2, r0
 8001d42:	42ba      	cmp	r2, r7
 8001d44:	4192      	sbcs	r2, r2
 8001d46:	1b9e      	subs	r6, r3, r6
 8001d48:	4252      	negs	r2, r2
 8001d4a:	1ab6      	subs	r6, r6, r2
 8001d4c:	0233      	lsls	r3, r6, #8
 8001d4e:	d4c1      	bmi.n	8001cd4 <__aeabi_dadd+0x54c>
 8001d50:	0773      	lsls	r3, r6, #29
 8001d52:	08ff      	lsrs	r7, r7, #3
 8001d54:	4665      	mov	r5, ip
 8001d56:	2101      	movs	r1, #1
 8001d58:	431f      	orrs	r7, r3
 8001d5a:	08f0      	lsrs	r0, r6, #3
 8001d5c:	e64b      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001d5e:	2f00      	cmp	r7, #0
 8001d60:	d07b      	beq.n	8001e5a <__aeabi_dadd+0x6d2>
 8001d62:	4665      	mov	r5, ip
 8001d64:	001e      	movs	r6, r3
 8001d66:	4691      	mov	r9, r2
 8001d68:	e63f      	b.n	80019ea <__aeabi_dadd+0x262>
 8001d6a:	1a81      	subs	r1, r0, r2
 8001d6c:	4688      	mov	r8, r1
 8001d6e:	45c1      	cmp	r9, r8
 8001d70:	41a4      	sbcs	r4, r4
 8001d72:	1af1      	subs	r1, r6, r3
 8001d74:	4264      	negs	r4, r4
 8001d76:	1b09      	subs	r1, r1, r4
 8001d78:	2480      	movs	r4, #128	@ 0x80
 8001d7a:	0424      	lsls	r4, r4, #16
 8001d7c:	4221      	tst	r1, r4
 8001d7e:	d077      	beq.n	8001e70 <__aeabi_dadd+0x6e8>
 8001d80:	1a10      	subs	r0, r2, r0
 8001d82:	4282      	cmp	r2, r0
 8001d84:	4192      	sbcs	r2, r2
 8001d86:	0007      	movs	r7, r0
 8001d88:	1b9e      	subs	r6, r3, r6
 8001d8a:	4252      	negs	r2, r2
 8001d8c:	1ab6      	subs	r6, r6, r2
 8001d8e:	4337      	orrs	r7, r6
 8001d90:	d000      	beq.n	8001d94 <__aeabi_dadd+0x60c>
 8001d92:	e0a0      	b.n	8001ed6 <__aeabi_dadd+0x74e>
 8001d94:	4665      	mov	r5, ip
 8001d96:	2400      	movs	r4, #0
 8001d98:	2600      	movs	r6, #0
 8001d9a:	e63e      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001d9c:	075f      	lsls	r7, r3, #29
 8001d9e:	08d2      	lsrs	r2, r2, #3
 8001da0:	4665      	mov	r5, ip
 8001da2:	4317      	orrs	r7, r2
 8001da4:	08d8      	lsrs	r0, r3, #3
 8001da6:	e653      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001da8:	1881      	adds	r1, r0, r2
 8001daa:	4291      	cmp	r1, r2
 8001dac:	4192      	sbcs	r2, r2
 8001dae:	18f0      	adds	r0, r6, r3
 8001db0:	4252      	negs	r2, r2
 8001db2:	1880      	adds	r0, r0, r2
 8001db4:	0203      	lsls	r3, r0, #8
 8001db6:	d500      	bpl.n	8001dba <__aeabi_dadd+0x632>
 8001db8:	e768      	b.n	8001c8c <__aeabi_dadd+0x504>
 8001dba:	0747      	lsls	r7, r0, #29
 8001dbc:	08c9      	lsrs	r1, r1, #3
 8001dbe:	430f      	orrs	r7, r1
 8001dc0:	08c0      	lsrs	r0, r0, #3
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	e617      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001dc6:	08d2      	lsrs	r2, r2, #3
 8001dc8:	075f      	lsls	r7, r3, #29
 8001dca:	4317      	orrs	r7, r2
 8001dcc:	08d8      	lsrs	r0, r3, #3
 8001dce:	e63f      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001dd0:	000c      	movs	r4, r1
 8001dd2:	2600      	movs	r6, #0
 8001dd4:	2700      	movs	r7, #0
 8001dd6:	e620      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001dd8:	2900      	cmp	r1, #0
 8001dda:	d156      	bne.n	8001e8a <__aeabi_dadd+0x702>
 8001ddc:	075f      	lsls	r7, r3, #29
 8001dde:	08d2      	lsrs	r2, r2, #3
 8001de0:	4317      	orrs	r7, r2
 8001de2:	08d8      	lsrs	r0, r3, #3
 8001de4:	e634      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001de6:	000c      	movs	r4, r1
 8001de8:	001e      	movs	r6, r3
 8001dea:	08d0      	lsrs	r0, r2, #3
 8001dec:	e629      	b.n	8001a42 <__aeabi_dadd+0x2ba>
 8001dee:	08c1      	lsrs	r1, r0, #3
 8001df0:	0770      	lsls	r0, r6, #29
 8001df2:	4301      	orrs	r1, r0
 8001df4:	08f0      	lsrs	r0, r6, #3
 8001df6:	2f00      	cmp	r7, #0
 8001df8:	d062      	beq.n	8001ec0 <__aeabi_dadd+0x738>
 8001dfa:	2480      	movs	r4, #128	@ 0x80
 8001dfc:	0324      	lsls	r4, r4, #12
 8001dfe:	4220      	tst	r0, r4
 8001e00:	d007      	beq.n	8001e12 <__aeabi_dadd+0x68a>
 8001e02:	08de      	lsrs	r6, r3, #3
 8001e04:	4226      	tst	r6, r4
 8001e06:	d104      	bne.n	8001e12 <__aeabi_dadd+0x68a>
 8001e08:	4665      	mov	r5, ip
 8001e0a:	0030      	movs	r0, r6
 8001e0c:	08d1      	lsrs	r1, r2, #3
 8001e0e:	075b      	lsls	r3, r3, #29
 8001e10:	4319      	orrs	r1, r3
 8001e12:	0f4f      	lsrs	r7, r1, #29
 8001e14:	00c9      	lsls	r1, r1, #3
 8001e16:	08c9      	lsrs	r1, r1, #3
 8001e18:	077f      	lsls	r7, r7, #29
 8001e1a:	430f      	orrs	r7, r1
 8001e1c:	e618      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001e1e:	000c      	movs	r4, r1
 8001e20:	0030      	movs	r0, r6
 8001e22:	3c20      	subs	r4, #32
 8001e24:	40e0      	lsrs	r0, r4
 8001e26:	4684      	mov	ip, r0
 8001e28:	2920      	cmp	r1, #32
 8001e2a:	d005      	beq.n	8001e38 <__aeabi_dadd+0x6b0>
 8001e2c:	2440      	movs	r4, #64	@ 0x40
 8001e2e:	1a61      	subs	r1, r4, r1
 8001e30:	408e      	lsls	r6, r1
 8001e32:	4649      	mov	r1, r9
 8001e34:	4331      	orrs	r1, r6
 8001e36:	4689      	mov	r9, r1
 8001e38:	4648      	mov	r0, r9
 8001e3a:	1e41      	subs	r1, r0, #1
 8001e3c:	4188      	sbcs	r0, r1
 8001e3e:	4661      	mov	r1, ip
 8001e40:	0007      	movs	r7, r0
 8001e42:	430f      	orrs	r7, r1
 8001e44:	e630      	b.n	8001aa8 <__aeabi_dadd+0x320>
 8001e46:	2120      	movs	r1, #32
 8001e48:	2700      	movs	r7, #0
 8001e4a:	1a09      	subs	r1, r1, r0
 8001e4c:	e50e      	b.n	800186c <__aeabi_dadd+0xe4>
 8001e4e:	001e      	movs	r6, r3
 8001e50:	2f00      	cmp	r7, #0
 8001e52:	d000      	beq.n	8001e56 <__aeabi_dadd+0x6ce>
 8001e54:	e522      	b.n	800189c <__aeabi_dadd+0x114>
 8001e56:	2400      	movs	r4, #0
 8001e58:	e758      	b.n	8001d0c <__aeabi_dadd+0x584>
 8001e5a:	2500      	movs	r5, #0
 8001e5c:	2400      	movs	r4, #0
 8001e5e:	2600      	movs	r6, #0
 8001e60:	e5db      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001e62:	46c0      	nop			@ (mov r8, r8)
 8001e64:	000007fe 	.word	0x000007fe
 8001e68:	000007ff 	.word	0x000007ff
 8001e6c:	ff7fffff 	.word	0xff7fffff
 8001e70:	4647      	mov	r7, r8
 8001e72:	430f      	orrs	r7, r1
 8001e74:	d100      	bne.n	8001e78 <__aeabi_dadd+0x6f0>
 8001e76:	e747      	b.n	8001d08 <__aeabi_dadd+0x580>
 8001e78:	000e      	movs	r6, r1
 8001e7a:	46c1      	mov	r9, r8
 8001e7c:	e5b5      	b.n	80019ea <__aeabi_dadd+0x262>
 8001e7e:	08df      	lsrs	r7, r3, #3
 8001e80:	0764      	lsls	r4, r4, #29
 8001e82:	2102      	movs	r1, #2
 8001e84:	4327      	orrs	r7, r4
 8001e86:	0900      	lsrs	r0, r0, #4
 8001e88:	e5b5      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	08c0      	lsrs	r0, r0, #3
 8001e8e:	0777      	lsls	r7, r6, #29
 8001e90:	4307      	orrs	r7, r0
 8001e92:	4311      	orrs	r1, r2
 8001e94:	08f0      	lsrs	r0, r6, #3
 8001e96:	2900      	cmp	r1, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x714>
 8001e9a:	e5d9      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001e9c:	2180      	movs	r1, #128	@ 0x80
 8001e9e:	0309      	lsls	r1, r1, #12
 8001ea0:	4208      	tst	r0, r1
 8001ea2:	d007      	beq.n	8001eb4 <__aeabi_dadd+0x72c>
 8001ea4:	08dc      	lsrs	r4, r3, #3
 8001ea6:	420c      	tst	r4, r1
 8001ea8:	d104      	bne.n	8001eb4 <__aeabi_dadd+0x72c>
 8001eaa:	08d2      	lsrs	r2, r2, #3
 8001eac:	075b      	lsls	r3, r3, #29
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	0017      	movs	r7, r2
 8001eb2:	0020      	movs	r0, r4
 8001eb4:	0f7b      	lsrs	r3, r7, #29
 8001eb6:	00ff      	lsls	r7, r7, #3
 8001eb8:	08ff      	lsrs	r7, r7, #3
 8001eba:	075b      	lsls	r3, r3, #29
 8001ebc:	431f      	orrs	r7, r3
 8001ebe:	e5c7      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001ec0:	000f      	movs	r7, r1
 8001ec2:	e5c5      	b.n	8001a50 <__aeabi_dadd+0x2c8>
 8001ec4:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <__aeabi_dadd+0x788>)
 8001ec6:	08d2      	lsrs	r2, r2, #3
 8001ec8:	4033      	ands	r3, r6
 8001eca:	075f      	lsls	r7, r3, #29
 8001ecc:	025b      	lsls	r3, r3, #9
 8001ece:	2401      	movs	r4, #1
 8001ed0:	4317      	orrs	r7, r2
 8001ed2:	0b1e      	lsrs	r6, r3, #12
 8001ed4:	e5a1      	b.n	8001a1a <__aeabi_dadd+0x292>
 8001ed6:	4226      	tst	r6, r4
 8001ed8:	d012      	beq.n	8001f00 <__aeabi_dadd+0x778>
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <__aeabi_dadd+0x788>)
 8001edc:	4665      	mov	r5, ip
 8001ede:	0002      	movs	r2, r0
 8001ee0:	2401      	movs	r4, #1
 8001ee2:	401e      	ands	r6, r3
 8001ee4:	e4e6      	b.n	80018b4 <__aeabi_dadd+0x12c>
 8001ee6:	0021      	movs	r1, r4
 8001ee8:	e585      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001eea:	0017      	movs	r7, r2
 8001eec:	e5a8      	b.n	8001a40 <__aeabi_dadd+0x2b8>
 8001eee:	003a      	movs	r2, r7
 8001ef0:	e4d4      	b.n	800189c <__aeabi_dadd+0x114>
 8001ef2:	08db      	lsrs	r3, r3, #3
 8001ef4:	0764      	lsls	r4, r4, #29
 8001ef6:	431c      	orrs	r4, r3
 8001ef8:	0027      	movs	r7, r4
 8001efa:	2102      	movs	r1, #2
 8001efc:	0900      	lsrs	r0, r0, #4
 8001efe:	e57a      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001f00:	08c0      	lsrs	r0, r0, #3
 8001f02:	0777      	lsls	r7, r6, #29
 8001f04:	4307      	orrs	r7, r0
 8001f06:	4665      	mov	r5, ip
 8001f08:	2100      	movs	r1, #0
 8001f0a:	08f0      	lsrs	r0, r6, #3
 8001f0c:	e573      	b.n	80019f6 <__aeabi_dadd+0x26e>
 8001f0e:	46c0      	nop			@ (mov r8, r8)
 8001f10:	ff7fffff 	.word	0xff7fffff

08001f14 <__aeabi_ddiv>:
 8001f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f16:	46de      	mov	lr, fp
 8001f18:	4645      	mov	r5, r8
 8001f1a:	4657      	mov	r7, sl
 8001f1c:	464e      	mov	r6, r9
 8001f1e:	b5e0      	push	{r5, r6, r7, lr}
 8001f20:	b087      	sub	sp, #28
 8001f22:	9200      	str	r2, [sp, #0]
 8001f24:	9301      	str	r3, [sp, #4]
 8001f26:	030b      	lsls	r3, r1, #12
 8001f28:	0b1b      	lsrs	r3, r3, #12
 8001f2a:	469b      	mov	fp, r3
 8001f2c:	0fca      	lsrs	r2, r1, #31
 8001f2e:	004b      	lsls	r3, r1, #1
 8001f30:	0004      	movs	r4, r0
 8001f32:	4680      	mov	r8, r0
 8001f34:	0d5b      	lsrs	r3, r3, #21
 8001f36:	9202      	str	r2, [sp, #8]
 8001f38:	d100      	bne.n	8001f3c <__aeabi_ddiv+0x28>
 8001f3a:	e098      	b.n	800206e <__aeabi_ddiv+0x15a>
 8001f3c:	4a7c      	ldr	r2, [pc, #496]	@ (8002130 <__aeabi_ddiv+0x21c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d037      	beq.n	8001fb2 <__aeabi_ddiv+0x9e>
 8001f42:	4659      	mov	r1, fp
 8001f44:	0f42      	lsrs	r2, r0, #29
 8001f46:	00c9      	lsls	r1, r1, #3
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	2180      	movs	r1, #128	@ 0x80
 8001f4c:	0409      	lsls	r1, r1, #16
 8001f4e:	4311      	orrs	r1, r2
 8001f50:	00c2      	lsls	r2, r0, #3
 8001f52:	4690      	mov	r8, r2
 8001f54:	4a77      	ldr	r2, [pc, #476]	@ (8002134 <__aeabi_ddiv+0x220>)
 8001f56:	4689      	mov	r9, r1
 8001f58:	4692      	mov	sl, r2
 8001f5a:	449a      	add	sl, r3
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	2400      	movs	r4, #0
 8001f60:	9303      	str	r3, [sp, #12]
 8001f62:	9e00      	ldr	r6, [sp, #0]
 8001f64:	9f01      	ldr	r7, [sp, #4]
 8001f66:	033b      	lsls	r3, r7, #12
 8001f68:	0b1b      	lsrs	r3, r3, #12
 8001f6a:	469b      	mov	fp, r3
 8001f6c:	007b      	lsls	r3, r7, #1
 8001f6e:	0030      	movs	r0, r6
 8001f70:	0d5b      	lsrs	r3, r3, #21
 8001f72:	0ffd      	lsrs	r5, r7, #31
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d059      	beq.n	800202c <__aeabi_ddiv+0x118>
 8001f78:	4a6d      	ldr	r2, [pc, #436]	@ (8002130 <__aeabi_ddiv+0x21c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d048      	beq.n	8002010 <__aeabi_ddiv+0xfc>
 8001f7e:	4659      	mov	r1, fp
 8001f80:	0f72      	lsrs	r2, r6, #29
 8001f82:	00c9      	lsls	r1, r1, #3
 8001f84:	430a      	orrs	r2, r1
 8001f86:	2180      	movs	r1, #128	@ 0x80
 8001f88:	0409      	lsls	r1, r1, #16
 8001f8a:	4311      	orrs	r1, r2
 8001f8c:	468b      	mov	fp, r1
 8001f8e:	4969      	ldr	r1, [pc, #420]	@ (8002134 <__aeabi_ddiv+0x220>)
 8001f90:	00f2      	lsls	r2, r6, #3
 8001f92:	468c      	mov	ip, r1
 8001f94:	4651      	mov	r1, sl
 8001f96:	4463      	add	r3, ip
 8001f98:	1acb      	subs	r3, r1, r3
 8001f9a:	469a      	mov	sl, r3
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	9e02      	ldr	r6, [sp, #8]
 8001fa0:	406e      	eors	r6, r5
 8001fa2:	b2f6      	uxtb	r6, r6
 8001fa4:	2c0f      	cmp	r4, #15
 8001fa6:	d900      	bls.n	8001faa <__aeabi_ddiv+0x96>
 8001fa8:	e0ce      	b.n	8002148 <__aeabi_ddiv+0x234>
 8001faa:	4b63      	ldr	r3, [pc, #396]	@ (8002138 <__aeabi_ddiv+0x224>)
 8001fac:	00a4      	lsls	r4, r4, #2
 8001fae:	591b      	ldr	r3, [r3, r4]
 8001fb0:	469f      	mov	pc, r3
 8001fb2:	465a      	mov	r2, fp
 8001fb4:	4302      	orrs	r2, r0
 8001fb6:	4691      	mov	r9, r2
 8001fb8:	d000      	beq.n	8001fbc <__aeabi_ddiv+0xa8>
 8001fba:	e090      	b.n	80020de <__aeabi_ddiv+0x1ca>
 8001fbc:	469a      	mov	sl, r3
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	4690      	mov	r8, r2
 8001fc2:	2408      	movs	r4, #8
 8001fc4:	9303      	str	r3, [sp, #12]
 8001fc6:	e7cc      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 8001fc8:	46cb      	mov	fp, r9
 8001fca:	4642      	mov	r2, r8
 8001fcc:	9d02      	ldr	r5, [sp, #8]
 8001fce:	9903      	ldr	r1, [sp, #12]
 8001fd0:	2902      	cmp	r1, #2
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_ddiv+0xc2>
 8001fd4:	e1de      	b.n	8002394 <__aeabi_ddiv+0x480>
 8001fd6:	2903      	cmp	r1, #3
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_ddiv+0xc8>
 8001fda:	e08d      	b.n	80020f8 <__aeabi_ddiv+0x1e4>
 8001fdc:	2901      	cmp	r1, #1
 8001fde:	d000      	beq.n	8001fe2 <__aeabi_ddiv+0xce>
 8001fe0:	e179      	b.n	80022d6 <__aeabi_ddiv+0x3c2>
 8001fe2:	002e      	movs	r6, r5
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	2400      	movs	r4, #0
 8001fea:	4690      	mov	r8, r2
 8001fec:	051b      	lsls	r3, r3, #20
 8001fee:	4323      	orrs	r3, r4
 8001ff0:	07f6      	lsls	r6, r6, #31
 8001ff2:	4333      	orrs	r3, r6
 8001ff4:	4640      	mov	r0, r8
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	b007      	add	sp, #28
 8001ffa:	bcf0      	pop	{r4, r5, r6, r7}
 8001ffc:	46bb      	mov	fp, r7
 8001ffe:	46b2      	mov	sl, r6
 8002000:	46a9      	mov	r9, r5
 8002002:	46a0      	mov	r8, r4
 8002004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002006:	2200      	movs	r2, #0
 8002008:	2400      	movs	r4, #0
 800200a:	4690      	mov	r8, r2
 800200c:	4b48      	ldr	r3, [pc, #288]	@ (8002130 <__aeabi_ddiv+0x21c>)
 800200e:	e7ed      	b.n	8001fec <__aeabi_ddiv+0xd8>
 8002010:	465a      	mov	r2, fp
 8002012:	9b00      	ldr	r3, [sp, #0]
 8002014:	431a      	orrs	r2, r3
 8002016:	4b49      	ldr	r3, [pc, #292]	@ (800213c <__aeabi_ddiv+0x228>)
 8002018:	469c      	mov	ip, r3
 800201a:	44e2      	add	sl, ip
 800201c:	2a00      	cmp	r2, #0
 800201e:	d159      	bne.n	80020d4 <__aeabi_ddiv+0x1c0>
 8002020:	2302      	movs	r3, #2
 8002022:	431c      	orrs	r4, r3
 8002024:	2300      	movs	r3, #0
 8002026:	2102      	movs	r1, #2
 8002028:	469b      	mov	fp, r3
 800202a:	e7b8      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 800202c:	465a      	mov	r2, fp
 800202e:	9b00      	ldr	r3, [sp, #0]
 8002030:	431a      	orrs	r2, r3
 8002032:	d049      	beq.n	80020c8 <__aeabi_ddiv+0x1b4>
 8002034:	465b      	mov	r3, fp
 8002036:	2b00      	cmp	r3, #0
 8002038:	d100      	bne.n	800203c <__aeabi_ddiv+0x128>
 800203a:	e19c      	b.n	8002376 <__aeabi_ddiv+0x462>
 800203c:	4658      	mov	r0, fp
 800203e:	f001 fc0d 	bl	800385c <__clzsi2>
 8002042:	0002      	movs	r2, r0
 8002044:	0003      	movs	r3, r0
 8002046:	3a0b      	subs	r2, #11
 8002048:	271d      	movs	r7, #29
 800204a:	9e00      	ldr	r6, [sp, #0]
 800204c:	1aba      	subs	r2, r7, r2
 800204e:	0019      	movs	r1, r3
 8002050:	4658      	mov	r0, fp
 8002052:	40d6      	lsrs	r6, r2
 8002054:	3908      	subs	r1, #8
 8002056:	4088      	lsls	r0, r1
 8002058:	0032      	movs	r2, r6
 800205a:	4302      	orrs	r2, r0
 800205c:	4693      	mov	fp, r2
 800205e:	9a00      	ldr	r2, [sp, #0]
 8002060:	408a      	lsls	r2, r1
 8002062:	4937      	ldr	r1, [pc, #220]	@ (8002140 <__aeabi_ddiv+0x22c>)
 8002064:	4453      	add	r3, sl
 8002066:	468a      	mov	sl, r1
 8002068:	2100      	movs	r1, #0
 800206a:	449a      	add	sl, r3
 800206c:	e797      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 800206e:	465b      	mov	r3, fp
 8002070:	4303      	orrs	r3, r0
 8002072:	4699      	mov	r9, r3
 8002074:	d021      	beq.n	80020ba <__aeabi_ddiv+0x1a6>
 8002076:	465b      	mov	r3, fp
 8002078:	2b00      	cmp	r3, #0
 800207a:	d100      	bne.n	800207e <__aeabi_ddiv+0x16a>
 800207c:	e169      	b.n	8002352 <__aeabi_ddiv+0x43e>
 800207e:	4658      	mov	r0, fp
 8002080:	f001 fbec 	bl	800385c <__clzsi2>
 8002084:	230b      	movs	r3, #11
 8002086:	425b      	negs	r3, r3
 8002088:	469c      	mov	ip, r3
 800208a:	0002      	movs	r2, r0
 800208c:	4484      	add	ip, r0
 800208e:	4666      	mov	r6, ip
 8002090:	231d      	movs	r3, #29
 8002092:	1b9b      	subs	r3, r3, r6
 8002094:	0026      	movs	r6, r4
 8002096:	0011      	movs	r1, r2
 8002098:	4658      	mov	r0, fp
 800209a:	40de      	lsrs	r6, r3
 800209c:	3908      	subs	r1, #8
 800209e:	4088      	lsls	r0, r1
 80020a0:	0033      	movs	r3, r6
 80020a2:	4303      	orrs	r3, r0
 80020a4:	4699      	mov	r9, r3
 80020a6:	0023      	movs	r3, r4
 80020a8:	408b      	lsls	r3, r1
 80020aa:	4698      	mov	r8, r3
 80020ac:	4b25      	ldr	r3, [pc, #148]	@ (8002144 <__aeabi_ddiv+0x230>)
 80020ae:	2400      	movs	r4, #0
 80020b0:	1a9b      	subs	r3, r3, r2
 80020b2:	469a      	mov	sl, r3
 80020b4:	2300      	movs	r3, #0
 80020b6:	9303      	str	r3, [sp, #12]
 80020b8:	e753      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 80020ba:	2300      	movs	r3, #0
 80020bc:	4698      	mov	r8, r3
 80020be:	469a      	mov	sl, r3
 80020c0:	3301      	adds	r3, #1
 80020c2:	2404      	movs	r4, #4
 80020c4:	9303      	str	r3, [sp, #12]
 80020c6:	e74c      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 80020c8:	2301      	movs	r3, #1
 80020ca:	431c      	orrs	r4, r3
 80020cc:	2300      	movs	r3, #0
 80020ce:	2101      	movs	r1, #1
 80020d0:	469b      	mov	fp, r3
 80020d2:	e764      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 80020d4:	2303      	movs	r3, #3
 80020d6:	0032      	movs	r2, r6
 80020d8:	2103      	movs	r1, #3
 80020da:	431c      	orrs	r4, r3
 80020dc:	e75f      	b.n	8001f9e <__aeabi_ddiv+0x8a>
 80020de:	469a      	mov	sl, r3
 80020e0:	2303      	movs	r3, #3
 80020e2:	46d9      	mov	r9, fp
 80020e4:	240c      	movs	r4, #12
 80020e6:	9303      	str	r3, [sp, #12]
 80020e8:	e73b      	b.n	8001f62 <__aeabi_ddiv+0x4e>
 80020ea:	2300      	movs	r3, #0
 80020ec:	2480      	movs	r4, #128	@ 0x80
 80020ee:	4698      	mov	r8, r3
 80020f0:	2600      	movs	r6, #0
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <__aeabi_ddiv+0x21c>)
 80020f4:	0324      	lsls	r4, r4, #12
 80020f6:	e779      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80020f8:	2480      	movs	r4, #128	@ 0x80
 80020fa:	465b      	mov	r3, fp
 80020fc:	0324      	lsls	r4, r4, #12
 80020fe:	431c      	orrs	r4, r3
 8002100:	0324      	lsls	r4, r4, #12
 8002102:	002e      	movs	r6, r5
 8002104:	4690      	mov	r8, r2
 8002106:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <__aeabi_ddiv+0x21c>)
 8002108:	0b24      	lsrs	r4, r4, #12
 800210a:	e76f      	b.n	8001fec <__aeabi_ddiv+0xd8>
 800210c:	2480      	movs	r4, #128	@ 0x80
 800210e:	464b      	mov	r3, r9
 8002110:	0324      	lsls	r4, r4, #12
 8002112:	4223      	tst	r3, r4
 8002114:	d002      	beq.n	800211c <__aeabi_ddiv+0x208>
 8002116:	465b      	mov	r3, fp
 8002118:	4223      	tst	r3, r4
 800211a:	d0f0      	beq.n	80020fe <__aeabi_ddiv+0x1ea>
 800211c:	2480      	movs	r4, #128	@ 0x80
 800211e:	464b      	mov	r3, r9
 8002120:	0324      	lsls	r4, r4, #12
 8002122:	431c      	orrs	r4, r3
 8002124:	0324      	lsls	r4, r4, #12
 8002126:	9e02      	ldr	r6, [sp, #8]
 8002128:	4b01      	ldr	r3, [pc, #4]	@ (8002130 <__aeabi_ddiv+0x21c>)
 800212a:	0b24      	lsrs	r4, r4, #12
 800212c:	e75e      	b.n	8001fec <__aeabi_ddiv+0xd8>
 800212e:	46c0      	nop			@ (mov r8, r8)
 8002130:	000007ff 	.word	0x000007ff
 8002134:	fffffc01 	.word	0xfffffc01
 8002138:	0800cf44 	.word	0x0800cf44
 800213c:	fffff801 	.word	0xfffff801
 8002140:	000003f3 	.word	0x000003f3
 8002144:	fffffc0d 	.word	0xfffffc0d
 8002148:	45cb      	cmp	fp, r9
 800214a:	d200      	bcs.n	800214e <__aeabi_ddiv+0x23a>
 800214c:	e0f8      	b.n	8002340 <__aeabi_ddiv+0x42c>
 800214e:	d100      	bne.n	8002152 <__aeabi_ddiv+0x23e>
 8002150:	e0f3      	b.n	800233a <__aeabi_ddiv+0x426>
 8002152:	2301      	movs	r3, #1
 8002154:	425b      	negs	r3, r3
 8002156:	469c      	mov	ip, r3
 8002158:	4644      	mov	r4, r8
 800215a:	4648      	mov	r0, r9
 800215c:	2500      	movs	r5, #0
 800215e:	44e2      	add	sl, ip
 8002160:	465b      	mov	r3, fp
 8002162:	0e17      	lsrs	r7, r2, #24
 8002164:	021b      	lsls	r3, r3, #8
 8002166:	431f      	orrs	r7, r3
 8002168:	0c19      	lsrs	r1, r3, #16
 800216a:	043b      	lsls	r3, r7, #16
 800216c:	0212      	lsls	r2, r2, #8
 800216e:	9700      	str	r7, [sp, #0]
 8002170:	0c1f      	lsrs	r7, r3, #16
 8002172:	4691      	mov	r9, r2
 8002174:	9102      	str	r1, [sp, #8]
 8002176:	9703      	str	r7, [sp, #12]
 8002178:	f7fe f848 	bl	800020c <__aeabi_uidivmod>
 800217c:	0002      	movs	r2, r0
 800217e:	437a      	muls	r2, r7
 8002180:	040b      	lsls	r3, r1, #16
 8002182:	0c21      	lsrs	r1, r4, #16
 8002184:	4680      	mov	r8, r0
 8002186:	4319      	orrs	r1, r3
 8002188:	428a      	cmp	r2, r1
 800218a:	d909      	bls.n	80021a0 <__aeabi_ddiv+0x28c>
 800218c:	9f00      	ldr	r7, [sp, #0]
 800218e:	2301      	movs	r3, #1
 8002190:	46bc      	mov	ip, r7
 8002192:	425b      	negs	r3, r3
 8002194:	4461      	add	r1, ip
 8002196:	469c      	mov	ip, r3
 8002198:	44e0      	add	r8, ip
 800219a:	428f      	cmp	r7, r1
 800219c:	d800      	bhi.n	80021a0 <__aeabi_ddiv+0x28c>
 800219e:	e15c      	b.n	800245a <__aeabi_ddiv+0x546>
 80021a0:	1a88      	subs	r0, r1, r2
 80021a2:	9902      	ldr	r1, [sp, #8]
 80021a4:	f7fe f832 	bl	800020c <__aeabi_uidivmod>
 80021a8:	9a03      	ldr	r2, [sp, #12]
 80021aa:	0424      	lsls	r4, r4, #16
 80021ac:	4342      	muls	r2, r0
 80021ae:	0409      	lsls	r1, r1, #16
 80021b0:	0c24      	lsrs	r4, r4, #16
 80021b2:	0003      	movs	r3, r0
 80021b4:	430c      	orrs	r4, r1
 80021b6:	42a2      	cmp	r2, r4
 80021b8:	d906      	bls.n	80021c8 <__aeabi_ddiv+0x2b4>
 80021ba:	9900      	ldr	r1, [sp, #0]
 80021bc:	3b01      	subs	r3, #1
 80021be:	468c      	mov	ip, r1
 80021c0:	4464      	add	r4, ip
 80021c2:	42a1      	cmp	r1, r4
 80021c4:	d800      	bhi.n	80021c8 <__aeabi_ddiv+0x2b4>
 80021c6:	e142      	b.n	800244e <__aeabi_ddiv+0x53a>
 80021c8:	1aa0      	subs	r0, r4, r2
 80021ca:	4642      	mov	r2, r8
 80021cc:	0412      	lsls	r2, r2, #16
 80021ce:	431a      	orrs	r2, r3
 80021d0:	4693      	mov	fp, r2
 80021d2:	464b      	mov	r3, r9
 80021d4:	4659      	mov	r1, fp
 80021d6:	0c1b      	lsrs	r3, r3, #16
 80021d8:	001f      	movs	r7, r3
 80021da:	9304      	str	r3, [sp, #16]
 80021dc:	040b      	lsls	r3, r1, #16
 80021de:	4649      	mov	r1, r9
 80021e0:	0409      	lsls	r1, r1, #16
 80021e2:	0c09      	lsrs	r1, r1, #16
 80021e4:	000c      	movs	r4, r1
 80021e6:	0c1b      	lsrs	r3, r3, #16
 80021e8:	435c      	muls	r4, r3
 80021ea:	0c12      	lsrs	r2, r2, #16
 80021ec:	437b      	muls	r3, r7
 80021ee:	4688      	mov	r8, r1
 80021f0:	4351      	muls	r1, r2
 80021f2:	437a      	muls	r2, r7
 80021f4:	0c27      	lsrs	r7, r4, #16
 80021f6:	46bc      	mov	ip, r7
 80021f8:	185b      	adds	r3, r3, r1
 80021fa:	4463      	add	r3, ip
 80021fc:	4299      	cmp	r1, r3
 80021fe:	d903      	bls.n	8002208 <__aeabi_ddiv+0x2f4>
 8002200:	2180      	movs	r1, #128	@ 0x80
 8002202:	0249      	lsls	r1, r1, #9
 8002204:	468c      	mov	ip, r1
 8002206:	4462      	add	r2, ip
 8002208:	0c19      	lsrs	r1, r3, #16
 800220a:	0424      	lsls	r4, r4, #16
 800220c:	041b      	lsls	r3, r3, #16
 800220e:	0c24      	lsrs	r4, r4, #16
 8002210:	188a      	adds	r2, r1, r2
 8002212:	191c      	adds	r4, r3, r4
 8002214:	4290      	cmp	r0, r2
 8002216:	d302      	bcc.n	800221e <__aeabi_ddiv+0x30a>
 8002218:	d116      	bne.n	8002248 <__aeabi_ddiv+0x334>
 800221a:	42a5      	cmp	r5, r4
 800221c:	d214      	bcs.n	8002248 <__aeabi_ddiv+0x334>
 800221e:	465b      	mov	r3, fp
 8002220:	9f00      	ldr	r7, [sp, #0]
 8002222:	3b01      	subs	r3, #1
 8002224:	444d      	add	r5, r9
 8002226:	9305      	str	r3, [sp, #20]
 8002228:	454d      	cmp	r5, r9
 800222a:	419b      	sbcs	r3, r3
 800222c:	46bc      	mov	ip, r7
 800222e:	425b      	negs	r3, r3
 8002230:	4463      	add	r3, ip
 8002232:	18c0      	adds	r0, r0, r3
 8002234:	4287      	cmp	r7, r0
 8002236:	d300      	bcc.n	800223a <__aeabi_ddiv+0x326>
 8002238:	e102      	b.n	8002440 <__aeabi_ddiv+0x52c>
 800223a:	4282      	cmp	r2, r0
 800223c:	d900      	bls.n	8002240 <__aeabi_ddiv+0x32c>
 800223e:	e129      	b.n	8002494 <__aeabi_ddiv+0x580>
 8002240:	d100      	bne.n	8002244 <__aeabi_ddiv+0x330>
 8002242:	e124      	b.n	800248e <__aeabi_ddiv+0x57a>
 8002244:	9b05      	ldr	r3, [sp, #20]
 8002246:	469b      	mov	fp, r3
 8002248:	1b2c      	subs	r4, r5, r4
 800224a:	42a5      	cmp	r5, r4
 800224c:	41ad      	sbcs	r5, r5
 800224e:	9b00      	ldr	r3, [sp, #0]
 8002250:	1a80      	subs	r0, r0, r2
 8002252:	426d      	negs	r5, r5
 8002254:	1b40      	subs	r0, r0, r5
 8002256:	4283      	cmp	r3, r0
 8002258:	d100      	bne.n	800225c <__aeabi_ddiv+0x348>
 800225a:	e10f      	b.n	800247c <__aeabi_ddiv+0x568>
 800225c:	9902      	ldr	r1, [sp, #8]
 800225e:	f7fd ffd5 	bl	800020c <__aeabi_uidivmod>
 8002262:	9a03      	ldr	r2, [sp, #12]
 8002264:	040b      	lsls	r3, r1, #16
 8002266:	4342      	muls	r2, r0
 8002268:	0c21      	lsrs	r1, r4, #16
 800226a:	0005      	movs	r5, r0
 800226c:	4319      	orrs	r1, r3
 800226e:	428a      	cmp	r2, r1
 8002270:	d900      	bls.n	8002274 <__aeabi_ddiv+0x360>
 8002272:	e0cb      	b.n	800240c <__aeabi_ddiv+0x4f8>
 8002274:	1a88      	subs	r0, r1, r2
 8002276:	9902      	ldr	r1, [sp, #8]
 8002278:	f7fd ffc8 	bl	800020c <__aeabi_uidivmod>
 800227c:	9a03      	ldr	r2, [sp, #12]
 800227e:	0424      	lsls	r4, r4, #16
 8002280:	4342      	muls	r2, r0
 8002282:	0409      	lsls	r1, r1, #16
 8002284:	0c24      	lsrs	r4, r4, #16
 8002286:	0003      	movs	r3, r0
 8002288:	430c      	orrs	r4, r1
 800228a:	42a2      	cmp	r2, r4
 800228c:	d900      	bls.n	8002290 <__aeabi_ddiv+0x37c>
 800228e:	e0ca      	b.n	8002426 <__aeabi_ddiv+0x512>
 8002290:	4641      	mov	r1, r8
 8002292:	1aa4      	subs	r4, r4, r2
 8002294:	042a      	lsls	r2, r5, #16
 8002296:	431a      	orrs	r2, r3
 8002298:	9f04      	ldr	r7, [sp, #16]
 800229a:	0413      	lsls	r3, r2, #16
 800229c:	0c1b      	lsrs	r3, r3, #16
 800229e:	4359      	muls	r1, r3
 80022a0:	4640      	mov	r0, r8
 80022a2:	437b      	muls	r3, r7
 80022a4:	469c      	mov	ip, r3
 80022a6:	0c15      	lsrs	r5, r2, #16
 80022a8:	4368      	muls	r0, r5
 80022aa:	0c0b      	lsrs	r3, r1, #16
 80022ac:	4484      	add	ip, r0
 80022ae:	4463      	add	r3, ip
 80022b0:	437d      	muls	r5, r7
 80022b2:	4298      	cmp	r0, r3
 80022b4:	d903      	bls.n	80022be <__aeabi_ddiv+0x3aa>
 80022b6:	2080      	movs	r0, #128	@ 0x80
 80022b8:	0240      	lsls	r0, r0, #9
 80022ba:	4684      	mov	ip, r0
 80022bc:	4465      	add	r5, ip
 80022be:	0c18      	lsrs	r0, r3, #16
 80022c0:	0409      	lsls	r1, r1, #16
 80022c2:	041b      	lsls	r3, r3, #16
 80022c4:	0c09      	lsrs	r1, r1, #16
 80022c6:	1940      	adds	r0, r0, r5
 80022c8:	185b      	adds	r3, r3, r1
 80022ca:	4284      	cmp	r4, r0
 80022cc:	d327      	bcc.n	800231e <__aeabi_ddiv+0x40a>
 80022ce:	d023      	beq.n	8002318 <__aeabi_ddiv+0x404>
 80022d0:	2301      	movs	r3, #1
 80022d2:	0035      	movs	r5, r6
 80022d4:	431a      	orrs	r2, r3
 80022d6:	4b94      	ldr	r3, [pc, #592]	@ (8002528 <__aeabi_ddiv+0x614>)
 80022d8:	4453      	add	r3, sl
 80022da:	2b00      	cmp	r3, #0
 80022dc:	dd60      	ble.n	80023a0 <__aeabi_ddiv+0x48c>
 80022de:	0751      	lsls	r1, r2, #29
 80022e0:	d000      	beq.n	80022e4 <__aeabi_ddiv+0x3d0>
 80022e2:	e086      	b.n	80023f2 <__aeabi_ddiv+0x4de>
 80022e4:	002e      	movs	r6, r5
 80022e6:	08d1      	lsrs	r1, r2, #3
 80022e8:	465a      	mov	r2, fp
 80022ea:	01d2      	lsls	r2, r2, #7
 80022ec:	d506      	bpl.n	80022fc <__aeabi_ddiv+0x3e8>
 80022ee:	465a      	mov	r2, fp
 80022f0:	4b8e      	ldr	r3, [pc, #568]	@ (800252c <__aeabi_ddiv+0x618>)
 80022f2:	401a      	ands	r2, r3
 80022f4:	2380      	movs	r3, #128	@ 0x80
 80022f6:	4693      	mov	fp, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	4453      	add	r3, sl
 80022fc:	4a8c      	ldr	r2, [pc, #560]	@ (8002530 <__aeabi_ddiv+0x61c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	dd00      	ble.n	8002304 <__aeabi_ddiv+0x3f0>
 8002302:	e680      	b.n	8002006 <__aeabi_ddiv+0xf2>
 8002304:	465a      	mov	r2, fp
 8002306:	0752      	lsls	r2, r2, #29
 8002308:	430a      	orrs	r2, r1
 800230a:	4690      	mov	r8, r2
 800230c:	465a      	mov	r2, fp
 800230e:	055b      	lsls	r3, r3, #21
 8002310:	0254      	lsls	r4, r2, #9
 8002312:	0b24      	lsrs	r4, r4, #12
 8002314:	0d5b      	lsrs	r3, r3, #21
 8002316:	e669      	b.n	8001fec <__aeabi_ddiv+0xd8>
 8002318:	0035      	movs	r5, r6
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0db      	beq.n	80022d6 <__aeabi_ddiv+0x3c2>
 800231e:	9d00      	ldr	r5, [sp, #0]
 8002320:	1e51      	subs	r1, r2, #1
 8002322:	46ac      	mov	ip, r5
 8002324:	4464      	add	r4, ip
 8002326:	42ac      	cmp	r4, r5
 8002328:	d200      	bcs.n	800232c <__aeabi_ddiv+0x418>
 800232a:	e09e      	b.n	800246a <__aeabi_ddiv+0x556>
 800232c:	4284      	cmp	r4, r0
 800232e:	d200      	bcs.n	8002332 <__aeabi_ddiv+0x41e>
 8002330:	e0e1      	b.n	80024f6 <__aeabi_ddiv+0x5e2>
 8002332:	d100      	bne.n	8002336 <__aeabi_ddiv+0x422>
 8002334:	e0ee      	b.n	8002514 <__aeabi_ddiv+0x600>
 8002336:	000a      	movs	r2, r1
 8002338:	e7ca      	b.n	80022d0 <__aeabi_ddiv+0x3bc>
 800233a:	4542      	cmp	r2, r8
 800233c:	d900      	bls.n	8002340 <__aeabi_ddiv+0x42c>
 800233e:	e708      	b.n	8002152 <__aeabi_ddiv+0x23e>
 8002340:	464b      	mov	r3, r9
 8002342:	07dc      	lsls	r4, r3, #31
 8002344:	0858      	lsrs	r0, r3, #1
 8002346:	4643      	mov	r3, r8
 8002348:	085b      	lsrs	r3, r3, #1
 800234a:	431c      	orrs	r4, r3
 800234c:	4643      	mov	r3, r8
 800234e:	07dd      	lsls	r5, r3, #31
 8002350:	e706      	b.n	8002160 <__aeabi_ddiv+0x24c>
 8002352:	f001 fa83 	bl	800385c <__clzsi2>
 8002356:	2315      	movs	r3, #21
 8002358:	469c      	mov	ip, r3
 800235a:	4484      	add	ip, r0
 800235c:	0002      	movs	r2, r0
 800235e:	4663      	mov	r3, ip
 8002360:	3220      	adds	r2, #32
 8002362:	2b1c      	cmp	r3, #28
 8002364:	dc00      	bgt.n	8002368 <__aeabi_ddiv+0x454>
 8002366:	e692      	b.n	800208e <__aeabi_ddiv+0x17a>
 8002368:	0023      	movs	r3, r4
 800236a:	3808      	subs	r0, #8
 800236c:	4083      	lsls	r3, r0
 800236e:	4699      	mov	r9, r3
 8002370:	2300      	movs	r3, #0
 8002372:	4698      	mov	r8, r3
 8002374:	e69a      	b.n	80020ac <__aeabi_ddiv+0x198>
 8002376:	f001 fa71 	bl	800385c <__clzsi2>
 800237a:	0002      	movs	r2, r0
 800237c:	0003      	movs	r3, r0
 800237e:	3215      	adds	r2, #21
 8002380:	3320      	adds	r3, #32
 8002382:	2a1c      	cmp	r2, #28
 8002384:	dc00      	bgt.n	8002388 <__aeabi_ddiv+0x474>
 8002386:	e65f      	b.n	8002048 <__aeabi_ddiv+0x134>
 8002388:	9900      	ldr	r1, [sp, #0]
 800238a:	3808      	subs	r0, #8
 800238c:	4081      	lsls	r1, r0
 800238e:	2200      	movs	r2, #0
 8002390:	468b      	mov	fp, r1
 8002392:	e666      	b.n	8002062 <__aeabi_ddiv+0x14e>
 8002394:	2200      	movs	r2, #0
 8002396:	002e      	movs	r6, r5
 8002398:	2400      	movs	r4, #0
 800239a:	4690      	mov	r8, r2
 800239c:	4b65      	ldr	r3, [pc, #404]	@ (8002534 <__aeabi_ddiv+0x620>)
 800239e:	e625      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80023a0:	002e      	movs	r6, r5
 80023a2:	2101      	movs	r1, #1
 80023a4:	1ac9      	subs	r1, r1, r3
 80023a6:	2938      	cmp	r1, #56	@ 0x38
 80023a8:	dd00      	ble.n	80023ac <__aeabi_ddiv+0x498>
 80023aa:	e61b      	b.n	8001fe4 <__aeabi_ddiv+0xd0>
 80023ac:	291f      	cmp	r1, #31
 80023ae:	dc7e      	bgt.n	80024ae <__aeabi_ddiv+0x59a>
 80023b0:	4861      	ldr	r0, [pc, #388]	@ (8002538 <__aeabi_ddiv+0x624>)
 80023b2:	0014      	movs	r4, r2
 80023b4:	4450      	add	r0, sl
 80023b6:	465b      	mov	r3, fp
 80023b8:	4082      	lsls	r2, r0
 80023ba:	4083      	lsls	r3, r0
 80023bc:	40cc      	lsrs	r4, r1
 80023be:	1e50      	subs	r0, r2, #1
 80023c0:	4182      	sbcs	r2, r0
 80023c2:	4323      	orrs	r3, r4
 80023c4:	431a      	orrs	r2, r3
 80023c6:	465b      	mov	r3, fp
 80023c8:	40cb      	lsrs	r3, r1
 80023ca:	0751      	lsls	r1, r2, #29
 80023cc:	d009      	beq.n	80023e2 <__aeabi_ddiv+0x4ce>
 80023ce:	210f      	movs	r1, #15
 80023d0:	4011      	ands	r1, r2
 80023d2:	2904      	cmp	r1, #4
 80023d4:	d005      	beq.n	80023e2 <__aeabi_ddiv+0x4ce>
 80023d6:	1d11      	adds	r1, r2, #4
 80023d8:	4291      	cmp	r1, r2
 80023da:	4192      	sbcs	r2, r2
 80023dc:	4252      	negs	r2, r2
 80023de:	189b      	adds	r3, r3, r2
 80023e0:	000a      	movs	r2, r1
 80023e2:	0219      	lsls	r1, r3, #8
 80023e4:	d400      	bmi.n	80023e8 <__aeabi_ddiv+0x4d4>
 80023e6:	e09b      	b.n	8002520 <__aeabi_ddiv+0x60c>
 80023e8:	2200      	movs	r2, #0
 80023ea:	2301      	movs	r3, #1
 80023ec:	2400      	movs	r4, #0
 80023ee:	4690      	mov	r8, r2
 80023f0:	e5fc      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80023f2:	210f      	movs	r1, #15
 80023f4:	4011      	ands	r1, r2
 80023f6:	2904      	cmp	r1, #4
 80023f8:	d100      	bne.n	80023fc <__aeabi_ddiv+0x4e8>
 80023fa:	e773      	b.n	80022e4 <__aeabi_ddiv+0x3d0>
 80023fc:	1d11      	adds	r1, r2, #4
 80023fe:	4291      	cmp	r1, r2
 8002400:	4192      	sbcs	r2, r2
 8002402:	4252      	negs	r2, r2
 8002404:	002e      	movs	r6, r5
 8002406:	08c9      	lsrs	r1, r1, #3
 8002408:	4493      	add	fp, r2
 800240a:	e76d      	b.n	80022e8 <__aeabi_ddiv+0x3d4>
 800240c:	9b00      	ldr	r3, [sp, #0]
 800240e:	3d01      	subs	r5, #1
 8002410:	469c      	mov	ip, r3
 8002412:	4461      	add	r1, ip
 8002414:	428b      	cmp	r3, r1
 8002416:	d900      	bls.n	800241a <__aeabi_ddiv+0x506>
 8002418:	e72c      	b.n	8002274 <__aeabi_ddiv+0x360>
 800241a:	428a      	cmp	r2, r1
 800241c:	d800      	bhi.n	8002420 <__aeabi_ddiv+0x50c>
 800241e:	e729      	b.n	8002274 <__aeabi_ddiv+0x360>
 8002420:	1e85      	subs	r5, r0, #2
 8002422:	4461      	add	r1, ip
 8002424:	e726      	b.n	8002274 <__aeabi_ddiv+0x360>
 8002426:	9900      	ldr	r1, [sp, #0]
 8002428:	3b01      	subs	r3, #1
 800242a:	468c      	mov	ip, r1
 800242c:	4464      	add	r4, ip
 800242e:	42a1      	cmp	r1, r4
 8002430:	d900      	bls.n	8002434 <__aeabi_ddiv+0x520>
 8002432:	e72d      	b.n	8002290 <__aeabi_ddiv+0x37c>
 8002434:	42a2      	cmp	r2, r4
 8002436:	d800      	bhi.n	800243a <__aeabi_ddiv+0x526>
 8002438:	e72a      	b.n	8002290 <__aeabi_ddiv+0x37c>
 800243a:	1e83      	subs	r3, r0, #2
 800243c:	4464      	add	r4, ip
 800243e:	e727      	b.n	8002290 <__aeabi_ddiv+0x37c>
 8002440:	4287      	cmp	r7, r0
 8002442:	d000      	beq.n	8002446 <__aeabi_ddiv+0x532>
 8002444:	e6fe      	b.n	8002244 <__aeabi_ddiv+0x330>
 8002446:	45a9      	cmp	r9, r5
 8002448:	d900      	bls.n	800244c <__aeabi_ddiv+0x538>
 800244a:	e6fb      	b.n	8002244 <__aeabi_ddiv+0x330>
 800244c:	e6f5      	b.n	800223a <__aeabi_ddiv+0x326>
 800244e:	42a2      	cmp	r2, r4
 8002450:	d800      	bhi.n	8002454 <__aeabi_ddiv+0x540>
 8002452:	e6b9      	b.n	80021c8 <__aeabi_ddiv+0x2b4>
 8002454:	1e83      	subs	r3, r0, #2
 8002456:	4464      	add	r4, ip
 8002458:	e6b6      	b.n	80021c8 <__aeabi_ddiv+0x2b4>
 800245a:	428a      	cmp	r2, r1
 800245c:	d800      	bhi.n	8002460 <__aeabi_ddiv+0x54c>
 800245e:	e69f      	b.n	80021a0 <__aeabi_ddiv+0x28c>
 8002460:	46bc      	mov	ip, r7
 8002462:	1e83      	subs	r3, r0, #2
 8002464:	4698      	mov	r8, r3
 8002466:	4461      	add	r1, ip
 8002468:	e69a      	b.n	80021a0 <__aeabi_ddiv+0x28c>
 800246a:	000a      	movs	r2, r1
 800246c:	4284      	cmp	r4, r0
 800246e:	d000      	beq.n	8002472 <__aeabi_ddiv+0x55e>
 8002470:	e72e      	b.n	80022d0 <__aeabi_ddiv+0x3bc>
 8002472:	454b      	cmp	r3, r9
 8002474:	d000      	beq.n	8002478 <__aeabi_ddiv+0x564>
 8002476:	e72b      	b.n	80022d0 <__aeabi_ddiv+0x3bc>
 8002478:	0035      	movs	r5, r6
 800247a:	e72c      	b.n	80022d6 <__aeabi_ddiv+0x3c2>
 800247c:	4b2a      	ldr	r3, [pc, #168]	@ (8002528 <__aeabi_ddiv+0x614>)
 800247e:	4a2f      	ldr	r2, [pc, #188]	@ (800253c <__aeabi_ddiv+0x628>)
 8002480:	4453      	add	r3, sl
 8002482:	4592      	cmp	sl, r2
 8002484:	db43      	blt.n	800250e <__aeabi_ddiv+0x5fa>
 8002486:	2201      	movs	r2, #1
 8002488:	2100      	movs	r1, #0
 800248a:	4493      	add	fp, r2
 800248c:	e72c      	b.n	80022e8 <__aeabi_ddiv+0x3d4>
 800248e:	42ac      	cmp	r4, r5
 8002490:	d800      	bhi.n	8002494 <__aeabi_ddiv+0x580>
 8002492:	e6d7      	b.n	8002244 <__aeabi_ddiv+0x330>
 8002494:	2302      	movs	r3, #2
 8002496:	425b      	negs	r3, r3
 8002498:	469c      	mov	ip, r3
 800249a:	9900      	ldr	r1, [sp, #0]
 800249c:	444d      	add	r5, r9
 800249e:	454d      	cmp	r5, r9
 80024a0:	419b      	sbcs	r3, r3
 80024a2:	44e3      	add	fp, ip
 80024a4:	468c      	mov	ip, r1
 80024a6:	425b      	negs	r3, r3
 80024a8:	4463      	add	r3, ip
 80024aa:	18c0      	adds	r0, r0, r3
 80024ac:	e6cc      	b.n	8002248 <__aeabi_ddiv+0x334>
 80024ae:	201f      	movs	r0, #31
 80024b0:	4240      	negs	r0, r0
 80024b2:	1ac3      	subs	r3, r0, r3
 80024b4:	4658      	mov	r0, fp
 80024b6:	40d8      	lsrs	r0, r3
 80024b8:	2920      	cmp	r1, #32
 80024ba:	d004      	beq.n	80024c6 <__aeabi_ddiv+0x5b2>
 80024bc:	4659      	mov	r1, fp
 80024be:	4b20      	ldr	r3, [pc, #128]	@ (8002540 <__aeabi_ddiv+0x62c>)
 80024c0:	4453      	add	r3, sl
 80024c2:	4099      	lsls	r1, r3
 80024c4:	430a      	orrs	r2, r1
 80024c6:	1e53      	subs	r3, r2, #1
 80024c8:	419a      	sbcs	r2, r3
 80024ca:	2307      	movs	r3, #7
 80024cc:	0019      	movs	r1, r3
 80024ce:	4302      	orrs	r2, r0
 80024d0:	2400      	movs	r4, #0
 80024d2:	4011      	ands	r1, r2
 80024d4:	4213      	tst	r3, r2
 80024d6:	d009      	beq.n	80024ec <__aeabi_ddiv+0x5d8>
 80024d8:	3308      	adds	r3, #8
 80024da:	4013      	ands	r3, r2
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d01d      	beq.n	800251c <__aeabi_ddiv+0x608>
 80024e0:	1d13      	adds	r3, r2, #4
 80024e2:	4293      	cmp	r3, r2
 80024e4:	4189      	sbcs	r1, r1
 80024e6:	001a      	movs	r2, r3
 80024e8:	4249      	negs	r1, r1
 80024ea:	0749      	lsls	r1, r1, #29
 80024ec:	08d2      	lsrs	r2, r2, #3
 80024ee:	430a      	orrs	r2, r1
 80024f0:	4690      	mov	r8, r2
 80024f2:	2300      	movs	r3, #0
 80024f4:	e57a      	b.n	8001fec <__aeabi_ddiv+0xd8>
 80024f6:	4649      	mov	r1, r9
 80024f8:	9f00      	ldr	r7, [sp, #0]
 80024fa:	004d      	lsls	r5, r1, #1
 80024fc:	454d      	cmp	r5, r9
 80024fe:	4189      	sbcs	r1, r1
 8002500:	46bc      	mov	ip, r7
 8002502:	4249      	negs	r1, r1
 8002504:	4461      	add	r1, ip
 8002506:	46a9      	mov	r9, r5
 8002508:	3a02      	subs	r2, #2
 800250a:	1864      	adds	r4, r4, r1
 800250c:	e7ae      	b.n	800246c <__aeabi_ddiv+0x558>
 800250e:	2201      	movs	r2, #1
 8002510:	4252      	negs	r2, r2
 8002512:	e746      	b.n	80023a2 <__aeabi_ddiv+0x48e>
 8002514:	4599      	cmp	r9, r3
 8002516:	d3ee      	bcc.n	80024f6 <__aeabi_ddiv+0x5e2>
 8002518:	000a      	movs	r2, r1
 800251a:	e7aa      	b.n	8002472 <__aeabi_ddiv+0x55e>
 800251c:	2100      	movs	r1, #0
 800251e:	e7e5      	b.n	80024ec <__aeabi_ddiv+0x5d8>
 8002520:	0759      	lsls	r1, r3, #29
 8002522:	025b      	lsls	r3, r3, #9
 8002524:	0b1c      	lsrs	r4, r3, #12
 8002526:	e7e1      	b.n	80024ec <__aeabi_ddiv+0x5d8>
 8002528:	000003ff 	.word	0x000003ff
 800252c:	feffffff 	.word	0xfeffffff
 8002530:	000007fe 	.word	0x000007fe
 8002534:	000007ff 	.word	0x000007ff
 8002538:	0000041e 	.word	0x0000041e
 800253c:	fffffc02 	.word	0xfffffc02
 8002540:	0000043e 	.word	0x0000043e

08002544 <__eqdf2>:
 8002544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002546:	4657      	mov	r7, sl
 8002548:	46de      	mov	lr, fp
 800254a:	464e      	mov	r6, r9
 800254c:	4645      	mov	r5, r8
 800254e:	b5e0      	push	{r5, r6, r7, lr}
 8002550:	000d      	movs	r5, r1
 8002552:	0004      	movs	r4, r0
 8002554:	0fe8      	lsrs	r0, r5, #31
 8002556:	4683      	mov	fp, r0
 8002558:	0309      	lsls	r1, r1, #12
 800255a:	0fd8      	lsrs	r0, r3, #31
 800255c:	0b09      	lsrs	r1, r1, #12
 800255e:	4682      	mov	sl, r0
 8002560:	4819      	ldr	r0, [pc, #100]	@ (80025c8 <__eqdf2+0x84>)
 8002562:	468c      	mov	ip, r1
 8002564:	031f      	lsls	r7, r3, #12
 8002566:	0069      	lsls	r1, r5, #1
 8002568:	005e      	lsls	r6, r3, #1
 800256a:	0d49      	lsrs	r1, r1, #21
 800256c:	0b3f      	lsrs	r7, r7, #12
 800256e:	0d76      	lsrs	r6, r6, #21
 8002570:	4281      	cmp	r1, r0
 8002572:	d018      	beq.n	80025a6 <__eqdf2+0x62>
 8002574:	4286      	cmp	r6, r0
 8002576:	d00f      	beq.n	8002598 <__eqdf2+0x54>
 8002578:	2001      	movs	r0, #1
 800257a:	42b1      	cmp	r1, r6
 800257c:	d10d      	bne.n	800259a <__eqdf2+0x56>
 800257e:	45bc      	cmp	ip, r7
 8002580:	d10b      	bne.n	800259a <__eqdf2+0x56>
 8002582:	4294      	cmp	r4, r2
 8002584:	d109      	bne.n	800259a <__eqdf2+0x56>
 8002586:	45d3      	cmp	fp, sl
 8002588:	d01c      	beq.n	80025c4 <__eqdf2+0x80>
 800258a:	2900      	cmp	r1, #0
 800258c:	d105      	bne.n	800259a <__eqdf2+0x56>
 800258e:	4660      	mov	r0, ip
 8002590:	4320      	orrs	r0, r4
 8002592:	1e43      	subs	r3, r0, #1
 8002594:	4198      	sbcs	r0, r3
 8002596:	e000      	b.n	800259a <__eqdf2+0x56>
 8002598:	2001      	movs	r0, #1
 800259a:	bcf0      	pop	{r4, r5, r6, r7}
 800259c:	46bb      	mov	fp, r7
 800259e:	46b2      	mov	sl, r6
 80025a0:	46a9      	mov	r9, r5
 80025a2:	46a0      	mov	r8, r4
 80025a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025a6:	2001      	movs	r0, #1
 80025a8:	428e      	cmp	r6, r1
 80025aa:	d1f6      	bne.n	800259a <__eqdf2+0x56>
 80025ac:	4661      	mov	r1, ip
 80025ae:	4339      	orrs	r1, r7
 80025b0:	000f      	movs	r7, r1
 80025b2:	4317      	orrs	r7, r2
 80025b4:	4327      	orrs	r7, r4
 80025b6:	d1f0      	bne.n	800259a <__eqdf2+0x56>
 80025b8:	465b      	mov	r3, fp
 80025ba:	4652      	mov	r2, sl
 80025bc:	1a98      	subs	r0, r3, r2
 80025be:	1e43      	subs	r3, r0, #1
 80025c0:	4198      	sbcs	r0, r3
 80025c2:	e7ea      	b.n	800259a <__eqdf2+0x56>
 80025c4:	2000      	movs	r0, #0
 80025c6:	e7e8      	b.n	800259a <__eqdf2+0x56>
 80025c8:	000007ff 	.word	0x000007ff

080025cc <__gedf2>:
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	4657      	mov	r7, sl
 80025d0:	464e      	mov	r6, r9
 80025d2:	4645      	mov	r5, r8
 80025d4:	46de      	mov	lr, fp
 80025d6:	b5e0      	push	{r5, r6, r7, lr}
 80025d8:	000d      	movs	r5, r1
 80025da:	030e      	lsls	r6, r1, #12
 80025dc:	0049      	lsls	r1, r1, #1
 80025de:	0d49      	lsrs	r1, r1, #21
 80025e0:	468a      	mov	sl, r1
 80025e2:	0fdf      	lsrs	r7, r3, #31
 80025e4:	0fe9      	lsrs	r1, r5, #31
 80025e6:	46bc      	mov	ip, r7
 80025e8:	b083      	sub	sp, #12
 80025ea:	4f2f      	ldr	r7, [pc, #188]	@ (80026a8 <__gedf2+0xdc>)
 80025ec:	0004      	movs	r4, r0
 80025ee:	4680      	mov	r8, r0
 80025f0:	9101      	str	r1, [sp, #4]
 80025f2:	0058      	lsls	r0, r3, #1
 80025f4:	0319      	lsls	r1, r3, #12
 80025f6:	4691      	mov	r9, r2
 80025f8:	0b36      	lsrs	r6, r6, #12
 80025fa:	0b09      	lsrs	r1, r1, #12
 80025fc:	0d40      	lsrs	r0, r0, #21
 80025fe:	45ba      	cmp	sl, r7
 8002600:	d01d      	beq.n	800263e <__gedf2+0x72>
 8002602:	42b8      	cmp	r0, r7
 8002604:	d00d      	beq.n	8002622 <__gedf2+0x56>
 8002606:	4657      	mov	r7, sl
 8002608:	2f00      	cmp	r7, #0
 800260a:	d12a      	bne.n	8002662 <__gedf2+0x96>
 800260c:	4334      	orrs	r4, r6
 800260e:	2800      	cmp	r0, #0
 8002610:	d124      	bne.n	800265c <__gedf2+0x90>
 8002612:	430a      	orrs	r2, r1
 8002614:	d036      	beq.n	8002684 <__gedf2+0xb8>
 8002616:	2c00      	cmp	r4, #0
 8002618:	d141      	bne.n	800269e <__gedf2+0xd2>
 800261a:	4663      	mov	r3, ip
 800261c:	0058      	lsls	r0, r3, #1
 800261e:	3801      	subs	r0, #1
 8002620:	e015      	b.n	800264e <__gedf2+0x82>
 8002622:	4311      	orrs	r1, r2
 8002624:	d138      	bne.n	8002698 <__gedf2+0xcc>
 8002626:	4653      	mov	r3, sl
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <__gedf2+0x64>
 800262c:	4326      	orrs	r6, r4
 800262e:	d0f4      	beq.n	800261a <__gedf2+0x4e>
 8002630:	9b01      	ldr	r3, [sp, #4]
 8002632:	4563      	cmp	r3, ip
 8002634:	d107      	bne.n	8002646 <__gedf2+0x7a>
 8002636:	9b01      	ldr	r3, [sp, #4]
 8002638:	0058      	lsls	r0, r3, #1
 800263a:	3801      	subs	r0, #1
 800263c:	e007      	b.n	800264e <__gedf2+0x82>
 800263e:	4326      	orrs	r6, r4
 8002640:	d12a      	bne.n	8002698 <__gedf2+0xcc>
 8002642:	4550      	cmp	r0, sl
 8002644:	d021      	beq.n	800268a <__gedf2+0xbe>
 8002646:	2001      	movs	r0, #1
 8002648:	9b01      	ldr	r3, [sp, #4]
 800264a:	425f      	negs	r7, r3
 800264c:	4338      	orrs	r0, r7
 800264e:	b003      	add	sp, #12
 8002650:	bcf0      	pop	{r4, r5, r6, r7}
 8002652:	46bb      	mov	fp, r7
 8002654:	46b2      	mov	sl, r6
 8002656:	46a9      	mov	r9, r5
 8002658:	46a0      	mov	r8, r4
 800265a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800265c:	2c00      	cmp	r4, #0
 800265e:	d0dc      	beq.n	800261a <__gedf2+0x4e>
 8002660:	e7e6      	b.n	8002630 <__gedf2+0x64>
 8002662:	2800      	cmp	r0, #0
 8002664:	d0ef      	beq.n	8002646 <__gedf2+0x7a>
 8002666:	9b01      	ldr	r3, [sp, #4]
 8002668:	4563      	cmp	r3, ip
 800266a:	d1ec      	bne.n	8002646 <__gedf2+0x7a>
 800266c:	4582      	cmp	sl, r0
 800266e:	dcea      	bgt.n	8002646 <__gedf2+0x7a>
 8002670:	dbe1      	blt.n	8002636 <__gedf2+0x6a>
 8002672:	428e      	cmp	r6, r1
 8002674:	d8e7      	bhi.n	8002646 <__gedf2+0x7a>
 8002676:	d1de      	bne.n	8002636 <__gedf2+0x6a>
 8002678:	45c8      	cmp	r8, r9
 800267a:	d8e4      	bhi.n	8002646 <__gedf2+0x7a>
 800267c:	2000      	movs	r0, #0
 800267e:	45c8      	cmp	r8, r9
 8002680:	d2e5      	bcs.n	800264e <__gedf2+0x82>
 8002682:	e7d8      	b.n	8002636 <__gedf2+0x6a>
 8002684:	2c00      	cmp	r4, #0
 8002686:	d0e2      	beq.n	800264e <__gedf2+0x82>
 8002688:	e7dd      	b.n	8002646 <__gedf2+0x7a>
 800268a:	4311      	orrs	r1, r2
 800268c:	d104      	bne.n	8002698 <__gedf2+0xcc>
 800268e:	9b01      	ldr	r3, [sp, #4]
 8002690:	4563      	cmp	r3, ip
 8002692:	d1d8      	bne.n	8002646 <__gedf2+0x7a>
 8002694:	2000      	movs	r0, #0
 8002696:	e7da      	b.n	800264e <__gedf2+0x82>
 8002698:	2002      	movs	r0, #2
 800269a:	4240      	negs	r0, r0
 800269c:	e7d7      	b.n	800264e <__gedf2+0x82>
 800269e:	9b01      	ldr	r3, [sp, #4]
 80026a0:	4563      	cmp	r3, ip
 80026a2:	d0e6      	beq.n	8002672 <__gedf2+0xa6>
 80026a4:	e7cf      	b.n	8002646 <__gedf2+0x7a>
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	000007ff 	.word	0x000007ff

080026ac <__ledf2>:
 80026ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ae:	4657      	mov	r7, sl
 80026b0:	464e      	mov	r6, r9
 80026b2:	4645      	mov	r5, r8
 80026b4:	46de      	mov	lr, fp
 80026b6:	b5e0      	push	{r5, r6, r7, lr}
 80026b8:	000d      	movs	r5, r1
 80026ba:	030e      	lsls	r6, r1, #12
 80026bc:	0049      	lsls	r1, r1, #1
 80026be:	0d49      	lsrs	r1, r1, #21
 80026c0:	468a      	mov	sl, r1
 80026c2:	0fdf      	lsrs	r7, r3, #31
 80026c4:	0fe9      	lsrs	r1, r5, #31
 80026c6:	46bc      	mov	ip, r7
 80026c8:	b083      	sub	sp, #12
 80026ca:	4f2e      	ldr	r7, [pc, #184]	@ (8002784 <__ledf2+0xd8>)
 80026cc:	0004      	movs	r4, r0
 80026ce:	4680      	mov	r8, r0
 80026d0:	9101      	str	r1, [sp, #4]
 80026d2:	0058      	lsls	r0, r3, #1
 80026d4:	0319      	lsls	r1, r3, #12
 80026d6:	4691      	mov	r9, r2
 80026d8:	0b36      	lsrs	r6, r6, #12
 80026da:	0b09      	lsrs	r1, r1, #12
 80026dc:	0d40      	lsrs	r0, r0, #21
 80026de:	45ba      	cmp	sl, r7
 80026e0:	d01e      	beq.n	8002720 <__ledf2+0x74>
 80026e2:	42b8      	cmp	r0, r7
 80026e4:	d00d      	beq.n	8002702 <__ledf2+0x56>
 80026e6:	4657      	mov	r7, sl
 80026e8:	2f00      	cmp	r7, #0
 80026ea:	d127      	bne.n	800273c <__ledf2+0x90>
 80026ec:	4334      	orrs	r4, r6
 80026ee:	2800      	cmp	r0, #0
 80026f0:	d133      	bne.n	800275a <__ledf2+0xae>
 80026f2:	430a      	orrs	r2, r1
 80026f4:	d034      	beq.n	8002760 <__ledf2+0xb4>
 80026f6:	2c00      	cmp	r4, #0
 80026f8:	d140      	bne.n	800277c <__ledf2+0xd0>
 80026fa:	4663      	mov	r3, ip
 80026fc:	0058      	lsls	r0, r3, #1
 80026fe:	3801      	subs	r0, #1
 8002700:	e015      	b.n	800272e <__ledf2+0x82>
 8002702:	4311      	orrs	r1, r2
 8002704:	d112      	bne.n	800272c <__ledf2+0x80>
 8002706:	4653      	mov	r3, sl
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <__ledf2+0x64>
 800270c:	4326      	orrs	r6, r4
 800270e:	d0f4      	beq.n	80026fa <__ledf2+0x4e>
 8002710:	9b01      	ldr	r3, [sp, #4]
 8002712:	4563      	cmp	r3, ip
 8002714:	d01d      	beq.n	8002752 <__ledf2+0xa6>
 8002716:	2001      	movs	r0, #1
 8002718:	9b01      	ldr	r3, [sp, #4]
 800271a:	425f      	negs	r7, r3
 800271c:	4338      	orrs	r0, r7
 800271e:	e006      	b.n	800272e <__ledf2+0x82>
 8002720:	4326      	orrs	r6, r4
 8002722:	d103      	bne.n	800272c <__ledf2+0x80>
 8002724:	4550      	cmp	r0, sl
 8002726:	d1f6      	bne.n	8002716 <__ledf2+0x6a>
 8002728:	4311      	orrs	r1, r2
 800272a:	d01c      	beq.n	8002766 <__ledf2+0xba>
 800272c:	2002      	movs	r0, #2
 800272e:	b003      	add	sp, #12
 8002730:	bcf0      	pop	{r4, r5, r6, r7}
 8002732:	46bb      	mov	fp, r7
 8002734:	46b2      	mov	sl, r6
 8002736:	46a9      	mov	r9, r5
 8002738:	46a0      	mov	r8, r4
 800273a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800273c:	2800      	cmp	r0, #0
 800273e:	d0ea      	beq.n	8002716 <__ledf2+0x6a>
 8002740:	9b01      	ldr	r3, [sp, #4]
 8002742:	4563      	cmp	r3, ip
 8002744:	d1e7      	bne.n	8002716 <__ledf2+0x6a>
 8002746:	4582      	cmp	sl, r0
 8002748:	dce5      	bgt.n	8002716 <__ledf2+0x6a>
 800274a:	db02      	blt.n	8002752 <__ledf2+0xa6>
 800274c:	428e      	cmp	r6, r1
 800274e:	d8e2      	bhi.n	8002716 <__ledf2+0x6a>
 8002750:	d00e      	beq.n	8002770 <__ledf2+0xc4>
 8002752:	9b01      	ldr	r3, [sp, #4]
 8002754:	0058      	lsls	r0, r3, #1
 8002756:	3801      	subs	r0, #1
 8002758:	e7e9      	b.n	800272e <__ledf2+0x82>
 800275a:	2c00      	cmp	r4, #0
 800275c:	d0cd      	beq.n	80026fa <__ledf2+0x4e>
 800275e:	e7d7      	b.n	8002710 <__ledf2+0x64>
 8002760:	2c00      	cmp	r4, #0
 8002762:	d0e4      	beq.n	800272e <__ledf2+0x82>
 8002764:	e7d7      	b.n	8002716 <__ledf2+0x6a>
 8002766:	9b01      	ldr	r3, [sp, #4]
 8002768:	2000      	movs	r0, #0
 800276a:	4563      	cmp	r3, ip
 800276c:	d0df      	beq.n	800272e <__ledf2+0x82>
 800276e:	e7d2      	b.n	8002716 <__ledf2+0x6a>
 8002770:	45c8      	cmp	r8, r9
 8002772:	d8d0      	bhi.n	8002716 <__ledf2+0x6a>
 8002774:	2000      	movs	r0, #0
 8002776:	45c8      	cmp	r8, r9
 8002778:	d2d9      	bcs.n	800272e <__ledf2+0x82>
 800277a:	e7ea      	b.n	8002752 <__ledf2+0xa6>
 800277c:	9b01      	ldr	r3, [sp, #4]
 800277e:	4563      	cmp	r3, ip
 8002780:	d0e4      	beq.n	800274c <__ledf2+0xa0>
 8002782:	e7c8      	b.n	8002716 <__ledf2+0x6a>
 8002784:	000007ff 	.word	0x000007ff

08002788 <__aeabi_dmul>:
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	4657      	mov	r7, sl
 800278c:	464e      	mov	r6, r9
 800278e:	46de      	mov	lr, fp
 8002790:	4645      	mov	r5, r8
 8002792:	b5e0      	push	{r5, r6, r7, lr}
 8002794:	001f      	movs	r7, r3
 8002796:	030b      	lsls	r3, r1, #12
 8002798:	0b1b      	lsrs	r3, r3, #12
 800279a:	0016      	movs	r6, r2
 800279c:	469a      	mov	sl, r3
 800279e:	0fca      	lsrs	r2, r1, #31
 80027a0:	004b      	lsls	r3, r1, #1
 80027a2:	0004      	movs	r4, r0
 80027a4:	4691      	mov	r9, r2
 80027a6:	b085      	sub	sp, #20
 80027a8:	0d5b      	lsrs	r3, r3, #21
 80027aa:	d100      	bne.n	80027ae <__aeabi_dmul+0x26>
 80027ac:	e1cf      	b.n	8002b4e <__aeabi_dmul+0x3c6>
 80027ae:	4acd      	ldr	r2, [pc, #820]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d055      	beq.n	8002860 <__aeabi_dmul+0xd8>
 80027b4:	4651      	mov	r1, sl
 80027b6:	0f42      	lsrs	r2, r0, #29
 80027b8:	00c9      	lsls	r1, r1, #3
 80027ba:	430a      	orrs	r2, r1
 80027bc:	2180      	movs	r1, #128	@ 0x80
 80027be:	0409      	lsls	r1, r1, #16
 80027c0:	4311      	orrs	r1, r2
 80027c2:	00c2      	lsls	r2, r0, #3
 80027c4:	4690      	mov	r8, r2
 80027c6:	4ac8      	ldr	r2, [pc, #800]	@ (8002ae8 <__aeabi_dmul+0x360>)
 80027c8:	468a      	mov	sl, r1
 80027ca:	4693      	mov	fp, r2
 80027cc:	449b      	add	fp, r3
 80027ce:	2300      	movs	r3, #0
 80027d0:	2500      	movs	r5, #0
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	033c      	lsls	r4, r7, #12
 80027d6:	007b      	lsls	r3, r7, #1
 80027d8:	0ffa      	lsrs	r2, r7, #31
 80027da:	9601      	str	r6, [sp, #4]
 80027dc:	0b24      	lsrs	r4, r4, #12
 80027de:	0d5b      	lsrs	r3, r3, #21
 80027e0:	9200      	str	r2, [sp, #0]
 80027e2:	d100      	bne.n	80027e6 <__aeabi_dmul+0x5e>
 80027e4:	e188      	b.n	8002af8 <__aeabi_dmul+0x370>
 80027e6:	4abf      	ldr	r2, [pc, #764]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d100      	bne.n	80027ee <__aeabi_dmul+0x66>
 80027ec:	e092      	b.n	8002914 <__aeabi_dmul+0x18c>
 80027ee:	4abe      	ldr	r2, [pc, #760]	@ (8002ae8 <__aeabi_dmul+0x360>)
 80027f0:	4694      	mov	ip, r2
 80027f2:	4463      	add	r3, ip
 80027f4:	449b      	add	fp, r3
 80027f6:	2d0a      	cmp	r5, #10
 80027f8:	dc42      	bgt.n	8002880 <__aeabi_dmul+0xf8>
 80027fa:	00e4      	lsls	r4, r4, #3
 80027fc:	0f73      	lsrs	r3, r6, #29
 80027fe:	4323      	orrs	r3, r4
 8002800:	2480      	movs	r4, #128	@ 0x80
 8002802:	4649      	mov	r1, r9
 8002804:	0424      	lsls	r4, r4, #16
 8002806:	431c      	orrs	r4, r3
 8002808:	00f3      	lsls	r3, r6, #3
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	9b00      	ldr	r3, [sp, #0]
 800280e:	2000      	movs	r0, #0
 8002810:	4059      	eors	r1, r3
 8002812:	b2cb      	uxtb	r3, r1
 8002814:	9303      	str	r3, [sp, #12]
 8002816:	2d02      	cmp	r5, #2
 8002818:	dc00      	bgt.n	800281c <__aeabi_dmul+0x94>
 800281a:	e094      	b.n	8002946 <__aeabi_dmul+0x1be>
 800281c:	2301      	movs	r3, #1
 800281e:	40ab      	lsls	r3, r5
 8002820:	001d      	movs	r5, r3
 8002822:	23a6      	movs	r3, #166	@ 0xa6
 8002824:	002a      	movs	r2, r5
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	401a      	ands	r2, r3
 800282a:	421d      	tst	r5, r3
 800282c:	d000      	beq.n	8002830 <__aeabi_dmul+0xa8>
 800282e:	e229      	b.n	8002c84 <__aeabi_dmul+0x4fc>
 8002830:	2390      	movs	r3, #144	@ 0x90
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	421d      	tst	r5, r3
 8002836:	d100      	bne.n	800283a <__aeabi_dmul+0xb2>
 8002838:	e24d      	b.n	8002cd6 <__aeabi_dmul+0x54e>
 800283a:	2300      	movs	r3, #0
 800283c:	2480      	movs	r4, #128	@ 0x80
 800283e:	4699      	mov	r9, r3
 8002840:	0324      	lsls	r4, r4, #12
 8002842:	4ba8      	ldr	r3, [pc, #672]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 8002844:	0010      	movs	r0, r2
 8002846:	464a      	mov	r2, r9
 8002848:	051b      	lsls	r3, r3, #20
 800284a:	4323      	orrs	r3, r4
 800284c:	07d2      	lsls	r2, r2, #31
 800284e:	4313      	orrs	r3, r2
 8002850:	0019      	movs	r1, r3
 8002852:	b005      	add	sp, #20
 8002854:	bcf0      	pop	{r4, r5, r6, r7}
 8002856:	46bb      	mov	fp, r7
 8002858:	46b2      	mov	sl, r6
 800285a:	46a9      	mov	r9, r5
 800285c:	46a0      	mov	r8, r4
 800285e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002860:	4652      	mov	r2, sl
 8002862:	4302      	orrs	r2, r0
 8002864:	4690      	mov	r8, r2
 8002866:	d000      	beq.n	800286a <__aeabi_dmul+0xe2>
 8002868:	e1ac      	b.n	8002bc4 <__aeabi_dmul+0x43c>
 800286a:	469b      	mov	fp, r3
 800286c:	2302      	movs	r3, #2
 800286e:	4692      	mov	sl, r2
 8002870:	2508      	movs	r5, #8
 8002872:	9302      	str	r3, [sp, #8]
 8002874:	e7ae      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002876:	9b00      	ldr	r3, [sp, #0]
 8002878:	46a2      	mov	sl, r4
 800287a:	4699      	mov	r9, r3
 800287c:	9b01      	ldr	r3, [sp, #4]
 800287e:	4698      	mov	r8, r3
 8002880:	9b02      	ldr	r3, [sp, #8]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d100      	bne.n	8002888 <__aeabi_dmul+0x100>
 8002886:	e1ca      	b.n	8002c1e <__aeabi_dmul+0x496>
 8002888:	2b03      	cmp	r3, #3
 800288a:	d100      	bne.n	800288e <__aeabi_dmul+0x106>
 800288c:	e192      	b.n	8002bb4 <__aeabi_dmul+0x42c>
 800288e:	2b01      	cmp	r3, #1
 8002890:	d110      	bne.n	80028b4 <__aeabi_dmul+0x12c>
 8002892:	2300      	movs	r3, #0
 8002894:	2400      	movs	r4, #0
 8002896:	2200      	movs	r2, #0
 8002898:	e7d4      	b.n	8002844 <__aeabi_dmul+0xbc>
 800289a:	2201      	movs	r2, #1
 800289c:	087b      	lsrs	r3, r7, #1
 800289e:	403a      	ands	r2, r7
 80028a0:	4313      	orrs	r3, r2
 80028a2:	4652      	mov	r2, sl
 80028a4:	07d2      	lsls	r2, r2, #31
 80028a6:	4313      	orrs	r3, r2
 80028a8:	4698      	mov	r8, r3
 80028aa:	4653      	mov	r3, sl
 80028ac:	085b      	lsrs	r3, r3, #1
 80028ae:	469a      	mov	sl, r3
 80028b0:	9b03      	ldr	r3, [sp, #12]
 80028b2:	4699      	mov	r9, r3
 80028b4:	465b      	mov	r3, fp
 80028b6:	1c58      	adds	r0, r3, #1
 80028b8:	2380      	movs	r3, #128	@ 0x80
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	445b      	add	r3, fp
 80028be:	2b00      	cmp	r3, #0
 80028c0:	dc00      	bgt.n	80028c4 <__aeabi_dmul+0x13c>
 80028c2:	e1b1      	b.n	8002c28 <__aeabi_dmul+0x4a0>
 80028c4:	4642      	mov	r2, r8
 80028c6:	0752      	lsls	r2, r2, #29
 80028c8:	d00b      	beq.n	80028e2 <__aeabi_dmul+0x15a>
 80028ca:	220f      	movs	r2, #15
 80028cc:	4641      	mov	r1, r8
 80028ce:	400a      	ands	r2, r1
 80028d0:	2a04      	cmp	r2, #4
 80028d2:	d006      	beq.n	80028e2 <__aeabi_dmul+0x15a>
 80028d4:	4642      	mov	r2, r8
 80028d6:	1d11      	adds	r1, r2, #4
 80028d8:	4541      	cmp	r1, r8
 80028da:	4192      	sbcs	r2, r2
 80028dc:	4688      	mov	r8, r1
 80028de:	4252      	negs	r2, r2
 80028e0:	4492      	add	sl, r2
 80028e2:	4652      	mov	r2, sl
 80028e4:	01d2      	lsls	r2, r2, #7
 80028e6:	d506      	bpl.n	80028f6 <__aeabi_dmul+0x16e>
 80028e8:	4652      	mov	r2, sl
 80028ea:	4b80      	ldr	r3, [pc, #512]	@ (8002aec <__aeabi_dmul+0x364>)
 80028ec:	401a      	ands	r2, r3
 80028ee:	2380      	movs	r3, #128	@ 0x80
 80028f0:	4692      	mov	sl, r2
 80028f2:	00db      	lsls	r3, r3, #3
 80028f4:	18c3      	adds	r3, r0, r3
 80028f6:	4a7e      	ldr	r2, [pc, #504]	@ (8002af0 <__aeabi_dmul+0x368>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	dd00      	ble.n	80028fe <__aeabi_dmul+0x176>
 80028fc:	e18f      	b.n	8002c1e <__aeabi_dmul+0x496>
 80028fe:	4642      	mov	r2, r8
 8002900:	08d1      	lsrs	r1, r2, #3
 8002902:	4652      	mov	r2, sl
 8002904:	0752      	lsls	r2, r2, #29
 8002906:	430a      	orrs	r2, r1
 8002908:	4651      	mov	r1, sl
 800290a:	055b      	lsls	r3, r3, #21
 800290c:	024c      	lsls	r4, r1, #9
 800290e:	0b24      	lsrs	r4, r4, #12
 8002910:	0d5b      	lsrs	r3, r3, #21
 8002912:	e797      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002914:	4b73      	ldr	r3, [pc, #460]	@ (8002ae4 <__aeabi_dmul+0x35c>)
 8002916:	4326      	orrs	r6, r4
 8002918:	469c      	mov	ip, r3
 800291a:	44e3      	add	fp, ip
 800291c:	2e00      	cmp	r6, #0
 800291e:	d100      	bne.n	8002922 <__aeabi_dmul+0x19a>
 8002920:	e16f      	b.n	8002c02 <__aeabi_dmul+0x47a>
 8002922:	2303      	movs	r3, #3
 8002924:	4649      	mov	r1, r9
 8002926:	431d      	orrs	r5, r3
 8002928:	9b00      	ldr	r3, [sp, #0]
 800292a:	4059      	eors	r1, r3
 800292c:	b2cb      	uxtb	r3, r1
 800292e:	9303      	str	r3, [sp, #12]
 8002930:	2d0a      	cmp	r5, #10
 8002932:	dd00      	ble.n	8002936 <__aeabi_dmul+0x1ae>
 8002934:	e133      	b.n	8002b9e <__aeabi_dmul+0x416>
 8002936:	2301      	movs	r3, #1
 8002938:	40ab      	lsls	r3, r5
 800293a:	001d      	movs	r5, r3
 800293c:	2303      	movs	r3, #3
 800293e:	9302      	str	r3, [sp, #8]
 8002940:	2288      	movs	r2, #136	@ 0x88
 8002942:	422a      	tst	r2, r5
 8002944:	d197      	bne.n	8002876 <__aeabi_dmul+0xee>
 8002946:	4642      	mov	r2, r8
 8002948:	4643      	mov	r3, r8
 800294a:	0412      	lsls	r2, r2, #16
 800294c:	0c12      	lsrs	r2, r2, #16
 800294e:	0016      	movs	r6, r2
 8002950:	9801      	ldr	r0, [sp, #4]
 8002952:	0c1d      	lsrs	r5, r3, #16
 8002954:	0c03      	lsrs	r3, r0, #16
 8002956:	0400      	lsls	r0, r0, #16
 8002958:	0c00      	lsrs	r0, r0, #16
 800295a:	4346      	muls	r6, r0
 800295c:	46b4      	mov	ip, r6
 800295e:	001e      	movs	r6, r3
 8002960:	436e      	muls	r6, r5
 8002962:	9600      	str	r6, [sp, #0]
 8002964:	0016      	movs	r6, r2
 8002966:	0007      	movs	r7, r0
 8002968:	435e      	muls	r6, r3
 800296a:	4661      	mov	r1, ip
 800296c:	46b0      	mov	r8, r6
 800296e:	436f      	muls	r7, r5
 8002970:	0c0e      	lsrs	r6, r1, #16
 8002972:	44b8      	add	r8, r7
 8002974:	4446      	add	r6, r8
 8002976:	42b7      	cmp	r7, r6
 8002978:	d905      	bls.n	8002986 <__aeabi_dmul+0x1fe>
 800297a:	2180      	movs	r1, #128	@ 0x80
 800297c:	0249      	lsls	r1, r1, #9
 800297e:	4688      	mov	r8, r1
 8002980:	9f00      	ldr	r7, [sp, #0]
 8002982:	4447      	add	r7, r8
 8002984:	9700      	str	r7, [sp, #0]
 8002986:	4661      	mov	r1, ip
 8002988:	0409      	lsls	r1, r1, #16
 800298a:	0c09      	lsrs	r1, r1, #16
 800298c:	0c37      	lsrs	r7, r6, #16
 800298e:	0436      	lsls	r6, r6, #16
 8002990:	468c      	mov	ip, r1
 8002992:	0031      	movs	r1, r6
 8002994:	4461      	add	r1, ip
 8002996:	9101      	str	r1, [sp, #4]
 8002998:	0011      	movs	r1, r2
 800299a:	0c26      	lsrs	r6, r4, #16
 800299c:	0424      	lsls	r4, r4, #16
 800299e:	0c24      	lsrs	r4, r4, #16
 80029a0:	4361      	muls	r1, r4
 80029a2:	468c      	mov	ip, r1
 80029a4:	0021      	movs	r1, r4
 80029a6:	4369      	muls	r1, r5
 80029a8:	4689      	mov	r9, r1
 80029aa:	4661      	mov	r1, ip
 80029ac:	0c09      	lsrs	r1, r1, #16
 80029ae:	4688      	mov	r8, r1
 80029b0:	4372      	muls	r2, r6
 80029b2:	444a      	add	r2, r9
 80029b4:	4442      	add	r2, r8
 80029b6:	4375      	muls	r5, r6
 80029b8:	4591      	cmp	r9, r2
 80029ba:	d903      	bls.n	80029c4 <__aeabi_dmul+0x23c>
 80029bc:	2180      	movs	r1, #128	@ 0x80
 80029be:	0249      	lsls	r1, r1, #9
 80029c0:	4688      	mov	r8, r1
 80029c2:	4445      	add	r5, r8
 80029c4:	0c11      	lsrs	r1, r2, #16
 80029c6:	4688      	mov	r8, r1
 80029c8:	4661      	mov	r1, ip
 80029ca:	0409      	lsls	r1, r1, #16
 80029cc:	0c09      	lsrs	r1, r1, #16
 80029ce:	468c      	mov	ip, r1
 80029d0:	0412      	lsls	r2, r2, #16
 80029d2:	4462      	add	r2, ip
 80029d4:	18b9      	adds	r1, r7, r2
 80029d6:	9102      	str	r1, [sp, #8]
 80029d8:	4651      	mov	r1, sl
 80029da:	0c09      	lsrs	r1, r1, #16
 80029dc:	468c      	mov	ip, r1
 80029de:	4651      	mov	r1, sl
 80029e0:	040f      	lsls	r7, r1, #16
 80029e2:	0c3f      	lsrs	r7, r7, #16
 80029e4:	0039      	movs	r1, r7
 80029e6:	4341      	muls	r1, r0
 80029e8:	4445      	add	r5, r8
 80029ea:	4688      	mov	r8, r1
 80029ec:	4661      	mov	r1, ip
 80029ee:	4341      	muls	r1, r0
 80029f0:	468a      	mov	sl, r1
 80029f2:	4641      	mov	r1, r8
 80029f4:	4660      	mov	r0, ip
 80029f6:	0c09      	lsrs	r1, r1, #16
 80029f8:	4689      	mov	r9, r1
 80029fa:	4358      	muls	r0, r3
 80029fc:	437b      	muls	r3, r7
 80029fe:	4453      	add	r3, sl
 8002a00:	444b      	add	r3, r9
 8002a02:	459a      	cmp	sl, r3
 8002a04:	d903      	bls.n	8002a0e <__aeabi_dmul+0x286>
 8002a06:	2180      	movs	r1, #128	@ 0x80
 8002a08:	0249      	lsls	r1, r1, #9
 8002a0a:	4689      	mov	r9, r1
 8002a0c:	4448      	add	r0, r9
 8002a0e:	0c19      	lsrs	r1, r3, #16
 8002a10:	4689      	mov	r9, r1
 8002a12:	4641      	mov	r1, r8
 8002a14:	0409      	lsls	r1, r1, #16
 8002a16:	0c09      	lsrs	r1, r1, #16
 8002a18:	4688      	mov	r8, r1
 8002a1a:	0039      	movs	r1, r7
 8002a1c:	4361      	muls	r1, r4
 8002a1e:	041b      	lsls	r3, r3, #16
 8002a20:	4443      	add	r3, r8
 8002a22:	4688      	mov	r8, r1
 8002a24:	4661      	mov	r1, ip
 8002a26:	434c      	muls	r4, r1
 8002a28:	4371      	muls	r1, r6
 8002a2a:	468c      	mov	ip, r1
 8002a2c:	4641      	mov	r1, r8
 8002a2e:	4377      	muls	r7, r6
 8002a30:	0c0e      	lsrs	r6, r1, #16
 8002a32:	193f      	adds	r7, r7, r4
 8002a34:	19f6      	adds	r6, r6, r7
 8002a36:	4448      	add	r0, r9
 8002a38:	42b4      	cmp	r4, r6
 8002a3a:	d903      	bls.n	8002a44 <__aeabi_dmul+0x2bc>
 8002a3c:	2180      	movs	r1, #128	@ 0x80
 8002a3e:	0249      	lsls	r1, r1, #9
 8002a40:	4689      	mov	r9, r1
 8002a42:	44cc      	add	ip, r9
 8002a44:	9902      	ldr	r1, [sp, #8]
 8002a46:	9f00      	ldr	r7, [sp, #0]
 8002a48:	4689      	mov	r9, r1
 8002a4a:	0431      	lsls	r1, r6, #16
 8002a4c:	444f      	add	r7, r9
 8002a4e:	4689      	mov	r9, r1
 8002a50:	4641      	mov	r1, r8
 8002a52:	4297      	cmp	r7, r2
 8002a54:	4192      	sbcs	r2, r2
 8002a56:	040c      	lsls	r4, r1, #16
 8002a58:	0c24      	lsrs	r4, r4, #16
 8002a5a:	444c      	add	r4, r9
 8002a5c:	18ff      	adds	r7, r7, r3
 8002a5e:	4252      	negs	r2, r2
 8002a60:	1964      	adds	r4, r4, r5
 8002a62:	18a1      	adds	r1, r4, r2
 8002a64:	429f      	cmp	r7, r3
 8002a66:	419b      	sbcs	r3, r3
 8002a68:	4688      	mov	r8, r1
 8002a6a:	4682      	mov	sl, r0
 8002a6c:	425b      	negs	r3, r3
 8002a6e:	4699      	mov	r9, r3
 8002a70:	4590      	cmp	r8, r2
 8002a72:	4192      	sbcs	r2, r2
 8002a74:	42ac      	cmp	r4, r5
 8002a76:	41a4      	sbcs	r4, r4
 8002a78:	44c2      	add	sl, r8
 8002a7a:	44d1      	add	r9, sl
 8002a7c:	4252      	negs	r2, r2
 8002a7e:	4264      	negs	r4, r4
 8002a80:	4314      	orrs	r4, r2
 8002a82:	4599      	cmp	r9, r3
 8002a84:	419b      	sbcs	r3, r3
 8002a86:	4582      	cmp	sl, r0
 8002a88:	4192      	sbcs	r2, r2
 8002a8a:	425b      	negs	r3, r3
 8002a8c:	4252      	negs	r2, r2
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	464a      	mov	r2, r9
 8002a92:	0c36      	lsrs	r6, r6, #16
 8002a94:	19a4      	adds	r4, r4, r6
 8002a96:	18e3      	adds	r3, r4, r3
 8002a98:	4463      	add	r3, ip
 8002a9a:	025b      	lsls	r3, r3, #9
 8002a9c:	0dd2      	lsrs	r2, r2, #23
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	9901      	ldr	r1, [sp, #4]
 8002aa2:	4692      	mov	sl, r2
 8002aa4:	027a      	lsls	r2, r7, #9
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	1e50      	subs	r0, r2, #1
 8002aaa:	4182      	sbcs	r2, r0
 8002aac:	0dff      	lsrs	r7, r7, #23
 8002aae:	4317      	orrs	r7, r2
 8002ab0:	464a      	mov	r2, r9
 8002ab2:	0252      	lsls	r2, r2, #9
 8002ab4:	4317      	orrs	r7, r2
 8002ab6:	46b8      	mov	r8, r7
 8002ab8:	01db      	lsls	r3, r3, #7
 8002aba:	d500      	bpl.n	8002abe <__aeabi_dmul+0x336>
 8002abc:	e6ed      	b.n	800289a <__aeabi_dmul+0x112>
 8002abe:	4b0d      	ldr	r3, [pc, #52]	@ (8002af4 <__aeabi_dmul+0x36c>)
 8002ac0:	9a03      	ldr	r2, [sp, #12]
 8002ac2:	445b      	add	r3, fp
 8002ac4:	4691      	mov	r9, r2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	dc00      	bgt.n	8002acc <__aeabi_dmul+0x344>
 8002aca:	e0ac      	b.n	8002c26 <__aeabi_dmul+0x49e>
 8002acc:	003a      	movs	r2, r7
 8002ace:	0752      	lsls	r2, r2, #29
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dmul+0x34c>
 8002ad2:	e710      	b.n	80028f6 <__aeabi_dmul+0x16e>
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	4658      	mov	r0, fp
 8002ad8:	403a      	ands	r2, r7
 8002ada:	2a04      	cmp	r2, #4
 8002adc:	d000      	beq.n	8002ae0 <__aeabi_dmul+0x358>
 8002ade:	e6f9      	b.n	80028d4 <__aeabi_dmul+0x14c>
 8002ae0:	e709      	b.n	80028f6 <__aeabi_dmul+0x16e>
 8002ae2:	46c0      	nop			@ (mov r8, r8)
 8002ae4:	000007ff 	.word	0x000007ff
 8002ae8:	fffffc01 	.word	0xfffffc01
 8002aec:	feffffff 	.word	0xfeffffff
 8002af0:	000007fe 	.word	0x000007fe
 8002af4:	000003ff 	.word	0x000003ff
 8002af8:	0022      	movs	r2, r4
 8002afa:	4332      	orrs	r2, r6
 8002afc:	d06f      	beq.n	8002bde <__aeabi_dmul+0x456>
 8002afe:	2c00      	cmp	r4, #0
 8002b00:	d100      	bne.n	8002b04 <__aeabi_dmul+0x37c>
 8002b02:	e0c2      	b.n	8002c8a <__aeabi_dmul+0x502>
 8002b04:	0020      	movs	r0, r4
 8002b06:	f000 fea9 	bl	800385c <__clzsi2>
 8002b0a:	0002      	movs	r2, r0
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	3a0b      	subs	r2, #11
 8002b10:	201d      	movs	r0, #29
 8002b12:	1a82      	subs	r2, r0, r2
 8002b14:	0030      	movs	r0, r6
 8002b16:	0019      	movs	r1, r3
 8002b18:	40d0      	lsrs	r0, r2
 8002b1a:	3908      	subs	r1, #8
 8002b1c:	408c      	lsls	r4, r1
 8002b1e:	0002      	movs	r2, r0
 8002b20:	4322      	orrs	r2, r4
 8002b22:	0034      	movs	r4, r6
 8002b24:	408c      	lsls	r4, r1
 8002b26:	4659      	mov	r1, fp
 8002b28:	1acb      	subs	r3, r1, r3
 8002b2a:	4986      	ldr	r1, [pc, #536]	@ (8002d44 <__aeabi_dmul+0x5bc>)
 8002b2c:	468b      	mov	fp, r1
 8002b2e:	449b      	add	fp, r3
 8002b30:	2d0a      	cmp	r5, #10
 8002b32:	dd00      	ble.n	8002b36 <__aeabi_dmul+0x3ae>
 8002b34:	e6a4      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002b36:	4649      	mov	r1, r9
 8002b38:	9b00      	ldr	r3, [sp, #0]
 8002b3a:	9401      	str	r4, [sp, #4]
 8002b3c:	4059      	eors	r1, r3
 8002b3e:	b2cb      	uxtb	r3, r1
 8002b40:	0014      	movs	r4, r2
 8002b42:	2000      	movs	r0, #0
 8002b44:	9303      	str	r3, [sp, #12]
 8002b46:	2d02      	cmp	r5, #2
 8002b48:	dd00      	ble.n	8002b4c <__aeabi_dmul+0x3c4>
 8002b4a:	e667      	b.n	800281c <__aeabi_dmul+0x94>
 8002b4c:	e6fb      	b.n	8002946 <__aeabi_dmul+0x1be>
 8002b4e:	4653      	mov	r3, sl
 8002b50:	4303      	orrs	r3, r0
 8002b52:	4698      	mov	r8, r3
 8002b54:	d03c      	beq.n	8002bd0 <__aeabi_dmul+0x448>
 8002b56:	4653      	mov	r3, sl
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d100      	bne.n	8002b5e <__aeabi_dmul+0x3d6>
 8002b5c:	e0a3      	b.n	8002ca6 <__aeabi_dmul+0x51e>
 8002b5e:	4650      	mov	r0, sl
 8002b60:	f000 fe7c 	bl	800385c <__clzsi2>
 8002b64:	230b      	movs	r3, #11
 8002b66:	425b      	negs	r3, r3
 8002b68:	469c      	mov	ip, r3
 8002b6a:	0002      	movs	r2, r0
 8002b6c:	4484      	add	ip, r0
 8002b6e:	0011      	movs	r1, r2
 8002b70:	4650      	mov	r0, sl
 8002b72:	3908      	subs	r1, #8
 8002b74:	4088      	lsls	r0, r1
 8002b76:	231d      	movs	r3, #29
 8002b78:	4680      	mov	r8, r0
 8002b7a:	4660      	mov	r0, ip
 8002b7c:	1a1b      	subs	r3, r3, r0
 8002b7e:	0020      	movs	r0, r4
 8002b80:	40d8      	lsrs	r0, r3
 8002b82:	0003      	movs	r3, r0
 8002b84:	4640      	mov	r0, r8
 8002b86:	4303      	orrs	r3, r0
 8002b88:	469a      	mov	sl, r3
 8002b8a:	0023      	movs	r3, r4
 8002b8c:	408b      	lsls	r3, r1
 8002b8e:	4698      	mov	r8, r3
 8002b90:	4b6c      	ldr	r3, [pc, #432]	@ (8002d44 <__aeabi_dmul+0x5bc>)
 8002b92:	2500      	movs	r5, #0
 8002b94:	1a9b      	subs	r3, r3, r2
 8002b96:	469b      	mov	fp, r3
 8002b98:	2300      	movs	r3, #0
 8002b9a:	9302      	str	r3, [sp, #8]
 8002b9c:	e61a      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002b9e:	2d0f      	cmp	r5, #15
 8002ba0:	d000      	beq.n	8002ba4 <__aeabi_dmul+0x41c>
 8002ba2:	e0c9      	b.n	8002d38 <__aeabi_dmul+0x5b0>
 8002ba4:	2380      	movs	r3, #128	@ 0x80
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	031b      	lsls	r3, r3, #12
 8002baa:	421a      	tst	r2, r3
 8002bac:	d002      	beq.n	8002bb4 <__aeabi_dmul+0x42c>
 8002bae:	421c      	tst	r4, r3
 8002bb0:	d100      	bne.n	8002bb4 <__aeabi_dmul+0x42c>
 8002bb2:	e092      	b.n	8002cda <__aeabi_dmul+0x552>
 8002bb4:	2480      	movs	r4, #128	@ 0x80
 8002bb6:	4653      	mov	r3, sl
 8002bb8:	0324      	lsls	r4, r4, #12
 8002bba:	431c      	orrs	r4, r3
 8002bbc:	0324      	lsls	r4, r4, #12
 8002bbe:	4642      	mov	r2, r8
 8002bc0:	0b24      	lsrs	r4, r4, #12
 8002bc2:	e63e      	b.n	8002842 <__aeabi_dmul+0xba>
 8002bc4:	469b      	mov	fp, r3
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4680      	mov	r8, r0
 8002bca:	250c      	movs	r5, #12
 8002bcc:	9302      	str	r3, [sp, #8]
 8002bce:	e601      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	469a      	mov	sl, r3
 8002bd4:	469b      	mov	fp, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	2504      	movs	r5, #4
 8002bda:	9302      	str	r3, [sp, #8]
 8002bdc:	e5fa      	b.n	80027d4 <__aeabi_dmul+0x4c>
 8002bde:	2101      	movs	r1, #1
 8002be0:	430d      	orrs	r5, r1
 8002be2:	2d0a      	cmp	r5, #10
 8002be4:	dd00      	ble.n	8002be8 <__aeabi_dmul+0x460>
 8002be6:	e64b      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002be8:	4649      	mov	r1, r9
 8002bea:	9800      	ldr	r0, [sp, #0]
 8002bec:	4041      	eors	r1, r0
 8002bee:	b2c9      	uxtb	r1, r1
 8002bf0:	9103      	str	r1, [sp, #12]
 8002bf2:	2d02      	cmp	r5, #2
 8002bf4:	dc00      	bgt.n	8002bf8 <__aeabi_dmul+0x470>
 8002bf6:	e096      	b.n	8002d26 <__aeabi_dmul+0x59e>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	2400      	movs	r4, #0
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	9301      	str	r3, [sp, #4]
 8002c00:	e60c      	b.n	800281c <__aeabi_dmul+0x94>
 8002c02:	4649      	mov	r1, r9
 8002c04:	2302      	movs	r3, #2
 8002c06:	9a00      	ldr	r2, [sp, #0]
 8002c08:	432b      	orrs	r3, r5
 8002c0a:	4051      	eors	r1, r2
 8002c0c:	b2ca      	uxtb	r2, r1
 8002c0e:	9203      	str	r2, [sp, #12]
 8002c10:	2b0a      	cmp	r3, #10
 8002c12:	dd00      	ble.n	8002c16 <__aeabi_dmul+0x48e>
 8002c14:	e634      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002c16:	2d00      	cmp	r5, #0
 8002c18:	d157      	bne.n	8002cca <__aeabi_dmul+0x542>
 8002c1a:	9b03      	ldr	r3, [sp, #12]
 8002c1c:	4699      	mov	r9, r3
 8002c1e:	2400      	movs	r4, #0
 8002c20:	2200      	movs	r2, #0
 8002c22:	4b49      	ldr	r3, [pc, #292]	@ (8002d48 <__aeabi_dmul+0x5c0>)
 8002c24:	e60e      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002c26:	4658      	mov	r0, fp
 8002c28:	2101      	movs	r1, #1
 8002c2a:	1ac9      	subs	r1, r1, r3
 8002c2c:	2938      	cmp	r1, #56	@ 0x38
 8002c2e:	dd00      	ble.n	8002c32 <__aeabi_dmul+0x4aa>
 8002c30:	e62f      	b.n	8002892 <__aeabi_dmul+0x10a>
 8002c32:	291f      	cmp	r1, #31
 8002c34:	dd56      	ble.n	8002ce4 <__aeabi_dmul+0x55c>
 8002c36:	221f      	movs	r2, #31
 8002c38:	4654      	mov	r4, sl
 8002c3a:	4252      	negs	r2, r2
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	40dc      	lsrs	r4, r3
 8002c40:	2920      	cmp	r1, #32
 8002c42:	d007      	beq.n	8002c54 <__aeabi_dmul+0x4cc>
 8002c44:	4b41      	ldr	r3, [pc, #260]	@ (8002d4c <__aeabi_dmul+0x5c4>)
 8002c46:	4642      	mov	r2, r8
 8002c48:	469c      	mov	ip, r3
 8002c4a:	4653      	mov	r3, sl
 8002c4c:	4460      	add	r0, ip
 8002c4e:	4083      	lsls	r3, r0
 8002c50:	431a      	orrs	r2, r3
 8002c52:	4690      	mov	r8, r2
 8002c54:	4642      	mov	r2, r8
 8002c56:	2107      	movs	r1, #7
 8002c58:	1e53      	subs	r3, r2, #1
 8002c5a:	419a      	sbcs	r2, r3
 8002c5c:	000b      	movs	r3, r1
 8002c5e:	4322      	orrs	r2, r4
 8002c60:	4013      	ands	r3, r2
 8002c62:	2400      	movs	r4, #0
 8002c64:	4211      	tst	r1, r2
 8002c66:	d009      	beq.n	8002c7c <__aeabi_dmul+0x4f4>
 8002c68:	230f      	movs	r3, #15
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d05d      	beq.n	8002d2c <__aeabi_dmul+0x5a4>
 8002c70:	1d11      	adds	r1, r2, #4
 8002c72:	4291      	cmp	r1, r2
 8002c74:	419b      	sbcs	r3, r3
 8002c76:	000a      	movs	r2, r1
 8002c78:	425b      	negs	r3, r3
 8002c7a:	075b      	lsls	r3, r3, #29
 8002c7c:	08d2      	lsrs	r2, r2, #3
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	2300      	movs	r3, #0
 8002c82:	e5df      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002c84:	9b03      	ldr	r3, [sp, #12]
 8002c86:	4699      	mov	r9, r3
 8002c88:	e5fa      	b.n	8002880 <__aeabi_dmul+0xf8>
 8002c8a:	9801      	ldr	r0, [sp, #4]
 8002c8c:	f000 fde6 	bl	800385c <__clzsi2>
 8002c90:	0002      	movs	r2, r0
 8002c92:	0003      	movs	r3, r0
 8002c94:	3215      	adds	r2, #21
 8002c96:	3320      	adds	r3, #32
 8002c98:	2a1c      	cmp	r2, #28
 8002c9a:	dc00      	bgt.n	8002c9e <__aeabi_dmul+0x516>
 8002c9c:	e738      	b.n	8002b10 <__aeabi_dmul+0x388>
 8002c9e:	9a01      	ldr	r2, [sp, #4]
 8002ca0:	3808      	subs	r0, #8
 8002ca2:	4082      	lsls	r2, r0
 8002ca4:	e73f      	b.n	8002b26 <__aeabi_dmul+0x39e>
 8002ca6:	f000 fdd9 	bl	800385c <__clzsi2>
 8002caa:	2315      	movs	r3, #21
 8002cac:	469c      	mov	ip, r3
 8002cae:	4484      	add	ip, r0
 8002cb0:	0002      	movs	r2, r0
 8002cb2:	4663      	mov	r3, ip
 8002cb4:	3220      	adds	r2, #32
 8002cb6:	2b1c      	cmp	r3, #28
 8002cb8:	dc00      	bgt.n	8002cbc <__aeabi_dmul+0x534>
 8002cba:	e758      	b.n	8002b6e <__aeabi_dmul+0x3e6>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	4698      	mov	r8, r3
 8002cc0:	0023      	movs	r3, r4
 8002cc2:	3808      	subs	r0, #8
 8002cc4:	4083      	lsls	r3, r0
 8002cc6:	469a      	mov	sl, r3
 8002cc8:	e762      	b.n	8002b90 <__aeabi_dmul+0x408>
 8002cca:	001d      	movs	r5, r3
 8002ccc:	2300      	movs	r3, #0
 8002cce:	2400      	movs	r4, #0
 8002cd0:	2002      	movs	r0, #2
 8002cd2:	9301      	str	r3, [sp, #4]
 8002cd4:	e5a2      	b.n	800281c <__aeabi_dmul+0x94>
 8002cd6:	9002      	str	r0, [sp, #8]
 8002cd8:	e632      	b.n	8002940 <__aeabi_dmul+0x1b8>
 8002cda:	431c      	orrs	r4, r3
 8002cdc:	9b00      	ldr	r3, [sp, #0]
 8002cde:	9a01      	ldr	r2, [sp, #4]
 8002ce0:	4699      	mov	r9, r3
 8002ce2:	e5ae      	b.n	8002842 <__aeabi_dmul+0xba>
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <__aeabi_dmul+0x5c8>)
 8002ce6:	4652      	mov	r2, sl
 8002ce8:	18c3      	adds	r3, r0, r3
 8002cea:	4640      	mov	r0, r8
 8002cec:	409a      	lsls	r2, r3
 8002cee:	40c8      	lsrs	r0, r1
 8002cf0:	4302      	orrs	r2, r0
 8002cf2:	4640      	mov	r0, r8
 8002cf4:	4098      	lsls	r0, r3
 8002cf6:	0003      	movs	r3, r0
 8002cf8:	1e58      	subs	r0, r3, #1
 8002cfa:	4183      	sbcs	r3, r0
 8002cfc:	4654      	mov	r4, sl
 8002cfe:	431a      	orrs	r2, r3
 8002d00:	40cc      	lsrs	r4, r1
 8002d02:	0753      	lsls	r3, r2, #29
 8002d04:	d009      	beq.n	8002d1a <__aeabi_dmul+0x592>
 8002d06:	230f      	movs	r3, #15
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d005      	beq.n	8002d1a <__aeabi_dmul+0x592>
 8002d0e:	1d13      	adds	r3, r2, #4
 8002d10:	4293      	cmp	r3, r2
 8002d12:	4192      	sbcs	r2, r2
 8002d14:	4252      	negs	r2, r2
 8002d16:	18a4      	adds	r4, r4, r2
 8002d18:	001a      	movs	r2, r3
 8002d1a:	0223      	lsls	r3, r4, #8
 8002d1c:	d508      	bpl.n	8002d30 <__aeabi_dmul+0x5a8>
 8002d1e:	2301      	movs	r3, #1
 8002d20:	2400      	movs	r4, #0
 8002d22:	2200      	movs	r2, #0
 8002d24:	e58e      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002d26:	4689      	mov	r9, r1
 8002d28:	2400      	movs	r4, #0
 8002d2a:	e58b      	b.n	8002844 <__aeabi_dmul+0xbc>
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	e7a5      	b.n	8002c7c <__aeabi_dmul+0x4f4>
 8002d30:	0763      	lsls	r3, r4, #29
 8002d32:	0264      	lsls	r4, r4, #9
 8002d34:	0b24      	lsrs	r4, r4, #12
 8002d36:	e7a1      	b.n	8002c7c <__aeabi_dmul+0x4f4>
 8002d38:	9b00      	ldr	r3, [sp, #0]
 8002d3a:	46a2      	mov	sl, r4
 8002d3c:	4699      	mov	r9, r3
 8002d3e:	9b01      	ldr	r3, [sp, #4]
 8002d40:	4698      	mov	r8, r3
 8002d42:	e737      	b.n	8002bb4 <__aeabi_dmul+0x42c>
 8002d44:	fffffc0d 	.word	0xfffffc0d
 8002d48:	000007ff 	.word	0x000007ff
 8002d4c:	0000043e 	.word	0x0000043e
 8002d50:	0000041e 	.word	0x0000041e

08002d54 <__aeabi_dsub>:
 8002d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d56:	4657      	mov	r7, sl
 8002d58:	464e      	mov	r6, r9
 8002d5a:	4645      	mov	r5, r8
 8002d5c:	46de      	mov	lr, fp
 8002d5e:	b5e0      	push	{r5, r6, r7, lr}
 8002d60:	b083      	sub	sp, #12
 8002d62:	9000      	str	r0, [sp, #0]
 8002d64:	9101      	str	r1, [sp, #4]
 8002d66:	030c      	lsls	r4, r1, #12
 8002d68:	004d      	lsls	r5, r1, #1
 8002d6a:	0fce      	lsrs	r6, r1, #31
 8002d6c:	0a61      	lsrs	r1, r4, #9
 8002d6e:	9c00      	ldr	r4, [sp, #0]
 8002d70:	005f      	lsls	r7, r3, #1
 8002d72:	0f64      	lsrs	r4, r4, #29
 8002d74:	430c      	orrs	r4, r1
 8002d76:	9900      	ldr	r1, [sp, #0]
 8002d78:	9200      	str	r2, [sp, #0]
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	00c8      	lsls	r0, r1, #3
 8002d7e:	0319      	lsls	r1, r3, #12
 8002d80:	0d7b      	lsrs	r3, r7, #21
 8002d82:	4699      	mov	r9, r3
 8002d84:	9b01      	ldr	r3, [sp, #4]
 8002d86:	4fcc      	ldr	r7, [pc, #816]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002d88:	0fdb      	lsrs	r3, r3, #31
 8002d8a:	469c      	mov	ip, r3
 8002d8c:	0a4b      	lsrs	r3, r1, #9
 8002d8e:	9900      	ldr	r1, [sp, #0]
 8002d90:	4680      	mov	r8, r0
 8002d92:	0f49      	lsrs	r1, r1, #29
 8002d94:	4319      	orrs	r1, r3
 8002d96:	9b00      	ldr	r3, [sp, #0]
 8002d98:	468b      	mov	fp, r1
 8002d9a:	00da      	lsls	r2, r3, #3
 8002d9c:	4692      	mov	sl, r2
 8002d9e:	0d6d      	lsrs	r5, r5, #21
 8002da0:	45b9      	cmp	r9, r7
 8002da2:	d100      	bne.n	8002da6 <__aeabi_dsub+0x52>
 8002da4:	e0bf      	b.n	8002f26 <__aeabi_dsub+0x1d2>
 8002da6:	2301      	movs	r3, #1
 8002da8:	4661      	mov	r1, ip
 8002daa:	4059      	eors	r1, r3
 8002dac:	464b      	mov	r3, r9
 8002dae:	468c      	mov	ip, r1
 8002db0:	1aeb      	subs	r3, r5, r3
 8002db2:	428e      	cmp	r6, r1
 8002db4:	d075      	beq.n	8002ea2 <__aeabi_dsub+0x14e>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	dc00      	bgt.n	8002dbc <__aeabi_dsub+0x68>
 8002dba:	e2a3      	b.n	8003304 <__aeabi_dsub+0x5b0>
 8002dbc:	4649      	mov	r1, r9
 8002dbe:	2900      	cmp	r1, #0
 8002dc0:	d100      	bne.n	8002dc4 <__aeabi_dsub+0x70>
 8002dc2:	e0ce      	b.n	8002f62 <__aeabi_dsub+0x20e>
 8002dc4:	42bd      	cmp	r5, r7
 8002dc6:	d100      	bne.n	8002dca <__aeabi_dsub+0x76>
 8002dc8:	e200      	b.n	80031cc <__aeabi_dsub+0x478>
 8002dca:	2701      	movs	r7, #1
 8002dcc:	2b38      	cmp	r3, #56	@ 0x38
 8002dce:	dc19      	bgt.n	8002e04 <__aeabi_dsub+0xb0>
 8002dd0:	2780      	movs	r7, #128	@ 0x80
 8002dd2:	4659      	mov	r1, fp
 8002dd4:	043f      	lsls	r7, r7, #16
 8002dd6:	4339      	orrs	r1, r7
 8002dd8:	468b      	mov	fp, r1
 8002dda:	2b1f      	cmp	r3, #31
 8002ddc:	dd00      	ble.n	8002de0 <__aeabi_dsub+0x8c>
 8002dde:	e1fa      	b.n	80031d6 <__aeabi_dsub+0x482>
 8002de0:	2720      	movs	r7, #32
 8002de2:	1af9      	subs	r1, r7, r3
 8002de4:	468c      	mov	ip, r1
 8002de6:	4659      	mov	r1, fp
 8002de8:	4667      	mov	r7, ip
 8002dea:	40b9      	lsls	r1, r7
 8002dec:	000f      	movs	r7, r1
 8002dee:	0011      	movs	r1, r2
 8002df0:	40d9      	lsrs	r1, r3
 8002df2:	430f      	orrs	r7, r1
 8002df4:	4661      	mov	r1, ip
 8002df6:	408a      	lsls	r2, r1
 8002df8:	1e51      	subs	r1, r2, #1
 8002dfa:	418a      	sbcs	r2, r1
 8002dfc:	4659      	mov	r1, fp
 8002dfe:	40d9      	lsrs	r1, r3
 8002e00:	4317      	orrs	r7, r2
 8002e02:	1a64      	subs	r4, r4, r1
 8002e04:	1bc7      	subs	r7, r0, r7
 8002e06:	42b8      	cmp	r0, r7
 8002e08:	4180      	sbcs	r0, r0
 8002e0a:	4240      	negs	r0, r0
 8002e0c:	1a24      	subs	r4, r4, r0
 8002e0e:	0223      	lsls	r3, r4, #8
 8002e10:	d400      	bmi.n	8002e14 <__aeabi_dsub+0xc0>
 8002e12:	e140      	b.n	8003096 <__aeabi_dsub+0x342>
 8002e14:	0264      	lsls	r4, r4, #9
 8002e16:	0a64      	lsrs	r4, r4, #9
 8002e18:	2c00      	cmp	r4, #0
 8002e1a:	d100      	bne.n	8002e1e <__aeabi_dsub+0xca>
 8002e1c:	e154      	b.n	80030c8 <__aeabi_dsub+0x374>
 8002e1e:	0020      	movs	r0, r4
 8002e20:	f000 fd1c 	bl	800385c <__clzsi2>
 8002e24:	0003      	movs	r3, r0
 8002e26:	3b08      	subs	r3, #8
 8002e28:	2120      	movs	r1, #32
 8002e2a:	0038      	movs	r0, r7
 8002e2c:	1aca      	subs	r2, r1, r3
 8002e2e:	40d0      	lsrs	r0, r2
 8002e30:	409c      	lsls	r4, r3
 8002e32:	0002      	movs	r2, r0
 8002e34:	409f      	lsls	r7, r3
 8002e36:	4322      	orrs	r2, r4
 8002e38:	429d      	cmp	r5, r3
 8002e3a:	dd00      	ble.n	8002e3e <__aeabi_dsub+0xea>
 8002e3c:	e1a6      	b.n	800318c <__aeabi_dsub+0x438>
 8002e3e:	1b58      	subs	r0, r3, r5
 8002e40:	3001      	adds	r0, #1
 8002e42:	1a09      	subs	r1, r1, r0
 8002e44:	003c      	movs	r4, r7
 8002e46:	408f      	lsls	r7, r1
 8002e48:	40c4      	lsrs	r4, r0
 8002e4a:	1e7b      	subs	r3, r7, #1
 8002e4c:	419f      	sbcs	r7, r3
 8002e4e:	0013      	movs	r3, r2
 8002e50:	408b      	lsls	r3, r1
 8002e52:	4327      	orrs	r7, r4
 8002e54:	431f      	orrs	r7, r3
 8002e56:	40c2      	lsrs	r2, r0
 8002e58:	003b      	movs	r3, r7
 8002e5a:	0014      	movs	r4, r2
 8002e5c:	2500      	movs	r5, #0
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	d100      	bne.n	8002e64 <__aeabi_dsub+0x110>
 8002e62:	e1f7      	b.n	8003254 <__aeabi_dsub+0x500>
 8002e64:	077b      	lsls	r3, r7, #29
 8002e66:	d100      	bne.n	8002e6a <__aeabi_dsub+0x116>
 8002e68:	e377      	b.n	800355a <__aeabi_dsub+0x806>
 8002e6a:	230f      	movs	r3, #15
 8002e6c:	0038      	movs	r0, r7
 8002e6e:	403b      	ands	r3, r7
 8002e70:	2b04      	cmp	r3, #4
 8002e72:	d004      	beq.n	8002e7e <__aeabi_dsub+0x12a>
 8002e74:	1d38      	adds	r0, r7, #4
 8002e76:	42b8      	cmp	r0, r7
 8002e78:	41bf      	sbcs	r7, r7
 8002e7a:	427f      	negs	r7, r7
 8002e7c:	19e4      	adds	r4, r4, r7
 8002e7e:	0223      	lsls	r3, r4, #8
 8002e80:	d400      	bmi.n	8002e84 <__aeabi_dsub+0x130>
 8002e82:	e368      	b.n	8003556 <__aeabi_dsub+0x802>
 8002e84:	4b8c      	ldr	r3, [pc, #560]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002e86:	3501      	adds	r5, #1
 8002e88:	429d      	cmp	r5, r3
 8002e8a:	d100      	bne.n	8002e8e <__aeabi_dsub+0x13a>
 8002e8c:	e0f4      	b.n	8003078 <__aeabi_dsub+0x324>
 8002e8e:	4b8b      	ldr	r3, [pc, #556]	@ (80030bc <__aeabi_dsub+0x368>)
 8002e90:	056d      	lsls	r5, r5, #21
 8002e92:	401c      	ands	r4, r3
 8002e94:	0d6d      	lsrs	r5, r5, #21
 8002e96:	0767      	lsls	r7, r4, #29
 8002e98:	08c0      	lsrs	r0, r0, #3
 8002e9a:	0264      	lsls	r4, r4, #9
 8002e9c:	4307      	orrs	r7, r0
 8002e9e:	0b24      	lsrs	r4, r4, #12
 8002ea0:	e0ec      	b.n	800307c <__aeabi_dsub+0x328>
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	dc00      	bgt.n	8002ea8 <__aeabi_dsub+0x154>
 8002ea6:	e329      	b.n	80034fc <__aeabi_dsub+0x7a8>
 8002ea8:	4649      	mov	r1, r9
 8002eaa:	2900      	cmp	r1, #0
 8002eac:	d000      	beq.n	8002eb0 <__aeabi_dsub+0x15c>
 8002eae:	e0d6      	b.n	800305e <__aeabi_dsub+0x30a>
 8002eb0:	4659      	mov	r1, fp
 8002eb2:	4311      	orrs	r1, r2
 8002eb4:	d100      	bne.n	8002eb8 <__aeabi_dsub+0x164>
 8002eb6:	e12e      	b.n	8003116 <__aeabi_dsub+0x3c2>
 8002eb8:	1e59      	subs	r1, r3, #1
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d100      	bne.n	8002ec0 <__aeabi_dsub+0x16c>
 8002ebe:	e1e6      	b.n	800328e <__aeabi_dsub+0x53a>
 8002ec0:	42bb      	cmp	r3, r7
 8002ec2:	d100      	bne.n	8002ec6 <__aeabi_dsub+0x172>
 8002ec4:	e182      	b.n	80031cc <__aeabi_dsub+0x478>
 8002ec6:	2701      	movs	r7, #1
 8002ec8:	000b      	movs	r3, r1
 8002eca:	2938      	cmp	r1, #56	@ 0x38
 8002ecc:	dc14      	bgt.n	8002ef8 <__aeabi_dsub+0x1a4>
 8002ece:	2b1f      	cmp	r3, #31
 8002ed0:	dd00      	ble.n	8002ed4 <__aeabi_dsub+0x180>
 8002ed2:	e23c      	b.n	800334e <__aeabi_dsub+0x5fa>
 8002ed4:	2720      	movs	r7, #32
 8002ed6:	1af9      	subs	r1, r7, r3
 8002ed8:	468c      	mov	ip, r1
 8002eda:	4659      	mov	r1, fp
 8002edc:	4667      	mov	r7, ip
 8002ede:	40b9      	lsls	r1, r7
 8002ee0:	000f      	movs	r7, r1
 8002ee2:	0011      	movs	r1, r2
 8002ee4:	40d9      	lsrs	r1, r3
 8002ee6:	430f      	orrs	r7, r1
 8002ee8:	4661      	mov	r1, ip
 8002eea:	408a      	lsls	r2, r1
 8002eec:	1e51      	subs	r1, r2, #1
 8002eee:	418a      	sbcs	r2, r1
 8002ef0:	4659      	mov	r1, fp
 8002ef2:	40d9      	lsrs	r1, r3
 8002ef4:	4317      	orrs	r7, r2
 8002ef6:	1864      	adds	r4, r4, r1
 8002ef8:	183f      	adds	r7, r7, r0
 8002efa:	4287      	cmp	r7, r0
 8002efc:	4180      	sbcs	r0, r0
 8002efe:	4240      	negs	r0, r0
 8002f00:	1824      	adds	r4, r4, r0
 8002f02:	0223      	lsls	r3, r4, #8
 8002f04:	d400      	bmi.n	8002f08 <__aeabi_dsub+0x1b4>
 8002f06:	e0c6      	b.n	8003096 <__aeabi_dsub+0x342>
 8002f08:	4b6b      	ldr	r3, [pc, #428]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002f0a:	3501      	adds	r5, #1
 8002f0c:	429d      	cmp	r5, r3
 8002f0e:	d100      	bne.n	8002f12 <__aeabi_dsub+0x1be>
 8002f10:	e0b2      	b.n	8003078 <__aeabi_dsub+0x324>
 8002f12:	2101      	movs	r1, #1
 8002f14:	4b69      	ldr	r3, [pc, #420]	@ (80030bc <__aeabi_dsub+0x368>)
 8002f16:	087a      	lsrs	r2, r7, #1
 8002f18:	401c      	ands	r4, r3
 8002f1a:	4039      	ands	r1, r7
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	07e7      	lsls	r7, r4, #31
 8002f20:	4317      	orrs	r7, r2
 8002f22:	0864      	lsrs	r4, r4, #1
 8002f24:	e79e      	b.n	8002e64 <__aeabi_dsub+0x110>
 8002f26:	4b66      	ldr	r3, [pc, #408]	@ (80030c0 <__aeabi_dsub+0x36c>)
 8002f28:	4311      	orrs	r1, r2
 8002f2a:	468a      	mov	sl, r1
 8002f2c:	18eb      	adds	r3, r5, r3
 8002f2e:	2900      	cmp	r1, #0
 8002f30:	d028      	beq.n	8002f84 <__aeabi_dsub+0x230>
 8002f32:	4566      	cmp	r6, ip
 8002f34:	d02c      	beq.n	8002f90 <__aeabi_dsub+0x23c>
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d05b      	beq.n	8002ff2 <__aeabi_dsub+0x29e>
 8002f3a:	2d00      	cmp	r5, #0
 8002f3c:	d100      	bne.n	8002f40 <__aeabi_dsub+0x1ec>
 8002f3e:	e12c      	b.n	800319a <__aeabi_dsub+0x446>
 8002f40:	465b      	mov	r3, fp
 8002f42:	4666      	mov	r6, ip
 8002f44:	075f      	lsls	r7, r3, #29
 8002f46:	08d2      	lsrs	r2, r2, #3
 8002f48:	4317      	orrs	r7, r2
 8002f4a:	08dd      	lsrs	r5, r3, #3
 8002f4c:	003b      	movs	r3, r7
 8002f4e:	432b      	orrs	r3, r5
 8002f50:	d100      	bne.n	8002f54 <__aeabi_dsub+0x200>
 8002f52:	e0e2      	b.n	800311a <__aeabi_dsub+0x3c6>
 8002f54:	2480      	movs	r4, #128	@ 0x80
 8002f56:	0324      	lsls	r4, r4, #12
 8002f58:	432c      	orrs	r4, r5
 8002f5a:	0324      	lsls	r4, r4, #12
 8002f5c:	4d56      	ldr	r5, [pc, #344]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002f5e:	0b24      	lsrs	r4, r4, #12
 8002f60:	e08c      	b.n	800307c <__aeabi_dsub+0x328>
 8002f62:	4659      	mov	r1, fp
 8002f64:	4311      	orrs	r1, r2
 8002f66:	d100      	bne.n	8002f6a <__aeabi_dsub+0x216>
 8002f68:	e0d5      	b.n	8003116 <__aeabi_dsub+0x3c2>
 8002f6a:	1e59      	subs	r1, r3, #1
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d100      	bne.n	8002f72 <__aeabi_dsub+0x21e>
 8002f70:	e1b9      	b.n	80032e6 <__aeabi_dsub+0x592>
 8002f72:	42bb      	cmp	r3, r7
 8002f74:	d100      	bne.n	8002f78 <__aeabi_dsub+0x224>
 8002f76:	e1b1      	b.n	80032dc <__aeabi_dsub+0x588>
 8002f78:	2701      	movs	r7, #1
 8002f7a:	000b      	movs	r3, r1
 8002f7c:	2938      	cmp	r1, #56	@ 0x38
 8002f7e:	dd00      	ble.n	8002f82 <__aeabi_dsub+0x22e>
 8002f80:	e740      	b.n	8002e04 <__aeabi_dsub+0xb0>
 8002f82:	e72a      	b.n	8002dda <__aeabi_dsub+0x86>
 8002f84:	4661      	mov	r1, ip
 8002f86:	2701      	movs	r7, #1
 8002f88:	4079      	eors	r1, r7
 8002f8a:	468c      	mov	ip, r1
 8002f8c:	4566      	cmp	r6, ip
 8002f8e:	d1d2      	bne.n	8002f36 <__aeabi_dsub+0x1e2>
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d100      	bne.n	8002f96 <__aeabi_dsub+0x242>
 8002f94:	e0c5      	b.n	8003122 <__aeabi_dsub+0x3ce>
 8002f96:	2d00      	cmp	r5, #0
 8002f98:	d000      	beq.n	8002f9c <__aeabi_dsub+0x248>
 8002f9a:	e155      	b.n	8003248 <__aeabi_dsub+0x4f4>
 8002f9c:	464b      	mov	r3, r9
 8002f9e:	0025      	movs	r5, r4
 8002fa0:	4305      	orrs	r5, r0
 8002fa2:	d100      	bne.n	8002fa6 <__aeabi_dsub+0x252>
 8002fa4:	e212      	b.n	80033cc <__aeabi_dsub+0x678>
 8002fa6:	1e59      	subs	r1, r3, #1
 8002fa8:	468c      	mov	ip, r1
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d100      	bne.n	8002fb0 <__aeabi_dsub+0x25c>
 8002fae:	e249      	b.n	8003444 <__aeabi_dsub+0x6f0>
 8002fb0:	4d41      	ldr	r5, [pc, #260]	@ (80030b8 <__aeabi_dsub+0x364>)
 8002fb2:	42ab      	cmp	r3, r5
 8002fb4:	d100      	bne.n	8002fb8 <__aeabi_dsub+0x264>
 8002fb6:	e28f      	b.n	80034d8 <__aeabi_dsub+0x784>
 8002fb8:	2701      	movs	r7, #1
 8002fba:	2938      	cmp	r1, #56	@ 0x38
 8002fbc:	dc11      	bgt.n	8002fe2 <__aeabi_dsub+0x28e>
 8002fbe:	4663      	mov	r3, ip
 8002fc0:	2b1f      	cmp	r3, #31
 8002fc2:	dd00      	ble.n	8002fc6 <__aeabi_dsub+0x272>
 8002fc4:	e25b      	b.n	800347e <__aeabi_dsub+0x72a>
 8002fc6:	4661      	mov	r1, ip
 8002fc8:	2320      	movs	r3, #32
 8002fca:	0027      	movs	r7, r4
 8002fcc:	1a5b      	subs	r3, r3, r1
 8002fce:	0005      	movs	r5, r0
 8002fd0:	4098      	lsls	r0, r3
 8002fd2:	409f      	lsls	r7, r3
 8002fd4:	40cd      	lsrs	r5, r1
 8002fd6:	1e43      	subs	r3, r0, #1
 8002fd8:	4198      	sbcs	r0, r3
 8002fda:	40cc      	lsrs	r4, r1
 8002fdc:	432f      	orrs	r7, r5
 8002fde:	4307      	orrs	r7, r0
 8002fe0:	44a3      	add	fp, r4
 8002fe2:	18bf      	adds	r7, r7, r2
 8002fe4:	4297      	cmp	r7, r2
 8002fe6:	4192      	sbcs	r2, r2
 8002fe8:	4252      	negs	r2, r2
 8002fea:	445a      	add	r2, fp
 8002fec:	0014      	movs	r4, r2
 8002fee:	464d      	mov	r5, r9
 8002ff0:	e787      	b.n	8002f02 <__aeabi_dsub+0x1ae>
 8002ff2:	4f34      	ldr	r7, [pc, #208]	@ (80030c4 <__aeabi_dsub+0x370>)
 8002ff4:	1c6b      	adds	r3, r5, #1
 8002ff6:	423b      	tst	r3, r7
 8002ff8:	d000      	beq.n	8002ffc <__aeabi_dsub+0x2a8>
 8002ffa:	e0b6      	b.n	800316a <__aeabi_dsub+0x416>
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	0023      	movs	r3, r4
 8003000:	4311      	orrs	r1, r2
 8003002:	000f      	movs	r7, r1
 8003004:	4303      	orrs	r3, r0
 8003006:	2d00      	cmp	r5, #0
 8003008:	d000      	beq.n	800300c <__aeabi_dsub+0x2b8>
 800300a:	e126      	b.n	800325a <__aeabi_dsub+0x506>
 800300c:	2b00      	cmp	r3, #0
 800300e:	d100      	bne.n	8003012 <__aeabi_dsub+0x2be>
 8003010:	e1c0      	b.n	8003394 <__aeabi_dsub+0x640>
 8003012:	2900      	cmp	r1, #0
 8003014:	d100      	bne.n	8003018 <__aeabi_dsub+0x2c4>
 8003016:	e0a1      	b.n	800315c <__aeabi_dsub+0x408>
 8003018:	1a83      	subs	r3, r0, r2
 800301a:	4698      	mov	r8, r3
 800301c:	465b      	mov	r3, fp
 800301e:	4540      	cmp	r0, r8
 8003020:	41ad      	sbcs	r5, r5
 8003022:	1ae3      	subs	r3, r4, r3
 8003024:	426d      	negs	r5, r5
 8003026:	1b5b      	subs	r3, r3, r5
 8003028:	2580      	movs	r5, #128	@ 0x80
 800302a:	042d      	lsls	r5, r5, #16
 800302c:	422b      	tst	r3, r5
 800302e:	d100      	bne.n	8003032 <__aeabi_dsub+0x2de>
 8003030:	e14b      	b.n	80032ca <__aeabi_dsub+0x576>
 8003032:	465b      	mov	r3, fp
 8003034:	1a10      	subs	r0, r2, r0
 8003036:	4282      	cmp	r2, r0
 8003038:	4192      	sbcs	r2, r2
 800303a:	1b1c      	subs	r4, r3, r4
 800303c:	0007      	movs	r7, r0
 800303e:	2601      	movs	r6, #1
 8003040:	4663      	mov	r3, ip
 8003042:	4252      	negs	r2, r2
 8003044:	1aa4      	subs	r4, r4, r2
 8003046:	4327      	orrs	r7, r4
 8003048:	401e      	ands	r6, r3
 800304a:	2f00      	cmp	r7, #0
 800304c:	d100      	bne.n	8003050 <__aeabi_dsub+0x2fc>
 800304e:	e142      	b.n	80032d6 <__aeabi_dsub+0x582>
 8003050:	422c      	tst	r4, r5
 8003052:	d100      	bne.n	8003056 <__aeabi_dsub+0x302>
 8003054:	e26d      	b.n	8003532 <__aeabi_dsub+0x7de>
 8003056:	4b19      	ldr	r3, [pc, #100]	@ (80030bc <__aeabi_dsub+0x368>)
 8003058:	2501      	movs	r5, #1
 800305a:	401c      	ands	r4, r3
 800305c:	e71b      	b.n	8002e96 <__aeabi_dsub+0x142>
 800305e:	42bd      	cmp	r5, r7
 8003060:	d100      	bne.n	8003064 <__aeabi_dsub+0x310>
 8003062:	e13b      	b.n	80032dc <__aeabi_dsub+0x588>
 8003064:	2701      	movs	r7, #1
 8003066:	2b38      	cmp	r3, #56	@ 0x38
 8003068:	dd00      	ble.n	800306c <__aeabi_dsub+0x318>
 800306a:	e745      	b.n	8002ef8 <__aeabi_dsub+0x1a4>
 800306c:	2780      	movs	r7, #128	@ 0x80
 800306e:	4659      	mov	r1, fp
 8003070:	043f      	lsls	r7, r7, #16
 8003072:	4339      	orrs	r1, r7
 8003074:	468b      	mov	fp, r1
 8003076:	e72a      	b.n	8002ece <__aeabi_dsub+0x17a>
 8003078:	2400      	movs	r4, #0
 800307a:	2700      	movs	r7, #0
 800307c:	052d      	lsls	r5, r5, #20
 800307e:	4325      	orrs	r5, r4
 8003080:	07f6      	lsls	r6, r6, #31
 8003082:	4335      	orrs	r5, r6
 8003084:	0038      	movs	r0, r7
 8003086:	0029      	movs	r1, r5
 8003088:	b003      	add	sp, #12
 800308a:	bcf0      	pop	{r4, r5, r6, r7}
 800308c:	46bb      	mov	fp, r7
 800308e:	46b2      	mov	sl, r6
 8003090:	46a9      	mov	r9, r5
 8003092:	46a0      	mov	r8, r4
 8003094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003096:	077b      	lsls	r3, r7, #29
 8003098:	d004      	beq.n	80030a4 <__aeabi_dsub+0x350>
 800309a:	230f      	movs	r3, #15
 800309c:	403b      	ands	r3, r7
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d000      	beq.n	80030a4 <__aeabi_dsub+0x350>
 80030a2:	e6e7      	b.n	8002e74 <__aeabi_dsub+0x120>
 80030a4:	002b      	movs	r3, r5
 80030a6:	08f8      	lsrs	r0, r7, #3
 80030a8:	4a03      	ldr	r2, [pc, #12]	@ (80030b8 <__aeabi_dsub+0x364>)
 80030aa:	0767      	lsls	r7, r4, #29
 80030ac:	4307      	orrs	r7, r0
 80030ae:	08e5      	lsrs	r5, r4, #3
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d100      	bne.n	80030b6 <__aeabi_dsub+0x362>
 80030b4:	e74a      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80030b6:	e0a5      	b.n	8003204 <__aeabi_dsub+0x4b0>
 80030b8:	000007ff 	.word	0x000007ff
 80030bc:	ff7fffff 	.word	0xff7fffff
 80030c0:	fffff801 	.word	0xfffff801
 80030c4:	000007fe 	.word	0x000007fe
 80030c8:	0038      	movs	r0, r7
 80030ca:	f000 fbc7 	bl	800385c <__clzsi2>
 80030ce:	0003      	movs	r3, r0
 80030d0:	3318      	adds	r3, #24
 80030d2:	2b1f      	cmp	r3, #31
 80030d4:	dc00      	bgt.n	80030d8 <__aeabi_dsub+0x384>
 80030d6:	e6a7      	b.n	8002e28 <__aeabi_dsub+0xd4>
 80030d8:	003a      	movs	r2, r7
 80030da:	3808      	subs	r0, #8
 80030dc:	4082      	lsls	r2, r0
 80030de:	429d      	cmp	r5, r3
 80030e0:	dd00      	ble.n	80030e4 <__aeabi_dsub+0x390>
 80030e2:	e08a      	b.n	80031fa <__aeabi_dsub+0x4a6>
 80030e4:	1b5b      	subs	r3, r3, r5
 80030e6:	1c58      	adds	r0, r3, #1
 80030e8:	281f      	cmp	r0, #31
 80030ea:	dc00      	bgt.n	80030ee <__aeabi_dsub+0x39a>
 80030ec:	e1d8      	b.n	80034a0 <__aeabi_dsub+0x74c>
 80030ee:	0017      	movs	r7, r2
 80030f0:	3b1f      	subs	r3, #31
 80030f2:	40df      	lsrs	r7, r3
 80030f4:	2820      	cmp	r0, #32
 80030f6:	d005      	beq.n	8003104 <__aeabi_dsub+0x3b0>
 80030f8:	2340      	movs	r3, #64	@ 0x40
 80030fa:	1a1b      	subs	r3, r3, r0
 80030fc:	409a      	lsls	r2, r3
 80030fe:	1e53      	subs	r3, r2, #1
 8003100:	419a      	sbcs	r2, r3
 8003102:	4317      	orrs	r7, r2
 8003104:	2500      	movs	r5, #0
 8003106:	2f00      	cmp	r7, #0
 8003108:	d100      	bne.n	800310c <__aeabi_dsub+0x3b8>
 800310a:	e0e5      	b.n	80032d8 <__aeabi_dsub+0x584>
 800310c:	077b      	lsls	r3, r7, #29
 800310e:	d000      	beq.n	8003112 <__aeabi_dsub+0x3be>
 8003110:	e6ab      	b.n	8002e6a <__aeabi_dsub+0x116>
 8003112:	002c      	movs	r4, r5
 8003114:	e7c6      	b.n	80030a4 <__aeabi_dsub+0x350>
 8003116:	08c0      	lsrs	r0, r0, #3
 8003118:	e7c6      	b.n	80030a8 <__aeabi_dsub+0x354>
 800311a:	2700      	movs	r7, #0
 800311c:	2400      	movs	r4, #0
 800311e:	4dd1      	ldr	r5, [pc, #836]	@ (8003464 <__aeabi_dsub+0x710>)
 8003120:	e7ac      	b.n	800307c <__aeabi_dsub+0x328>
 8003122:	4fd1      	ldr	r7, [pc, #836]	@ (8003468 <__aeabi_dsub+0x714>)
 8003124:	1c6b      	adds	r3, r5, #1
 8003126:	423b      	tst	r3, r7
 8003128:	d171      	bne.n	800320e <__aeabi_dsub+0x4ba>
 800312a:	0023      	movs	r3, r4
 800312c:	4303      	orrs	r3, r0
 800312e:	2d00      	cmp	r5, #0
 8003130:	d000      	beq.n	8003134 <__aeabi_dsub+0x3e0>
 8003132:	e14e      	b.n	80033d2 <__aeabi_dsub+0x67e>
 8003134:	4657      	mov	r7, sl
 8003136:	2b00      	cmp	r3, #0
 8003138:	d100      	bne.n	800313c <__aeabi_dsub+0x3e8>
 800313a:	e1b5      	b.n	80034a8 <__aeabi_dsub+0x754>
 800313c:	2f00      	cmp	r7, #0
 800313e:	d00d      	beq.n	800315c <__aeabi_dsub+0x408>
 8003140:	1883      	adds	r3, r0, r2
 8003142:	4283      	cmp	r3, r0
 8003144:	4180      	sbcs	r0, r0
 8003146:	445c      	add	r4, fp
 8003148:	4240      	negs	r0, r0
 800314a:	1824      	adds	r4, r4, r0
 800314c:	0222      	lsls	r2, r4, #8
 800314e:	d500      	bpl.n	8003152 <__aeabi_dsub+0x3fe>
 8003150:	e1c8      	b.n	80034e4 <__aeabi_dsub+0x790>
 8003152:	001f      	movs	r7, r3
 8003154:	4698      	mov	r8, r3
 8003156:	4327      	orrs	r7, r4
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x408>
 800315a:	e0bc      	b.n	80032d6 <__aeabi_dsub+0x582>
 800315c:	4643      	mov	r3, r8
 800315e:	0767      	lsls	r7, r4, #29
 8003160:	08db      	lsrs	r3, r3, #3
 8003162:	431f      	orrs	r7, r3
 8003164:	08e5      	lsrs	r5, r4, #3
 8003166:	2300      	movs	r3, #0
 8003168:	e04c      	b.n	8003204 <__aeabi_dsub+0x4b0>
 800316a:	1a83      	subs	r3, r0, r2
 800316c:	4698      	mov	r8, r3
 800316e:	465b      	mov	r3, fp
 8003170:	4540      	cmp	r0, r8
 8003172:	41bf      	sbcs	r7, r7
 8003174:	1ae3      	subs	r3, r4, r3
 8003176:	427f      	negs	r7, r7
 8003178:	1bdb      	subs	r3, r3, r7
 800317a:	021f      	lsls	r7, r3, #8
 800317c:	d47c      	bmi.n	8003278 <__aeabi_dsub+0x524>
 800317e:	4647      	mov	r7, r8
 8003180:	431f      	orrs	r7, r3
 8003182:	d100      	bne.n	8003186 <__aeabi_dsub+0x432>
 8003184:	e0a6      	b.n	80032d4 <__aeabi_dsub+0x580>
 8003186:	001c      	movs	r4, r3
 8003188:	4647      	mov	r7, r8
 800318a:	e645      	b.n	8002e18 <__aeabi_dsub+0xc4>
 800318c:	4cb7      	ldr	r4, [pc, #732]	@ (800346c <__aeabi_dsub+0x718>)
 800318e:	1aed      	subs	r5, r5, r3
 8003190:	4014      	ands	r4, r2
 8003192:	077b      	lsls	r3, r7, #29
 8003194:	d000      	beq.n	8003198 <__aeabi_dsub+0x444>
 8003196:	e780      	b.n	800309a <__aeabi_dsub+0x346>
 8003198:	e784      	b.n	80030a4 <__aeabi_dsub+0x350>
 800319a:	464b      	mov	r3, r9
 800319c:	0025      	movs	r5, r4
 800319e:	4305      	orrs	r5, r0
 80031a0:	d066      	beq.n	8003270 <__aeabi_dsub+0x51c>
 80031a2:	1e5f      	subs	r7, r3, #1
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d100      	bne.n	80031aa <__aeabi_dsub+0x456>
 80031a8:	e0fc      	b.n	80033a4 <__aeabi_dsub+0x650>
 80031aa:	4dae      	ldr	r5, [pc, #696]	@ (8003464 <__aeabi_dsub+0x710>)
 80031ac:	42ab      	cmp	r3, r5
 80031ae:	d100      	bne.n	80031b2 <__aeabi_dsub+0x45e>
 80031b0:	e15e      	b.n	8003470 <__aeabi_dsub+0x71c>
 80031b2:	4666      	mov	r6, ip
 80031b4:	2f38      	cmp	r7, #56	@ 0x38
 80031b6:	dc00      	bgt.n	80031ba <__aeabi_dsub+0x466>
 80031b8:	e0b4      	b.n	8003324 <__aeabi_dsub+0x5d0>
 80031ba:	2001      	movs	r0, #1
 80031bc:	1a17      	subs	r7, r2, r0
 80031be:	42ba      	cmp	r2, r7
 80031c0:	4192      	sbcs	r2, r2
 80031c2:	465b      	mov	r3, fp
 80031c4:	4252      	negs	r2, r2
 80031c6:	464d      	mov	r5, r9
 80031c8:	1a9c      	subs	r4, r3, r2
 80031ca:	e620      	b.n	8002e0e <__aeabi_dsub+0xba>
 80031cc:	0767      	lsls	r7, r4, #29
 80031ce:	08c0      	lsrs	r0, r0, #3
 80031d0:	4307      	orrs	r7, r0
 80031d2:	08e5      	lsrs	r5, r4, #3
 80031d4:	e6ba      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80031d6:	001f      	movs	r7, r3
 80031d8:	4659      	mov	r1, fp
 80031da:	3f20      	subs	r7, #32
 80031dc:	40f9      	lsrs	r1, r7
 80031de:	000f      	movs	r7, r1
 80031e0:	2b20      	cmp	r3, #32
 80031e2:	d005      	beq.n	80031f0 <__aeabi_dsub+0x49c>
 80031e4:	2140      	movs	r1, #64	@ 0x40
 80031e6:	1acb      	subs	r3, r1, r3
 80031e8:	4659      	mov	r1, fp
 80031ea:	4099      	lsls	r1, r3
 80031ec:	430a      	orrs	r2, r1
 80031ee:	4692      	mov	sl, r2
 80031f0:	4653      	mov	r3, sl
 80031f2:	1e5a      	subs	r2, r3, #1
 80031f4:	4193      	sbcs	r3, r2
 80031f6:	431f      	orrs	r7, r3
 80031f8:	e604      	b.n	8002e04 <__aeabi_dsub+0xb0>
 80031fa:	1aeb      	subs	r3, r5, r3
 80031fc:	4d9b      	ldr	r5, [pc, #620]	@ (800346c <__aeabi_dsub+0x718>)
 80031fe:	4015      	ands	r5, r2
 8003200:	076f      	lsls	r7, r5, #29
 8003202:	08ed      	lsrs	r5, r5, #3
 8003204:	032c      	lsls	r4, r5, #12
 8003206:	055d      	lsls	r5, r3, #21
 8003208:	0b24      	lsrs	r4, r4, #12
 800320a:	0d6d      	lsrs	r5, r5, #21
 800320c:	e736      	b.n	800307c <__aeabi_dsub+0x328>
 800320e:	4d95      	ldr	r5, [pc, #596]	@ (8003464 <__aeabi_dsub+0x710>)
 8003210:	42ab      	cmp	r3, r5
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x4c2>
 8003214:	e0d6      	b.n	80033c4 <__aeabi_dsub+0x670>
 8003216:	1882      	adds	r2, r0, r2
 8003218:	0021      	movs	r1, r4
 800321a:	4282      	cmp	r2, r0
 800321c:	4180      	sbcs	r0, r0
 800321e:	4459      	add	r1, fp
 8003220:	4240      	negs	r0, r0
 8003222:	1808      	adds	r0, r1, r0
 8003224:	07c7      	lsls	r7, r0, #31
 8003226:	0852      	lsrs	r2, r2, #1
 8003228:	4317      	orrs	r7, r2
 800322a:	0844      	lsrs	r4, r0, #1
 800322c:	0752      	lsls	r2, r2, #29
 800322e:	d400      	bmi.n	8003232 <__aeabi_dsub+0x4de>
 8003230:	e185      	b.n	800353e <__aeabi_dsub+0x7ea>
 8003232:	220f      	movs	r2, #15
 8003234:	001d      	movs	r5, r3
 8003236:	403a      	ands	r2, r7
 8003238:	2a04      	cmp	r2, #4
 800323a:	d000      	beq.n	800323e <__aeabi_dsub+0x4ea>
 800323c:	e61a      	b.n	8002e74 <__aeabi_dsub+0x120>
 800323e:	08ff      	lsrs	r7, r7, #3
 8003240:	0764      	lsls	r4, r4, #29
 8003242:	4327      	orrs	r7, r4
 8003244:	0905      	lsrs	r5, r0, #4
 8003246:	e7dd      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003248:	465b      	mov	r3, fp
 800324a:	08d2      	lsrs	r2, r2, #3
 800324c:	075f      	lsls	r7, r3, #29
 800324e:	4317      	orrs	r7, r2
 8003250:	08dd      	lsrs	r5, r3, #3
 8003252:	e67b      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 8003254:	2700      	movs	r7, #0
 8003256:	2400      	movs	r4, #0
 8003258:	e710      	b.n	800307c <__aeabi_dsub+0x328>
 800325a:	2b00      	cmp	r3, #0
 800325c:	d000      	beq.n	8003260 <__aeabi_dsub+0x50c>
 800325e:	e0d6      	b.n	800340e <__aeabi_dsub+0x6ba>
 8003260:	2900      	cmp	r1, #0
 8003262:	d000      	beq.n	8003266 <__aeabi_dsub+0x512>
 8003264:	e12f      	b.n	80034c6 <__aeabi_dsub+0x772>
 8003266:	2480      	movs	r4, #128	@ 0x80
 8003268:	2600      	movs	r6, #0
 800326a:	4d7e      	ldr	r5, [pc, #504]	@ (8003464 <__aeabi_dsub+0x710>)
 800326c:	0324      	lsls	r4, r4, #12
 800326e:	e705      	b.n	800307c <__aeabi_dsub+0x328>
 8003270:	4666      	mov	r6, ip
 8003272:	465c      	mov	r4, fp
 8003274:	08d0      	lsrs	r0, r2, #3
 8003276:	e717      	b.n	80030a8 <__aeabi_dsub+0x354>
 8003278:	465b      	mov	r3, fp
 800327a:	1a17      	subs	r7, r2, r0
 800327c:	42ba      	cmp	r2, r7
 800327e:	4192      	sbcs	r2, r2
 8003280:	1b1c      	subs	r4, r3, r4
 8003282:	2601      	movs	r6, #1
 8003284:	4663      	mov	r3, ip
 8003286:	4252      	negs	r2, r2
 8003288:	1aa4      	subs	r4, r4, r2
 800328a:	401e      	ands	r6, r3
 800328c:	e5c4      	b.n	8002e18 <__aeabi_dsub+0xc4>
 800328e:	1883      	adds	r3, r0, r2
 8003290:	4283      	cmp	r3, r0
 8003292:	4180      	sbcs	r0, r0
 8003294:	445c      	add	r4, fp
 8003296:	4240      	negs	r0, r0
 8003298:	1825      	adds	r5, r4, r0
 800329a:	022a      	lsls	r2, r5, #8
 800329c:	d400      	bmi.n	80032a0 <__aeabi_dsub+0x54c>
 800329e:	e0da      	b.n	8003456 <__aeabi_dsub+0x702>
 80032a0:	4a72      	ldr	r2, [pc, #456]	@ (800346c <__aeabi_dsub+0x718>)
 80032a2:	085b      	lsrs	r3, r3, #1
 80032a4:	4015      	ands	r5, r2
 80032a6:	07ea      	lsls	r2, r5, #31
 80032a8:	431a      	orrs	r2, r3
 80032aa:	0869      	lsrs	r1, r5, #1
 80032ac:	075b      	lsls	r3, r3, #29
 80032ae:	d400      	bmi.n	80032b2 <__aeabi_dsub+0x55e>
 80032b0:	e14a      	b.n	8003548 <__aeabi_dsub+0x7f4>
 80032b2:	230f      	movs	r3, #15
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x568>
 80032ba:	e0fc      	b.n	80034b6 <__aeabi_dsub+0x762>
 80032bc:	1d17      	adds	r7, r2, #4
 80032be:	4297      	cmp	r7, r2
 80032c0:	41a4      	sbcs	r4, r4
 80032c2:	4264      	negs	r4, r4
 80032c4:	2502      	movs	r5, #2
 80032c6:	1864      	adds	r4, r4, r1
 80032c8:	e6ec      	b.n	80030a4 <__aeabi_dsub+0x350>
 80032ca:	4647      	mov	r7, r8
 80032cc:	001c      	movs	r4, r3
 80032ce:	431f      	orrs	r7, r3
 80032d0:	d000      	beq.n	80032d4 <__aeabi_dsub+0x580>
 80032d2:	e743      	b.n	800315c <__aeabi_dsub+0x408>
 80032d4:	2600      	movs	r6, #0
 80032d6:	2500      	movs	r5, #0
 80032d8:	2400      	movs	r4, #0
 80032da:	e6cf      	b.n	800307c <__aeabi_dsub+0x328>
 80032dc:	08c0      	lsrs	r0, r0, #3
 80032de:	0767      	lsls	r7, r4, #29
 80032e0:	4307      	orrs	r7, r0
 80032e2:	08e5      	lsrs	r5, r4, #3
 80032e4:	e632      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80032e6:	1a87      	subs	r7, r0, r2
 80032e8:	465b      	mov	r3, fp
 80032ea:	42b8      	cmp	r0, r7
 80032ec:	4180      	sbcs	r0, r0
 80032ee:	1ae4      	subs	r4, r4, r3
 80032f0:	4240      	negs	r0, r0
 80032f2:	1a24      	subs	r4, r4, r0
 80032f4:	0223      	lsls	r3, r4, #8
 80032f6:	d428      	bmi.n	800334a <__aeabi_dsub+0x5f6>
 80032f8:	0763      	lsls	r3, r4, #29
 80032fa:	08ff      	lsrs	r7, r7, #3
 80032fc:	431f      	orrs	r7, r3
 80032fe:	08e5      	lsrs	r5, r4, #3
 8003300:	2301      	movs	r3, #1
 8003302:	e77f      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003304:	2b00      	cmp	r3, #0
 8003306:	d100      	bne.n	800330a <__aeabi_dsub+0x5b6>
 8003308:	e673      	b.n	8002ff2 <__aeabi_dsub+0x29e>
 800330a:	464b      	mov	r3, r9
 800330c:	1b5f      	subs	r7, r3, r5
 800330e:	003b      	movs	r3, r7
 8003310:	2d00      	cmp	r5, #0
 8003312:	d100      	bne.n	8003316 <__aeabi_dsub+0x5c2>
 8003314:	e742      	b.n	800319c <__aeabi_dsub+0x448>
 8003316:	2f38      	cmp	r7, #56	@ 0x38
 8003318:	dd00      	ble.n	800331c <__aeabi_dsub+0x5c8>
 800331a:	e0ec      	b.n	80034f6 <__aeabi_dsub+0x7a2>
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	000e      	movs	r6, r1
 8003320:	041b      	lsls	r3, r3, #16
 8003322:	431c      	orrs	r4, r3
 8003324:	2f1f      	cmp	r7, #31
 8003326:	dc25      	bgt.n	8003374 <__aeabi_dsub+0x620>
 8003328:	2520      	movs	r5, #32
 800332a:	0023      	movs	r3, r4
 800332c:	1bed      	subs	r5, r5, r7
 800332e:	0001      	movs	r1, r0
 8003330:	40a8      	lsls	r0, r5
 8003332:	40ab      	lsls	r3, r5
 8003334:	40f9      	lsrs	r1, r7
 8003336:	1e45      	subs	r5, r0, #1
 8003338:	41a8      	sbcs	r0, r5
 800333a:	430b      	orrs	r3, r1
 800333c:	40fc      	lsrs	r4, r7
 800333e:	4318      	orrs	r0, r3
 8003340:	465b      	mov	r3, fp
 8003342:	1b1b      	subs	r3, r3, r4
 8003344:	469b      	mov	fp, r3
 8003346:	e739      	b.n	80031bc <__aeabi_dsub+0x468>
 8003348:	4666      	mov	r6, ip
 800334a:	2501      	movs	r5, #1
 800334c:	e562      	b.n	8002e14 <__aeabi_dsub+0xc0>
 800334e:	001f      	movs	r7, r3
 8003350:	4659      	mov	r1, fp
 8003352:	3f20      	subs	r7, #32
 8003354:	40f9      	lsrs	r1, r7
 8003356:	468c      	mov	ip, r1
 8003358:	2b20      	cmp	r3, #32
 800335a:	d005      	beq.n	8003368 <__aeabi_dsub+0x614>
 800335c:	2740      	movs	r7, #64	@ 0x40
 800335e:	4659      	mov	r1, fp
 8003360:	1afb      	subs	r3, r7, r3
 8003362:	4099      	lsls	r1, r3
 8003364:	430a      	orrs	r2, r1
 8003366:	4692      	mov	sl, r2
 8003368:	4657      	mov	r7, sl
 800336a:	1e7b      	subs	r3, r7, #1
 800336c:	419f      	sbcs	r7, r3
 800336e:	4663      	mov	r3, ip
 8003370:	431f      	orrs	r7, r3
 8003372:	e5c1      	b.n	8002ef8 <__aeabi_dsub+0x1a4>
 8003374:	003b      	movs	r3, r7
 8003376:	0025      	movs	r5, r4
 8003378:	3b20      	subs	r3, #32
 800337a:	40dd      	lsrs	r5, r3
 800337c:	2f20      	cmp	r7, #32
 800337e:	d004      	beq.n	800338a <__aeabi_dsub+0x636>
 8003380:	2340      	movs	r3, #64	@ 0x40
 8003382:	1bdb      	subs	r3, r3, r7
 8003384:	409c      	lsls	r4, r3
 8003386:	4320      	orrs	r0, r4
 8003388:	4680      	mov	r8, r0
 800338a:	4640      	mov	r0, r8
 800338c:	1e43      	subs	r3, r0, #1
 800338e:	4198      	sbcs	r0, r3
 8003390:	4328      	orrs	r0, r5
 8003392:	e713      	b.n	80031bc <__aeabi_dsub+0x468>
 8003394:	2900      	cmp	r1, #0
 8003396:	d09d      	beq.n	80032d4 <__aeabi_dsub+0x580>
 8003398:	2601      	movs	r6, #1
 800339a:	4663      	mov	r3, ip
 800339c:	465c      	mov	r4, fp
 800339e:	4690      	mov	r8, r2
 80033a0:	401e      	ands	r6, r3
 80033a2:	e6db      	b.n	800315c <__aeabi_dsub+0x408>
 80033a4:	1a17      	subs	r7, r2, r0
 80033a6:	465b      	mov	r3, fp
 80033a8:	42ba      	cmp	r2, r7
 80033aa:	4192      	sbcs	r2, r2
 80033ac:	1b1c      	subs	r4, r3, r4
 80033ae:	4252      	negs	r2, r2
 80033b0:	1aa4      	subs	r4, r4, r2
 80033b2:	0223      	lsls	r3, r4, #8
 80033b4:	d4c8      	bmi.n	8003348 <__aeabi_dsub+0x5f4>
 80033b6:	0763      	lsls	r3, r4, #29
 80033b8:	08ff      	lsrs	r7, r7, #3
 80033ba:	431f      	orrs	r7, r3
 80033bc:	4666      	mov	r6, ip
 80033be:	2301      	movs	r3, #1
 80033c0:	08e5      	lsrs	r5, r4, #3
 80033c2:	e71f      	b.n	8003204 <__aeabi_dsub+0x4b0>
 80033c4:	001d      	movs	r5, r3
 80033c6:	2400      	movs	r4, #0
 80033c8:	2700      	movs	r7, #0
 80033ca:	e657      	b.n	800307c <__aeabi_dsub+0x328>
 80033cc:	465c      	mov	r4, fp
 80033ce:	08d0      	lsrs	r0, r2, #3
 80033d0:	e66a      	b.n	80030a8 <__aeabi_dsub+0x354>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d100      	bne.n	80033d8 <__aeabi_dsub+0x684>
 80033d6:	e737      	b.n	8003248 <__aeabi_dsub+0x4f4>
 80033d8:	4653      	mov	r3, sl
 80033da:	08c0      	lsrs	r0, r0, #3
 80033dc:	0767      	lsls	r7, r4, #29
 80033de:	4307      	orrs	r7, r0
 80033e0:	08e5      	lsrs	r5, r4, #3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d100      	bne.n	80033e8 <__aeabi_dsub+0x694>
 80033e6:	e5b1      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80033e8:	2380      	movs	r3, #128	@ 0x80
 80033ea:	031b      	lsls	r3, r3, #12
 80033ec:	421d      	tst	r5, r3
 80033ee:	d008      	beq.n	8003402 <__aeabi_dsub+0x6ae>
 80033f0:	4659      	mov	r1, fp
 80033f2:	08c8      	lsrs	r0, r1, #3
 80033f4:	4218      	tst	r0, r3
 80033f6:	d104      	bne.n	8003402 <__aeabi_dsub+0x6ae>
 80033f8:	08d2      	lsrs	r2, r2, #3
 80033fa:	0749      	lsls	r1, r1, #29
 80033fc:	430a      	orrs	r2, r1
 80033fe:	0017      	movs	r7, r2
 8003400:	0005      	movs	r5, r0
 8003402:	0f7b      	lsrs	r3, r7, #29
 8003404:	00ff      	lsls	r7, r7, #3
 8003406:	08ff      	lsrs	r7, r7, #3
 8003408:	075b      	lsls	r3, r3, #29
 800340a:	431f      	orrs	r7, r3
 800340c:	e59e      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 800340e:	08c0      	lsrs	r0, r0, #3
 8003410:	0763      	lsls	r3, r4, #29
 8003412:	4318      	orrs	r0, r3
 8003414:	08e5      	lsrs	r5, r4, #3
 8003416:	2900      	cmp	r1, #0
 8003418:	d053      	beq.n	80034c2 <__aeabi_dsub+0x76e>
 800341a:	2380      	movs	r3, #128	@ 0x80
 800341c:	031b      	lsls	r3, r3, #12
 800341e:	421d      	tst	r5, r3
 8003420:	d00a      	beq.n	8003438 <__aeabi_dsub+0x6e4>
 8003422:	4659      	mov	r1, fp
 8003424:	08cc      	lsrs	r4, r1, #3
 8003426:	421c      	tst	r4, r3
 8003428:	d106      	bne.n	8003438 <__aeabi_dsub+0x6e4>
 800342a:	2601      	movs	r6, #1
 800342c:	4663      	mov	r3, ip
 800342e:	0025      	movs	r5, r4
 8003430:	08d0      	lsrs	r0, r2, #3
 8003432:	0749      	lsls	r1, r1, #29
 8003434:	4308      	orrs	r0, r1
 8003436:	401e      	ands	r6, r3
 8003438:	0f47      	lsrs	r7, r0, #29
 800343a:	00c0      	lsls	r0, r0, #3
 800343c:	08c0      	lsrs	r0, r0, #3
 800343e:	077f      	lsls	r7, r7, #29
 8003440:	4307      	orrs	r7, r0
 8003442:	e583      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 8003444:	1883      	adds	r3, r0, r2
 8003446:	4293      	cmp	r3, r2
 8003448:	4192      	sbcs	r2, r2
 800344a:	445c      	add	r4, fp
 800344c:	4252      	negs	r2, r2
 800344e:	18a5      	adds	r5, r4, r2
 8003450:	022a      	lsls	r2, r5, #8
 8003452:	d500      	bpl.n	8003456 <__aeabi_dsub+0x702>
 8003454:	e724      	b.n	80032a0 <__aeabi_dsub+0x54c>
 8003456:	076f      	lsls	r7, r5, #29
 8003458:	08db      	lsrs	r3, r3, #3
 800345a:	431f      	orrs	r7, r3
 800345c:	08ed      	lsrs	r5, r5, #3
 800345e:	2301      	movs	r3, #1
 8003460:	e6d0      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	000007ff 	.word	0x000007ff
 8003468:	000007fe 	.word	0x000007fe
 800346c:	ff7fffff 	.word	0xff7fffff
 8003470:	465b      	mov	r3, fp
 8003472:	08d2      	lsrs	r2, r2, #3
 8003474:	075f      	lsls	r7, r3, #29
 8003476:	4666      	mov	r6, ip
 8003478:	4317      	orrs	r7, r2
 800347a:	08dd      	lsrs	r5, r3, #3
 800347c:	e566      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 800347e:	0025      	movs	r5, r4
 8003480:	3b20      	subs	r3, #32
 8003482:	40dd      	lsrs	r5, r3
 8003484:	4663      	mov	r3, ip
 8003486:	2b20      	cmp	r3, #32
 8003488:	d005      	beq.n	8003496 <__aeabi_dsub+0x742>
 800348a:	2340      	movs	r3, #64	@ 0x40
 800348c:	4661      	mov	r1, ip
 800348e:	1a5b      	subs	r3, r3, r1
 8003490:	409c      	lsls	r4, r3
 8003492:	4320      	orrs	r0, r4
 8003494:	4680      	mov	r8, r0
 8003496:	4647      	mov	r7, r8
 8003498:	1e7b      	subs	r3, r7, #1
 800349a:	419f      	sbcs	r7, r3
 800349c:	432f      	orrs	r7, r5
 800349e:	e5a0      	b.n	8002fe2 <__aeabi_dsub+0x28e>
 80034a0:	2120      	movs	r1, #32
 80034a2:	2700      	movs	r7, #0
 80034a4:	1a09      	subs	r1, r1, r0
 80034a6:	e4d2      	b.n	8002e4e <__aeabi_dsub+0xfa>
 80034a8:	2f00      	cmp	r7, #0
 80034aa:	d100      	bne.n	80034ae <__aeabi_dsub+0x75a>
 80034ac:	e713      	b.n	80032d6 <__aeabi_dsub+0x582>
 80034ae:	465c      	mov	r4, fp
 80034b0:	0017      	movs	r7, r2
 80034b2:	2500      	movs	r5, #0
 80034b4:	e5f6      	b.n	80030a4 <__aeabi_dsub+0x350>
 80034b6:	08d7      	lsrs	r7, r2, #3
 80034b8:	0749      	lsls	r1, r1, #29
 80034ba:	2302      	movs	r3, #2
 80034bc:	430f      	orrs	r7, r1
 80034be:	092d      	lsrs	r5, r5, #4
 80034c0:	e6a0      	b.n	8003204 <__aeabi_dsub+0x4b0>
 80034c2:	0007      	movs	r7, r0
 80034c4:	e542      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80034c6:	465b      	mov	r3, fp
 80034c8:	2601      	movs	r6, #1
 80034ca:	075f      	lsls	r7, r3, #29
 80034cc:	08dd      	lsrs	r5, r3, #3
 80034ce:	4663      	mov	r3, ip
 80034d0:	08d2      	lsrs	r2, r2, #3
 80034d2:	4317      	orrs	r7, r2
 80034d4:	401e      	ands	r6, r3
 80034d6:	e539      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80034d8:	465b      	mov	r3, fp
 80034da:	08d2      	lsrs	r2, r2, #3
 80034dc:	075f      	lsls	r7, r3, #29
 80034de:	4317      	orrs	r7, r2
 80034e0:	08dd      	lsrs	r5, r3, #3
 80034e2:	e533      	b.n	8002f4c <__aeabi_dsub+0x1f8>
 80034e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003560 <__aeabi_dsub+0x80c>)
 80034e6:	08db      	lsrs	r3, r3, #3
 80034e8:	4022      	ands	r2, r4
 80034ea:	0757      	lsls	r7, r2, #29
 80034ec:	0252      	lsls	r2, r2, #9
 80034ee:	2501      	movs	r5, #1
 80034f0:	431f      	orrs	r7, r3
 80034f2:	0b14      	lsrs	r4, r2, #12
 80034f4:	e5c2      	b.n	800307c <__aeabi_dsub+0x328>
 80034f6:	000e      	movs	r6, r1
 80034f8:	2001      	movs	r0, #1
 80034fa:	e65f      	b.n	80031bc <__aeabi_dsub+0x468>
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00d      	beq.n	800351c <__aeabi_dsub+0x7c8>
 8003500:	464b      	mov	r3, r9
 8003502:	1b5b      	subs	r3, r3, r5
 8003504:	469c      	mov	ip, r3
 8003506:	2d00      	cmp	r5, #0
 8003508:	d100      	bne.n	800350c <__aeabi_dsub+0x7b8>
 800350a:	e548      	b.n	8002f9e <__aeabi_dsub+0x24a>
 800350c:	2701      	movs	r7, #1
 800350e:	2b38      	cmp	r3, #56	@ 0x38
 8003510:	dd00      	ble.n	8003514 <__aeabi_dsub+0x7c0>
 8003512:	e566      	b.n	8002fe2 <__aeabi_dsub+0x28e>
 8003514:	2380      	movs	r3, #128	@ 0x80
 8003516:	041b      	lsls	r3, r3, #16
 8003518:	431c      	orrs	r4, r3
 800351a:	e550      	b.n	8002fbe <__aeabi_dsub+0x26a>
 800351c:	1c6b      	adds	r3, r5, #1
 800351e:	4d11      	ldr	r5, [pc, #68]	@ (8003564 <__aeabi_dsub+0x810>)
 8003520:	422b      	tst	r3, r5
 8003522:	d000      	beq.n	8003526 <__aeabi_dsub+0x7d2>
 8003524:	e673      	b.n	800320e <__aeabi_dsub+0x4ba>
 8003526:	4659      	mov	r1, fp
 8003528:	0023      	movs	r3, r4
 800352a:	4311      	orrs	r1, r2
 800352c:	468a      	mov	sl, r1
 800352e:	4303      	orrs	r3, r0
 8003530:	e600      	b.n	8003134 <__aeabi_dsub+0x3e0>
 8003532:	0767      	lsls	r7, r4, #29
 8003534:	08c0      	lsrs	r0, r0, #3
 8003536:	2300      	movs	r3, #0
 8003538:	4307      	orrs	r7, r0
 800353a:	08e5      	lsrs	r5, r4, #3
 800353c:	e662      	b.n	8003204 <__aeabi_dsub+0x4b0>
 800353e:	0764      	lsls	r4, r4, #29
 8003540:	08ff      	lsrs	r7, r7, #3
 8003542:	4327      	orrs	r7, r4
 8003544:	0905      	lsrs	r5, r0, #4
 8003546:	e65d      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003548:	08d2      	lsrs	r2, r2, #3
 800354a:	0749      	lsls	r1, r1, #29
 800354c:	4311      	orrs	r1, r2
 800354e:	000f      	movs	r7, r1
 8003550:	2302      	movs	r3, #2
 8003552:	092d      	lsrs	r5, r5, #4
 8003554:	e656      	b.n	8003204 <__aeabi_dsub+0x4b0>
 8003556:	0007      	movs	r7, r0
 8003558:	e5a4      	b.n	80030a4 <__aeabi_dsub+0x350>
 800355a:	0038      	movs	r0, r7
 800355c:	e48f      	b.n	8002e7e <__aeabi_dsub+0x12a>
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	ff7fffff 	.word	0xff7fffff
 8003564:	000007fe 	.word	0x000007fe

08003568 <__aeabi_dcmpun>:
 8003568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800356a:	46c6      	mov	lr, r8
 800356c:	031e      	lsls	r6, r3, #12
 800356e:	0b36      	lsrs	r6, r6, #12
 8003570:	46b0      	mov	r8, r6
 8003572:	4e0d      	ldr	r6, [pc, #52]	@ (80035a8 <__aeabi_dcmpun+0x40>)
 8003574:	030c      	lsls	r4, r1, #12
 8003576:	004d      	lsls	r5, r1, #1
 8003578:	005f      	lsls	r7, r3, #1
 800357a:	b500      	push	{lr}
 800357c:	0b24      	lsrs	r4, r4, #12
 800357e:	0d6d      	lsrs	r5, r5, #21
 8003580:	0d7f      	lsrs	r7, r7, #21
 8003582:	42b5      	cmp	r5, r6
 8003584:	d00b      	beq.n	800359e <__aeabi_dcmpun+0x36>
 8003586:	4908      	ldr	r1, [pc, #32]	@ (80035a8 <__aeabi_dcmpun+0x40>)
 8003588:	2000      	movs	r0, #0
 800358a:	428f      	cmp	r7, r1
 800358c:	d104      	bne.n	8003598 <__aeabi_dcmpun+0x30>
 800358e:	4646      	mov	r6, r8
 8003590:	4316      	orrs	r6, r2
 8003592:	0030      	movs	r0, r6
 8003594:	1e43      	subs	r3, r0, #1
 8003596:	4198      	sbcs	r0, r3
 8003598:	bc80      	pop	{r7}
 800359a:	46b8      	mov	r8, r7
 800359c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800359e:	4304      	orrs	r4, r0
 80035a0:	2001      	movs	r0, #1
 80035a2:	2c00      	cmp	r4, #0
 80035a4:	d1f8      	bne.n	8003598 <__aeabi_dcmpun+0x30>
 80035a6:	e7ee      	b.n	8003586 <__aeabi_dcmpun+0x1e>
 80035a8:	000007ff 	.word	0x000007ff

080035ac <__aeabi_d2iz>:
 80035ac:	000b      	movs	r3, r1
 80035ae:	0002      	movs	r2, r0
 80035b0:	b570      	push	{r4, r5, r6, lr}
 80035b2:	4d16      	ldr	r5, [pc, #88]	@ (800360c <__aeabi_d2iz+0x60>)
 80035b4:	030c      	lsls	r4, r1, #12
 80035b6:	b082      	sub	sp, #8
 80035b8:	0049      	lsls	r1, r1, #1
 80035ba:	2000      	movs	r0, #0
 80035bc:	9200      	str	r2, [sp, #0]
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	0b24      	lsrs	r4, r4, #12
 80035c2:	0d49      	lsrs	r1, r1, #21
 80035c4:	0fde      	lsrs	r6, r3, #31
 80035c6:	42a9      	cmp	r1, r5
 80035c8:	dd04      	ble.n	80035d4 <__aeabi_d2iz+0x28>
 80035ca:	4811      	ldr	r0, [pc, #68]	@ (8003610 <__aeabi_d2iz+0x64>)
 80035cc:	4281      	cmp	r1, r0
 80035ce:	dd03      	ble.n	80035d8 <__aeabi_d2iz+0x2c>
 80035d0:	4b10      	ldr	r3, [pc, #64]	@ (8003614 <__aeabi_d2iz+0x68>)
 80035d2:	18f0      	adds	r0, r6, r3
 80035d4:	b002      	add	sp, #8
 80035d6:	bd70      	pop	{r4, r5, r6, pc}
 80035d8:	2080      	movs	r0, #128	@ 0x80
 80035da:	0340      	lsls	r0, r0, #13
 80035dc:	4320      	orrs	r0, r4
 80035de:	4c0e      	ldr	r4, [pc, #56]	@ (8003618 <__aeabi_d2iz+0x6c>)
 80035e0:	1a64      	subs	r4, r4, r1
 80035e2:	2c1f      	cmp	r4, #31
 80035e4:	dd08      	ble.n	80035f8 <__aeabi_d2iz+0x4c>
 80035e6:	4b0d      	ldr	r3, [pc, #52]	@ (800361c <__aeabi_d2iz+0x70>)
 80035e8:	1a5b      	subs	r3, r3, r1
 80035ea:	40d8      	lsrs	r0, r3
 80035ec:	0003      	movs	r3, r0
 80035ee:	4258      	negs	r0, r3
 80035f0:	2e00      	cmp	r6, #0
 80035f2:	d1ef      	bne.n	80035d4 <__aeabi_d2iz+0x28>
 80035f4:	0018      	movs	r0, r3
 80035f6:	e7ed      	b.n	80035d4 <__aeabi_d2iz+0x28>
 80035f8:	4b09      	ldr	r3, [pc, #36]	@ (8003620 <__aeabi_d2iz+0x74>)
 80035fa:	9a00      	ldr	r2, [sp, #0]
 80035fc:	469c      	mov	ip, r3
 80035fe:	0003      	movs	r3, r0
 8003600:	4461      	add	r1, ip
 8003602:	408b      	lsls	r3, r1
 8003604:	40e2      	lsrs	r2, r4
 8003606:	4313      	orrs	r3, r2
 8003608:	e7f1      	b.n	80035ee <__aeabi_d2iz+0x42>
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	000003fe 	.word	0x000003fe
 8003610:	0000041d 	.word	0x0000041d
 8003614:	7fffffff 	.word	0x7fffffff
 8003618:	00000433 	.word	0x00000433
 800361c:	00000413 	.word	0x00000413
 8003620:	fffffbed 	.word	0xfffffbed

08003624 <__aeabi_i2d>:
 8003624:	b570      	push	{r4, r5, r6, lr}
 8003626:	2800      	cmp	r0, #0
 8003628:	d016      	beq.n	8003658 <__aeabi_i2d+0x34>
 800362a:	17c3      	asrs	r3, r0, #31
 800362c:	18c5      	adds	r5, r0, r3
 800362e:	405d      	eors	r5, r3
 8003630:	0fc4      	lsrs	r4, r0, #31
 8003632:	0028      	movs	r0, r5
 8003634:	f000 f912 	bl	800385c <__clzsi2>
 8003638:	4b10      	ldr	r3, [pc, #64]	@ (800367c <__aeabi_i2d+0x58>)
 800363a:	1a1b      	subs	r3, r3, r0
 800363c:	055b      	lsls	r3, r3, #21
 800363e:	0d5b      	lsrs	r3, r3, #21
 8003640:	280a      	cmp	r0, #10
 8003642:	dc14      	bgt.n	800366e <__aeabi_i2d+0x4a>
 8003644:	0002      	movs	r2, r0
 8003646:	002e      	movs	r6, r5
 8003648:	3215      	adds	r2, #21
 800364a:	4096      	lsls	r6, r2
 800364c:	220b      	movs	r2, #11
 800364e:	1a12      	subs	r2, r2, r0
 8003650:	40d5      	lsrs	r5, r2
 8003652:	032d      	lsls	r5, r5, #12
 8003654:	0b2d      	lsrs	r5, r5, #12
 8003656:	e003      	b.n	8003660 <__aeabi_i2d+0x3c>
 8003658:	2400      	movs	r4, #0
 800365a:	2300      	movs	r3, #0
 800365c:	2500      	movs	r5, #0
 800365e:	2600      	movs	r6, #0
 8003660:	051b      	lsls	r3, r3, #20
 8003662:	432b      	orrs	r3, r5
 8003664:	07e4      	lsls	r4, r4, #31
 8003666:	4323      	orrs	r3, r4
 8003668:	0030      	movs	r0, r6
 800366a:	0019      	movs	r1, r3
 800366c:	bd70      	pop	{r4, r5, r6, pc}
 800366e:	380b      	subs	r0, #11
 8003670:	4085      	lsls	r5, r0
 8003672:	032d      	lsls	r5, r5, #12
 8003674:	2600      	movs	r6, #0
 8003676:	0b2d      	lsrs	r5, r5, #12
 8003678:	e7f2      	b.n	8003660 <__aeabi_i2d+0x3c>
 800367a:	46c0      	nop			@ (mov r8, r8)
 800367c:	0000041e 	.word	0x0000041e

08003680 <__aeabi_ui2d>:
 8003680:	b510      	push	{r4, lr}
 8003682:	1e04      	subs	r4, r0, #0
 8003684:	d010      	beq.n	80036a8 <__aeabi_ui2d+0x28>
 8003686:	f000 f8e9 	bl	800385c <__clzsi2>
 800368a:	4b0e      	ldr	r3, [pc, #56]	@ (80036c4 <__aeabi_ui2d+0x44>)
 800368c:	1a1b      	subs	r3, r3, r0
 800368e:	055b      	lsls	r3, r3, #21
 8003690:	0d5b      	lsrs	r3, r3, #21
 8003692:	280a      	cmp	r0, #10
 8003694:	dc0f      	bgt.n	80036b6 <__aeabi_ui2d+0x36>
 8003696:	220b      	movs	r2, #11
 8003698:	0021      	movs	r1, r4
 800369a:	1a12      	subs	r2, r2, r0
 800369c:	40d1      	lsrs	r1, r2
 800369e:	3015      	adds	r0, #21
 80036a0:	030a      	lsls	r2, r1, #12
 80036a2:	4084      	lsls	r4, r0
 80036a4:	0b12      	lsrs	r2, r2, #12
 80036a6:	e001      	b.n	80036ac <__aeabi_ui2d+0x2c>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2200      	movs	r2, #0
 80036ac:	051b      	lsls	r3, r3, #20
 80036ae:	4313      	orrs	r3, r2
 80036b0:	0020      	movs	r0, r4
 80036b2:	0019      	movs	r1, r3
 80036b4:	bd10      	pop	{r4, pc}
 80036b6:	0022      	movs	r2, r4
 80036b8:	380b      	subs	r0, #11
 80036ba:	4082      	lsls	r2, r0
 80036bc:	0312      	lsls	r2, r2, #12
 80036be:	2400      	movs	r4, #0
 80036c0:	0b12      	lsrs	r2, r2, #12
 80036c2:	e7f3      	b.n	80036ac <__aeabi_ui2d+0x2c>
 80036c4:	0000041e 	.word	0x0000041e

080036c8 <__aeabi_f2d>:
 80036c8:	b570      	push	{r4, r5, r6, lr}
 80036ca:	0242      	lsls	r2, r0, #9
 80036cc:	0043      	lsls	r3, r0, #1
 80036ce:	0fc4      	lsrs	r4, r0, #31
 80036d0:	20fe      	movs	r0, #254	@ 0xfe
 80036d2:	0e1b      	lsrs	r3, r3, #24
 80036d4:	1c59      	adds	r1, r3, #1
 80036d6:	0a55      	lsrs	r5, r2, #9
 80036d8:	4208      	tst	r0, r1
 80036da:	d00c      	beq.n	80036f6 <__aeabi_f2d+0x2e>
 80036dc:	21e0      	movs	r1, #224	@ 0xe0
 80036de:	0089      	lsls	r1, r1, #2
 80036e0:	468c      	mov	ip, r1
 80036e2:	076d      	lsls	r5, r5, #29
 80036e4:	0b12      	lsrs	r2, r2, #12
 80036e6:	4463      	add	r3, ip
 80036e8:	051b      	lsls	r3, r3, #20
 80036ea:	4313      	orrs	r3, r2
 80036ec:	07e4      	lsls	r4, r4, #31
 80036ee:	4323      	orrs	r3, r4
 80036f0:	0028      	movs	r0, r5
 80036f2:	0019      	movs	r1, r3
 80036f4:	bd70      	pop	{r4, r5, r6, pc}
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d114      	bne.n	8003724 <__aeabi_f2d+0x5c>
 80036fa:	2d00      	cmp	r5, #0
 80036fc:	d01b      	beq.n	8003736 <__aeabi_f2d+0x6e>
 80036fe:	0028      	movs	r0, r5
 8003700:	f000 f8ac 	bl	800385c <__clzsi2>
 8003704:	280a      	cmp	r0, #10
 8003706:	dc1c      	bgt.n	8003742 <__aeabi_f2d+0x7a>
 8003708:	230b      	movs	r3, #11
 800370a:	002a      	movs	r2, r5
 800370c:	1a1b      	subs	r3, r3, r0
 800370e:	40da      	lsrs	r2, r3
 8003710:	0003      	movs	r3, r0
 8003712:	3315      	adds	r3, #21
 8003714:	409d      	lsls	r5, r3
 8003716:	4b0e      	ldr	r3, [pc, #56]	@ (8003750 <__aeabi_f2d+0x88>)
 8003718:	0312      	lsls	r2, r2, #12
 800371a:	1a1b      	subs	r3, r3, r0
 800371c:	055b      	lsls	r3, r3, #21
 800371e:	0b12      	lsrs	r2, r2, #12
 8003720:	0d5b      	lsrs	r3, r3, #21
 8003722:	e7e1      	b.n	80036e8 <__aeabi_f2d+0x20>
 8003724:	2d00      	cmp	r5, #0
 8003726:	d009      	beq.n	800373c <__aeabi_f2d+0x74>
 8003728:	0b13      	lsrs	r3, r2, #12
 800372a:	2280      	movs	r2, #128	@ 0x80
 800372c:	0312      	lsls	r2, r2, #12
 800372e:	431a      	orrs	r2, r3
 8003730:	076d      	lsls	r5, r5, #29
 8003732:	4b08      	ldr	r3, [pc, #32]	@ (8003754 <__aeabi_f2d+0x8c>)
 8003734:	e7d8      	b.n	80036e8 <__aeabi_f2d+0x20>
 8003736:	2300      	movs	r3, #0
 8003738:	2200      	movs	r2, #0
 800373a:	e7d5      	b.n	80036e8 <__aeabi_f2d+0x20>
 800373c:	2200      	movs	r2, #0
 800373e:	4b05      	ldr	r3, [pc, #20]	@ (8003754 <__aeabi_f2d+0x8c>)
 8003740:	e7d2      	b.n	80036e8 <__aeabi_f2d+0x20>
 8003742:	0003      	movs	r3, r0
 8003744:	002a      	movs	r2, r5
 8003746:	3b0b      	subs	r3, #11
 8003748:	409a      	lsls	r2, r3
 800374a:	2500      	movs	r5, #0
 800374c:	e7e3      	b.n	8003716 <__aeabi_f2d+0x4e>
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	00000389 	.word	0x00000389
 8003754:	000007ff 	.word	0x000007ff

08003758 <__aeabi_d2f>:
 8003758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800375a:	004b      	lsls	r3, r1, #1
 800375c:	030f      	lsls	r7, r1, #12
 800375e:	0d5b      	lsrs	r3, r3, #21
 8003760:	4c3a      	ldr	r4, [pc, #232]	@ (800384c <__aeabi_d2f+0xf4>)
 8003762:	0f45      	lsrs	r5, r0, #29
 8003764:	b083      	sub	sp, #12
 8003766:	0a7f      	lsrs	r7, r7, #9
 8003768:	1c5e      	adds	r6, r3, #1
 800376a:	432f      	orrs	r7, r5
 800376c:	9000      	str	r0, [sp, #0]
 800376e:	9101      	str	r1, [sp, #4]
 8003770:	0fca      	lsrs	r2, r1, #31
 8003772:	00c5      	lsls	r5, r0, #3
 8003774:	4226      	tst	r6, r4
 8003776:	d00b      	beq.n	8003790 <__aeabi_d2f+0x38>
 8003778:	4935      	ldr	r1, [pc, #212]	@ (8003850 <__aeabi_d2f+0xf8>)
 800377a:	185c      	adds	r4, r3, r1
 800377c:	2cfe      	cmp	r4, #254	@ 0xfe
 800377e:	dd13      	ble.n	80037a8 <__aeabi_d2f+0x50>
 8003780:	20ff      	movs	r0, #255	@ 0xff
 8003782:	2300      	movs	r3, #0
 8003784:	05c0      	lsls	r0, r0, #23
 8003786:	4318      	orrs	r0, r3
 8003788:	07d2      	lsls	r2, r2, #31
 800378a:	4310      	orrs	r0, r2
 800378c:	b003      	add	sp, #12
 800378e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003790:	433d      	orrs	r5, r7
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <__aeabi_d2f+0x42>
 8003796:	2000      	movs	r0, #0
 8003798:	e7f4      	b.n	8003784 <__aeabi_d2f+0x2c>
 800379a:	2d00      	cmp	r5, #0
 800379c:	d0f0      	beq.n	8003780 <__aeabi_d2f+0x28>
 800379e:	2380      	movs	r3, #128	@ 0x80
 80037a0:	03db      	lsls	r3, r3, #15
 80037a2:	20ff      	movs	r0, #255	@ 0xff
 80037a4:	433b      	orrs	r3, r7
 80037a6:	e7ed      	b.n	8003784 <__aeabi_d2f+0x2c>
 80037a8:	2c00      	cmp	r4, #0
 80037aa:	dd0c      	ble.n	80037c6 <__aeabi_d2f+0x6e>
 80037ac:	9b00      	ldr	r3, [sp, #0]
 80037ae:	00ff      	lsls	r7, r7, #3
 80037b0:	019b      	lsls	r3, r3, #6
 80037b2:	1e58      	subs	r0, r3, #1
 80037b4:	4183      	sbcs	r3, r0
 80037b6:	0f69      	lsrs	r1, r5, #29
 80037b8:	433b      	orrs	r3, r7
 80037ba:	430b      	orrs	r3, r1
 80037bc:	0759      	lsls	r1, r3, #29
 80037be:	d127      	bne.n	8003810 <__aeabi_d2f+0xb8>
 80037c0:	08db      	lsrs	r3, r3, #3
 80037c2:	b2e0      	uxtb	r0, r4
 80037c4:	e7de      	b.n	8003784 <__aeabi_d2f+0x2c>
 80037c6:	0021      	movs	r1, r4
 80037c8:	3117      	adds	r1, #23
 80037ca:	db31      	blt.n	8003830 <__aeabi_d2f+0xd8>
 80037cc:	2180      	movs	r1, #128	@ 0x80
 80037ce:	201e      	movs	r0, #30
 80037d0:	0409      	lsls	r1, r1, #16
 80037d2:	4339      	orrs	r1, r7
 80037d4:	1b00      	subs	r0, r0, r4
 80037d6:	281f      	cmp	r0, #31
 80037d8:	dd2d      	ble.n	8003836 <__aeabi_d2f+0xde>
 80037da:	2602      	movs	r6, #2
 80037dc:	4276      	negs	r6, r6
 80037de:	1b34      	subs	r4, r6, r4
 80037e0:	000e      	movs	r6, r1
 80037e2:	40e6      	lsrs	r6, r4
 80037e4:	0034      	movs	r4, r6
 80037e6:	2820      	cmp	r0, #32
 80037e8:	d004      	beq.n	80037f4 <__aeabi_d2f+0x9c>
 80037ea:	481a      	ldr	r0, [pc, #104]	@ (8003854 <__aeabi_d2f+0xfc>)
 80037ec:	4684      	mov	ip, r0
 80037ee:	4463      	add	r3, ip
 80037f0:	4099      	lsls	r1, r3
 80037f2:	430d      	orrs	r5, r1
 80037f4:	002b      	movs	r3, r5
 80037f6:	1e59      	subs	r1, r3, #1
 80037f8:	418b      	sbcs	r3, r1
 80037fa:	4323      	orrs	r3, r4
 80037fc:	0759      	lsls	r1, r3, #29
 80037fe:	d003      	beq.n	8003808 <__aeabi_d2f+0xb0>
 8003800:	210f      	movs	r1, #15
 8003802:	4019      	ands	r1, r3
 8003804:	2904      	cmp	r1, #4
 8003806:	d10b      	bne.n	8003820 <__aeabi_d2f+0xc8>
 8003808:	019b      	lsls	r3, r3, #6
 800380a:	2000      	movs	r0, #0
 800380c:	0a5b      	lsrs	r3, r3, #9
 800380e:	e7b9      	b.n	8003784 <__aeabi_d2f+0x2c>
 8003810:	210f      	movs	r1, #15
 8003812:	4019      	ands	r1, r3
 8003814:	2904      	cmp	r1, #4
 8003816:	d104      	bne.n	8003822 <__aeabi_d2f+0xca>
 8003818:	019b      	lsls	r3, r3, #6
 800381a:	0a5b      	lsrs	r3, r3, #9
 800381c:	b2e0      	uxtb	r0, r4
 800381e:	e7b1      	b.n	8003784 <__aeabi_d2f+0x2c>
 8003820:	2400      	movs	r4, #0
 8003822:	3304      	adds	r3, #4
 8003824:	0159      	lsls	r1, r3, #5
 8003826:	d5f7      	bpl.n	8003818 <__aeabi_d2f+0xc0>
 8003828:	3401      	adds	r4, #1
 800382a:	2300      	movs	r3, #0
 800382c:	b2e0      	uxtb	r0, r4
 800382e:	e7a9      	b.n	8003784 <__aeabi_d2f+0x2c>
 8003830:	2000      	movs	r0, #0
 8003832:	2300      	movs	r3, #0
 8003834:	e7a6      	b.n	8003784 <__aeabi_d2f+0x2c>
 8003836:	4c08      	ldr	r4, [pc, #32]	@ (8003858 <__aeabi_d2f+0x100>)
 8003838:	191c      	adds	r4, r3, r4
 800383a:	002b      	movs	r3, r5
 800383c:	40a5      	lsls	r5, r4
 800383e:	40c3      	lsrs	r3, r0
 8003840:	40a1      	lsls	r1, r4
 8003842:	1e68      	subs	r0, r5, #1
 8003844:	4185      	sbcs	r5, r0
 8003846:	4329      	orrs	r1, r5
 8003848:	430b      	orrs	r3, r1
 800384a:	e7d7      	b.n	80037fc <__aeabi_d2f+0xa4>
 800384c:	000007fe 	.word	0x000007fe
 8003850:	fffffc80 	.word	0xfffffc80
 8003854:	fffffca2 	.word	0xfffffca2
 8003858:	fffffc82 	.word	0xfffffc82

0800385c <__clzsi2>:
 800385c:	211c      	movs	r1, #28
 800385e:	2301      	movs	r3, #1
 8003860:	041b      	lsls	r3, r3, #16
 8003862:	4298      	cmp	r0, r3
 8003864:	d301      	bcc.n	800386a <__clzsi2+0xe>
 8003866:	0c00      	lsrs	r0, r0, #16
 8003868:	3910      	subs	r1, #16
 800386a:	0a1b      	lsrs	r3, r3, #8
 800386c:	4298      	cmp	r0, r3
 800386e:	d301      	bcc.n	8003874 <__clzsi2+0x18>
 8003870:	0a00      	lsrs	r0, r0, #8
 8003872:	3908      	subs	r1, #8
 8003874:	091b      	lsrs	r3, r3, #4
 8003876:	4298      	cmp	r0, r3
 8003878:	d301      	bcc.n	800387e <__clzsi2+0x22>
 800387a:	0900      	lsrs	r0, r0, #4
 800387c:	3904      	subs	r1, #4
 800387e:	a202      	add	r2, pc, #8	@ (adr r2, 8003888 <__clzsi2+0x2c>)
 8003880:	5c10      	ldrb	r0, [r2, r0]
 8003882:	1840      	adds	r0, r0, r1
 8003884:	4770      	bx	lr
 8003886:	46c0      	nop			@ (mov r8, r8)
 8003888:	02020304 	.word	0x02020304
 800388c:	01010101 	.word	0x01010101
	...

08003898 <__clzdi2>:
 8003898:	b510      	push	{r4, lr}
 800389a:	2900      	cmp	r1, #0
 800389c:	d103      	bne.n	80038a6 <__clzdi2+0xe>
 800389e:	f7ff ffdd 	bl	800385c <__clzsi2>
 80038a2:	3020      	adds	r0, #32
 80038a4:	e002      	b.n	80038ac <__clzdi2+0x14>
 80038a6:	0008      	movs	r0, r1
 80038a8:	f7ff ffd8 	bl	800385c <__clzsi2>
 80038ac:	bd10      	pop	{r4, pc}
 80038ae:	46c0      	nop			@ (mov r8, r8)

080038b0 <HAL_UARTEx_RxEventCallback>:
/* USER CODE BEGIN 0 */
/**
 * @brief  Modbus RTU packet reception callback.
 * @note   This is the entry point for all Modbus communication.
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	000a      	movs	r2, r1
 80038ba:	1cbb      	adds	r3, r7, #2
 80038bc:	801a      	strh	r2, [r3, #0]
	// Check if the received data is for our SLAVE_ID
	if (RxData[0] == SLAVE_ID) {
 80038be:	4b1b      	ldr	r3, [pc, #108]	@ (800392c <HAL_UARTEx_RxEventCallback+0x7c>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b07      	cmp	r3, #7
 80038c4:	d127      	bne.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		// Set the activity flag for the Discrete Inputs (10002)
		g_modbus_activity_flag = 1;
 80038c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003930 <HAL_UARTEx_RxEventCallback+0x80>)
 80038c8:	2201      	movs	r2, #1
 80038ca:	701a      	strb	r2, [r3, #0]
		// uint16_t received_crc = (RxData[Size - 1] << 8) | RxData[Size - 2];
		// if (crc16(RxData, Size - 2) == received_crc)
		// {

		// Process the Function Code
		switch (RxData[1]) {
 80038cc:	4b17      	ldr	r3, [pc, #92]	@ (800392c <HAL_UARTEx_RxEventCallback+0x7c>)
 80038ce:	785b      	ldrb	r3, [r3, #1]
 80038d0:	2b10      	cmp	r3, #16
 80038d2:	d81c      	bhi.n	800390e <HAL_UARTEx_RxEventCallback+0x5e>
 80038d4:	009a      	lsls	r2, r3, #2
 80038d6:	4b17      	ldr	r3, [pc, #92]	@ (8003934 <HAL_UARTEx_RxEventCallback+0x84>)
 80038d8:	18d3      	adds	r3, r2, r3
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	469f      	mov	pc, r3
		case 0x03:
			readHoldingRegs();
 80038de:	f007 f931 	bl	800ab44 <readHoldingRegs>
			break;
 80038e2:	e018      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x04:
			readInputRegs();
 80038e4:	f007 f9b6 	bl	800ac54 <readInputRegs>
			break;
 80038e8:	e015      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x01:
			readCoils();
 80038ea:	f007 fa3b 	bl	800ad64 <readCoils>
			break;
 80038ee:	e012      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x02:
			readInputs();
 80038f0:	f007 fb0c 	bl	800af0c <readInputs>
			break;
 80038f4:	e00f      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x06:
			writeSingleReg();
 80038f6:	f007 fc7b 	bl	800b1f0 <writeSingleReg>
			break;
 80038fa:	e00c      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x10:
			writeHoldingRegs();
 80038fc:	f007 fbda 	bl	800b0b4 <writeHoldingRegs>
			break;
 8003900:	e009      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x05:
			writeSingleCoil();
 8003902:	f007 fcc7 	bl	800b294 <writeSingleCoil>
			break;
 8003906:	e006      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		case 0x0F:
			writeMultiCoils();
 8003908:	f007 fd4a 	bl	800b3a0 <writeMultiCoils>
			break;
 800390c:	e003      	b.n	8003916 <HAL_UARTEx_RxEventCallback+0x66>
		default:
			modbusException(ILLEGAL_FUNCTION);
 800390e:	2001      	movs	r0, #1
 8003910:	f007 f8f2 	bl	800aaf8 <modbusException>
			break;
 8003914:	46c0      	nop			@ (mov r8, r8)
		}
		// }
	}

	// Restart UART DMA reception
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 256);
 8003916:	2380      	movs	r3, #128	@ 0x80
 8003918:	005a      	lsls	r2, r3, #1
 800391a:	4904      	ldr	r1, [pc, #16]	@ (800392c <HAL_UARTEx_RxEventCallback+0x7c>)
 800391c:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <HAL_UARTEx_RxEventCallback+0x88>)
 800391e:	0018      	movs	r0, r3
 8003920:	f006 fff6 	bl	800a910 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8003924:	46c0      	nop			@ (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	b002      	add	sp, #8
 800392a:	bd80      	pop	{r7, pc}
 800392c:	20000084 	.word	0x20000084
 8003930:	2000055a 	.word	0x2000055a
 8003934:	0800cf84 	.word	0x0800cf84
 8003938:	20000478 	.word	0x20000478

0800393c <HAL_ADC_ConvCpltCallback>:

/**
 * @brief  ADC DMA Conversion Complete Callback.
 * @note   This function is called by the DMA interrupt when 4 ADC channels are read.
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
	// Pass the raw ADC data to the application layer for processing
	isADCFinished = 1;
 8003944:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <HAL_ADC_ConvCpltCallback+0x1c>)
 8003946:	2201      	movs	r2, #1
 8003948:	601a      	str	r2, [r3, #0]
	process_adc_data();
 800394a:	f007 fee7 	bl	800b71c <process_adc_data>
}
 800394e:	46c0      	nop			@ (mov r8, r8)
 8003950:	46bd      	mov	sp, r7
 8003952:	b002      	add	sp, #8
 8003954:	bd80      	pop	{r7, pc}
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	20000284 	.word	0x20000284

0800395c <HAL_SYSTICK_Callback>:
/**
 * @brief  SYSTICK timer callback, called every 1ms.
 * @note   This function only increments the master counter and sets flags.
 * The master counter is never reset (it overflows after 49 days).
 */
void HAL_SYSTICK_Callback(void) {
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0

	// Increment the master timer
	SYSTickTimer++;
 8003960:	4b3b      	ldr	r3, [pc, #236]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2001      	movs	r0, #1
 8003968:	2100      	movs	r1, #0
 800396a:	1812      	adds	r2, r2, r0
 800396c:	414b      	adcs	r3, r1
 800396e:	4938      	ldr	r1, [pc, #224]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 8003970:	600a      	str	r2, [r1, #0]
 8003972:	604b      	str	r3, [r1, #4]

	// Set flags based on modulo operation
	if (SYSTickTimer % 10 == 0) {
 8003974:	4b36      	ldr	r3, [pc, #216]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 8003976:	6818      	ldr	r0, [r3, #0]
 8003978:	6859      	ldr	r1, [r3, #4]
 800397a:	220a      	movs	r2, #10
 800397c:	2300      	movs	r3, #0
 800397e:	f7fc fdad 	bl	80004dc <__aeabi_uldivmod>
 8003982:	0010      	movs	r0, r2
 8003984:	0019      	movs	r1, r3
 8003986:	0003      	movs	r3, r0
 8003988:	430b      	orrs	r3, r1
 800398a:	d102      	bne.n	8003992 <HAL_SYSTICK_Callback+0x36>
		SysClkTim._10msn = 1;
 800398c:	4b31      	ldr	r3, [pc, #196]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 800398e:	2201      	movs	r2, #1
 8003990:	705a      	strb	r2, [r3, #1]
	}
	if (SYSTickTimer % 40 == 0) {
 8003992:	4b2f      	ldr	r3, [pc, #188]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	6859      	ldr	r1, [r3, #4]
 8003998:	2228      	movs	r2, #40	@ 0x28
 800399a:	2300      	movs	r3, #0
 800399c:	f7fc fd9e 	bl	80004dc <__aeabi_uldivmod>
 80039a0:	0010      	movs	r0, r2
 80039a2:	0019      	movs	r1, r3
 80039a4:	0003      	movs	r3, r0
 80039a6:	430b      	orrs	r3, r1
 80039a8:	d102      	bne.n	80039b0 <HAL_SYSTICK_Callback+0x54>
		SysClkTim._40msn = 1;
 80039aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 80039ac:	2201      	movs	r2, #1
 80039ae:	709a      	strb	r2, [r3, #2]
	}
	if (SYSTickTimer % 100 == 0) {
 80039b0:	4b27      	ldr	r3, [pc, #156]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 80039b2:	6818      	ldr	r0, [r3, #0]
 80039b4:	6859      	ldr	r1, [r3, #4]
 80039b6:	2264      	movs	r2, #100	@ 0x64
 80039b8:	2300      	movs	r3, #0
 80039ba:	f7fc fd8f 	bl	80004dc <__aeabi_uldivmod>
 80039be:	0010      	movs	r0, r2
 80039c0:	0019      	movs	r1, r3
 80039c2:	0003      	movs	r3, r0
 80039c4:	430b      	orrs	r3, r1
 80039c6:	d102      	bne.n	80039ce <HAL_SYSTICK_Callback+0x72>
		SysClkTim._100msn = 1;
 80039c8:	4b22      	ldr	r3, [pc, #136]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 80039ca:	2201      	movs	r2, #1
 80039cc:	70da      	strb	r2, [r3, #3]
	}
	if (SYSTickTimer % 250 == 0) {
 80039ce:	4b20      	ldr	r3, [pc, #128]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	6859      	ldr	r1, [r3, #4]
 80039d4:	22fa      	movs	r2, #250	@ 0xfa
 80039d6:	2300      	movs	r3, #0
 80039d8:	f7fc fd80 	bl	80004dc <__aeabi_uldivmod>
 80039dc:	0010      	movs	r0, r2
 80039de:	0019      	movs	r1, r3
 80039e0:	0003      	movs	r3, r0
 80039e2:	430b      	orrs	r3, r1
 80039e4:	d102      	bne.n	80039ec <HAL_SYSTICK_Callback+0x90>
		SysClkTim._250msn = 1;
 80039e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 80039e8:	2201      	movs	r2, #1
 80039ea:	711a      	strb	r2, [r3, #4]
	}
	if (SYSTickTimer % 500 == 0) {
 80039ec:	4b18      	ldr	r3, [pc, #96]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 80039ee:	6818      	ldr	r0, [r3, #0]
 80039f0:	6859      	ldr	r1, [r3, #4]
 80039f2:	22fa      	movs	r2, #250	@ 0xfa
 80039f4:	0052      	lsls	r2, r2, #1
 80039f6:	2300      	movs	r3, #0
 80039f8:	f7fc fd70 	bl	80004dc <__aeabi_uldivmod>
 80039fc:	0010      	movs	r0, r2
 80039fe:	0019      	movs	r1, r3
 8003a00:	0003      	movs	r3, r0
 8003a02:	430b      	orrs	r3, r1
 8003a04:	d102      	bne.n	8003a0c <HAL_SYSTICK_Callback+0xb0>
		SysClkTim._500msn = 1;
 8003a06:	4b13      	ldr	r3, [pc, #76]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	715a      	strb	r2, [r3, #5]
	}
	if (SYSTickTimer % 750 == 0) {
 8003a0c:	4b10      	ldr	r3, [pc, #64]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 8003a0e:	6818      	ldr	r0, [r3, #0]
 8003a10:	6859      	ldr	r1, [r3, #4]
 8003a12:	4a11      	ldr	r2, [pc, #68]	@ (8003a58 <HAL_SYSTICK_Callback+0xfc>)
 8003a14:	2300      	movs	r3, #0
 8003a16:	f7fc fd61 	bl	80004dc <__aeabi_uldivmod>
 8003a1a:	0010      	movs	r0, r2
 8003a1c:	0019      	movs	r1, r3
 8003a1e:	0003      	movs	r3, r0
 8003a20:	430b      	orrs	r3, r1
 8003a22:	d102      	bne.n	8003a2a <HAL_SYSTICK_Callback+0xce>
		SysClkTim._750msn = 1;
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 8003a26:	2201      	movs	r2, #1
 8003a28:	719a      	strb	r2, [r3, #6]
	}
	if (SYSTickTimer % 1000 == 0) {
 8003a2a:	4b09      	ldr	r3, [pc, #36]	@ (8003a50 <HAL_SYSTICK_Callback+0xf4>)
 8003a2c:	6818      	ldr	r0, [r3, #0]
 8003a2e:	6859      	ldr	r1, [r3, #4]
 8003a30:	22fa      	movs	r2, #250	@ 0xfa
 8003a32:	0092      	lsls	r2, r2, #2
 8003a34:	2300      	movs	r3, #0
 8003a36:	f7fc fd51 	bl	80004dc <__aeabi_uldivmod>
 8003a3a:	0010      	movs	r0, r2
 8003a3c:	0019      	movs	r1, r3
 8003a3e:	0003      	movs	r3, r0
 8003a40:	430b      	orrs	r3, r1
 8003a42:	d102      	bne.n	8003a4a <HAL_SYSTICK_Callback+0xee>
		SysClkTim._1sn = 1;
 8003a44:	4b03      	ldr	r3, [pc, #12]	@ (8003a54 <HAL_SYSTICK_Callback+0xf8>)
 8003a46:	2201      	movs	r2, #1
 8003a48:	71da      	strb	r2, [r3, #7]
	}
}
 8003a4a:	46c0      	nop			@ (mov r8, r8)
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	20000298 	.word	0x20000298
 8003a54:	20000290 	.word	0x20000290
 8003a58:	000002ee 	.word	0x000002ee

08003a5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a60:	f000 fef4 	bl	800484c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a64:	f000 f860 	bl	8003b28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a68:	f000 fb78 	bl	800415c <MX_GPIO_Init>
  MX_DMA_Init();
 8003a6c:	f000 fb58 	bl	8004120 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003a70:	f000 fb08 	bl	8004084 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8003a74:	f000 f8b6 	bl	8003be4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003a78:	f000 f956 	bl	8003d28 <MX_I2C1_Init>
  MX_TIM1_Init();
 8003a7c:	f000 f9c2 	bl	8003e04 <MX_TIM1_Init>
  MX_TIM16_Init();
 8003a80:	f000 fa78 	bl	8003f74 <MX_TIM16_Init>
  MX_RTC_Init();
 8003a84:	f000 f990 	bl	8003da8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	// Start Modbus UART reception
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 256);
 8003a88:	2380      	movs	r3, #128	@ 0x80
 8003a8a:	005a      	lsls	r2, r3, #1
 8003a8c:	4920      	ldr	r1, [pc, #128]	@ (8003b10 <main+0xb4>)
 8003a8e:	4b21      	ldr	r3, [pc, #132]	@ (8003b14 <main+0xb8>)
 8003a90:	0018      	movs	r0, r3
 8003a92:	f006 ff3d 	bl	800a910 <HAL_UARTEx_ReceiveToIdle_IT>

	// Initialize application sensors (IMU)
	init_inputs();
 8003a96:	f007 ff91 	bl	800b9bc <init_inputs>

	// Initialize application outputs (Start PWM Timers)
	init_outputs();
 8003a9a:	f008 f8d7 	bl	800bc4c <init_outputs>

	// Start ADC conversion with DMA in Circular Mode
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_VAL, 4);
 8003a9e:	491e      	ldr	r1, [pc, #120]	@ (8003b18 <main+0xbc>)
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b1c <main+0xc0>)
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	0018      	movs	r0, r3
 8003aa6:	f001 fa47 	bl	8004f38 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		/* Task 1: IMU Task (40ms period) */
		if (SysClkTim._40msn == 1) {
 8003aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8003b20 <main+0xc4>)
 8003aac:	789b      	ldrb	r3, [r3, #2]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d104      	bne.n	8003abc <main+0x60>
			SysClkTim._40msn = 0; // Clear the flag
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8003b20 <main+0xc4>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	709a      	strb	r2, [r3, #2]
			update_imu_angles();
 8003ab8:	f007 ff18 	bl	800b8ec <update_imu_angles>
		}

		/* Task 2: System Stats Task (750ms period) */
		if (SysClkTim._750msn == 1) {
 8003abc:	4b18      	ldr	r3, [pc, #96]	@ (8003b20 <main+0xc4>)
 8003abe:	799b      	ldrb	r3, [r3, #6]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d106      	bne.n	8003ad2 <main+0x76>
			SysClkTim._750msn = 0; // Clear the flag
 8003ac4:	4b16      	ldr	r3, [pc, #88]	@ (8003b20 <main+0xc4>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	719a      	strb	r2, [r3, #6]
			update_register_inputs();   // Update Uptime, Counters
 8003aca:	f007 ffd9 	bl	800ba80 <update_register_inputs>
			update_discrete_inputs(); // Update system status flags
 8003ace:	f007 fff9 	bl	800bac4 <update_discrete_inputs>
		}

		/* Task 3: Output Control Task (10ms period) */
		if (SysClkTim._10msn == 1) {
 8003ad2:	4b13      	ldr	r3, [pc, #76]	@ (8003b20 <main+0xc4>)
 8003ad4:	785b      	ldrb	r3, [r3, #1]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d104      	bne.n	8003ae4 <main+0x88>
			SysClkTim._10msn = 0; // Clear the flag
 8003ada:	4b11      	ldr	r3, [pc, #68]	@ (8003b20 <main+0xc4>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	705a      	strb	r2, [r3, #1]
			update_outputs(); // Check Modbus DB and update PWM/GPIOs
 8003ae0:	f008 f8cc 	bl	800bc7c <update_outputs>
		}
		if (SysClkTim._100msn == 1) {
 8003ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b20 <main+0xc4>)
 8003ae6:	78db      	ldrb	r3, [r3, #3]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d1de      	bne.n	8003aaa <main+0x4e>
			SysClkTim._100msn = 0; // Clear the flag
 8003aec:	4b0c      	ldr	r3, [pc, #48]	@ (8003b20 <main+0xc4>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	70da      	strb	r2, [r3, #3]
			if (isADCFinished == 1) {
 8003af2:	4b0c      	ldr	r3, [pc, #48]	@ (8003b24 <main+0xc8>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d1d7      	bne.n	8003aaa <main+0x4e>
				isADCFinished = 0;
 8003afa:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <main+0xc8>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_VAL, 4);
 8003b00:	4905      	ldr	r1, [pc, #20]	@ (8003b18 <main+0xbc>)
 8003b02:	4b06      	ldr	r3, [pc, #24]	@ (8003b1c <main+0xc0>)
 8003b04:	2204      	movs	r2, #4
 8003b06:	0018      	movs	r0, r3
 8003b08:	f001 fa16 	bl	8004f38 <HAL_ADC_Start_DMA>
		if (SysClkTim._40msn == 1) {
 8003b0c:	e7cd      	b.n	8003aaa <main+0x4e>
 8003b0e:	46c0      	nop			@ (mov r8, r8)
 8003b10:	20000084 	.word	0x20000084
 8003b14:	20000478 	.word	0x20000478
 8003b18:	20000288 	.word	0x20000288
 8003b1c:	200002a0 	.word	0x200002a0
 8003b20:	20000290 	.word	0x20000290
 8003b24:	20000284 	.word	0x20000284

08003b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b28:	b590      	push	{r4, r7, lr}
 8003b2a:	b093      	sub	sp, #76	@ 0x4c
 8003b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b2e:	2414      	movs	r4, #20
 8003b30:	193b      	adds	r3, r7, r4
 8003b32:	0018      	movs	r0, r3
 8003b34:	2334      	movs	r3, #52	@ 0x34
 8003b36:	001a      	movs	r2, r3
 8003b38:	2100      	movs	r1, #0
 8003b3a:	f008 fc5f 	bl	800c3fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b3e:	1d3b      	adds	r3, r7, #4
 8003b40:	0018      	movs	r0, r3
 8003b42:	2310      	movs	r3, #16
 8003b44:	001a      	movs	r2, r3
 8003b46:	2100      	movs	r1, #0
 8003b48:	f008 fc58 	bl	800c3fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b4c:	2380      	movs	r3, #128	@ 0x80
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	0018      	movs	r0, r3
 8003b52:	f003 f99d 	bl	8006e90 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003b56:	193b      	adds	r3, r7, r4
 8003b58:	220a      	movs	r2, #10
 8003b5a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003b5c:	193b      	adds	r3, r7, r4
 8003b5e:	2280      	movs	r2, #128	@ 0x80
 8003b60:	0052      	lsls	r2, r2, #1
 8003b62:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003b64:	0021      	movs	r1, r4
 8003b66:	187b      	adds	r3, r7, r1
 8003b68:	2200      	movs	r2, #0
 8003b6a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003b6c:	187b      	adds	r3, r7, r1
 8003b6e:	2240      	movs	r2, #64	@ 0x40
 8003b70:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003b72:	187b      	adds	r3, r7, r1
 8003b74:	2201      	movs	r2, #1
 8003b76:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b78:	187b      	adds	r3, r7, r1
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003b7e:	187b      	adds	r3, r7, r1
 8003b80:	2202      	movs	r2, #2
 8003b82:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003b84:	187b      	adds	r3, r7, r1
 8003b86:	2200      	movs	r2, #0
 8003b88:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003b8a:	187b      	adds	r3, r7, r1
 8003b8c:	2208      	movs	r2, #8
 8003b8e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003b90:	187b      	adds	r3, r7, r1
 8003b92:	2280      	movs	r2, #128	@ 0x80
 8003b94:	0292      	lsls	r2, r2, #10
 8003b96:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003b98:	187b      	adds	r3, r7, r1
 8003b9a:	2280      	movs	r2, #128	@ 0x80
 8003b9c:	0592      	lsls	r2, r2, #22
 8003b9e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ba0:	187b      	adds	r3, r7, r1
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f003 f9c0 	bl	8006f28 <HAL_RCC_OscConfig>
 8003ba8:	1e03      	subs	r3, r0, #0
 8003baa:	d001      	beq.n	8003bb0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003bac:	f000 fb78 	bl	80042a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bb0:	1d3b      	adds	r3, r7, #4
 8003bb2:	2207      	movs	r2, #7
 8003bb4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003bb6:	1d3b      	adds	r3, r7, #4
 8003bb8:	2202      	movs	r2, #2
 8003bba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003bbc:	1d3b      	adds	r3, r7, #4
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003bc2:	1d3b      	adds	r3, r7, #4
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003bc8:	1d3b      	adds	r3, r7, #4
 8003bca:	2102      	movs	r1, #2
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f003 fcbb 	bl	8007548 <HAL_RCC_ClockConfig>
 8003bd2:	1e03      	subs	r3, r0, #0
 8003bd4:	d001      	beq.n	8003bda <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8003bd6:	f000 fb63 	bl	80042a0 <Error_Handler>
  }
}
 8003bda:	46c0      	nop			@ (mov r8, r8)
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	b013      	add	sp, #76	@ 0x4c
 8003be0:	bd90      	pop	{r4, r7, pc}
	...

08003be4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003bea:	1d3b      	adds	r3, r7, #4
 8003bec:	0018      	movs	r0, r3
 8003bee:	230c      	movs	r3, #12
 8003bf0:	001a      	movs	r2, r3
 8003bf2:	2100      	movs	r1, #0
 8003bf4:	f008 fc02 	bl	800c3fc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003bf8:	4b46      	ldr	r3, [pc, #280]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003bfa:	4a47      	ldr	r2, [pc, #284]	@ (8003d18 <MX_ADC1_Init+0x134>)
 8003bfc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003bfe:	4b45      	ldr	r3, [pc, #276]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c00:	2280      	movs	r2, #128	@ 0x80
 8003c02:	05d2      	lsls	r2, r2, #23
 8003c04:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003c06:	4b43      	ldr	r3, [pc, #268]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c0c:	4b41      	ldr	r3, [pc, #260]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c0e:	2200      	movs	r2, #0
 8003c10:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003c12:	4b40      	ldr	r3, [pc, #256]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c14:	2280      	movs	r2, #128	@ 0x80
 8003c16:	0392      	lsls	r2, r2, #14
 8003c18:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003c1a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c1c:	2208      	movs	r2, #8
 8003c1e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003c20:	4b3c      	ldr	r3, [pc, #240]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003c26:	4b3b      	ldr	r3, [pc, #236]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003c2c:	4b39      	ldr	r3, [pc, #228]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 8003c32:	4b38      	ldr	r3, [pc, #224]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c34:	2204      	movs	r2, #4
 8003c36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c38:	4b36      	ldr	r3, [pc, #216]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c40:	4b34      	ldr	r3, [pc, #208]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c46:	4b33      	ldr	r3, [pc, #204]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003c4c:	4b31      	ldr	r3, [pc, #196]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c4e:	222c      	movs	r2, #44	@ 0x2c
 8003c50:	2100      	movs	r1, #0
 8003c52:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003c54:	4b2f      	ldr	r3, [pc, #188]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c5c:	2207      	movs	r2, #7
 8003c5e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8003c60:	4b2c      	ldr	r3, [pc, #176]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c62:	2207      	movs	r2, #7
 8003c64:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8003c66:	4b2b      	ldr	r3, [pc, #172]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c68:	223c      	movs	r2, #60	@ 0x3c
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003c6e:	4b29      	ldr	r3, [pc, #164]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c74:	4b27      	ldr	r3, [pc, #156]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c76:	0018      	movs	r0, r3
 8003c78:	f000 ffb6 	bl	8004be8 <HAL_ADC_Init>
 8003c7c:	1e03      	subs	r3, r0, #0
 8003c7e:	d001      	beq.n	8003c84 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8003c80:	f000 fb0e 	bl	80042a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003c84:	1d3b      	adds	r3, r7, #4
 8003c86:	2201      	movs	r2, #1
 8003c88:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c8a:	1d3b      	adds	r3, r7, #4
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003c90:	1d3b      	adds	r3, r7, #4
 8003c92:	2200      	movs	r2, #0
 8003c94:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c96:	1d3a      	adds	r2, r7, #4
 8003c98:	4b1e      	ldr	r3, [pc, #120]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003c9a:	0011      	movs	r1, r2
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f001 f9e9 	bl	8005074 <HAL_ADC_ConfigChannel>
 8003ca2:	1e03      	subs	r3, r0, #0
 8003ca4:	d001      	beq.n	8003caa <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8003ca6:	f000 fafb 	bl	80042a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003caa:	1d3b      	adds	r3, r7, #4
 8003cac:	4a1b      	ldr	r2, [pc, #108]	@ (8003d1c <MX_ADC1_Init+0x138>)
 8003cae:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003cb0:	1d3b      	adds	r3, r7, #4
 8003cb2:	2204      	movs	r2, #4
 8003cb4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cb6:	1d3a      	adds	r2, r7, #4
 8003cb8:	4b16      	ldr	r3, [pc, #88]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003cba:	0011      	movs	r1, r2
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	f001 f9d9 	bl	8005074 <HAL_ADC_ConfigChannel>
 8003cc2:	1e03      	subs	r3, r0, #0
 8003cc4:	d001      	beq.n	8003cca <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8003cc6:	f000 faeb 	bl	80042a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003cca:	1d3b      	adds	r3, r7, #4
 8003ccc:	4a14      	ldr	r2, [pc, #80]	@ (8003d20 <MX_ADC1_Init+0x13c>)
 8003cce:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003cd0:	1d3b      	adds	r3, r7, #4
 8003cd2:	2208      	movs	r2, #8
 8003cd4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cd6:	1d3a      	adds	r2, r7, #4
 8003cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003cda:	0011      	movs	r1, r2
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f001 f9c9 	bl	8005074 <HAL_ADC_ConfigChannel>
 8003ce2:	1e03      	subs	r3, r0, #0
 8003ce4:	d001      	beq.n	8003cea <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8003ce6:	f000 fadb 	bl	80042a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003cea:	1d3b      	adds	r3, r7, #4
 8003cec:	4a0d      	ldr	r2, [pc, #52]	@ (8003d24 <MX_ADC1_Init+0x140>)
 8003cee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003cf0:	1d3b      	adds	r3, r7, #4
 8003cf2:	220c      	movs	r2, #12
 8003cf4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cf6:	1d3a      	adds	r2, r7, #4
 8003cf8:	4b06      	ldr	r3, [pc, #24]	@ (8003d14 <MX_ADC1_Init+0x130>)
 8003cfa:	0011      	movs	r1, r2
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f001 f9b9 	bl	8005074 <HAL_ADC_ConfigChannel>
 8003d02:	1e03      	subs	r3, r0, #0
 8003d04:	d001      	beq.n	8003d0a <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8003d06:	f000 facb 	bl	80042a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b004      	add	sp, #16
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	200002a0 	.word	0x200002a0
 8003d18:	40012400 	.word	0x40012400
 8003d1c:	04000002 	.word	0x04000002
 8003d20:	10000010 	.word	0x10000010
 8003d24:	14000020 	.word	0x14000020

08003d28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003da0 <MX_I2C1_Init+0x78>)
 8003d30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8003d32:	4b1a      	ldr	r3, [pc, #104]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d34:	4a1b      	ldr	r2, [pc, #108]	@ (8003da4 <MX_I2C1_Init+0x7c>)
 8003d36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003d38:	4b18      	ldr	r3, [pc, #96]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d3e:	4b17      	ldr	r3, [pc, #92]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d40:	2201      	movs	r2, #1
 8003d42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d44:	4b15      	ldr	r3, [pc, #84]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003d4a:	4b14      	ldr	r3, [pc, #80]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003d50:	4b12      	ldr	r3, [pc, #72]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d56:	4b11      	ldr	r3, [pc, #68]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d62:	4b0e      	ldr	r3, [pc, #56]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d64:	0018      	movs	r0, r3
 8003d66:	f002 f9f7 	bl	8006158 <HAL_I2C_Init>
 8003d6a:	1e03      	subs	r3, r0, #0
 8003d6c:	d001      	beq.n	8003d72 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003d6e:	f000 fa97 	bl	80042a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003d72:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d74:	2100      	movs	r1, #0
 8003d76:	0018      	movs	r0, r3
 8003d78:	f002 fff2 	bl	8006d60 <HAL_I2CEx_ConfigAnalogFilter>
 8003d7c:	1e03      	subs	r3, r0, #0
 8003d7e:	d001      	beq.n	8003d84 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003d80:	f000 fa8e 	bl	80042a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003d84:	4b05      	ldr	r3, [pc, #20]	@ (8003d9c <MX_I2C1_Init+0x74>)
 8003d86:	2100      	movs	r1, #0
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f003 f835 	bl	8006df8 <HAL_I2CEx_ConfigDigitalFilter>
 8003d8e:	1e03      	subs	r3, r0, #0
 8003d90:	d001      	beq.n	8003d96 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003d92:	f000 fa85 	bl	80042a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	20000360 	.word	0x20000360
 8003da0:	40005400 	.word	0x40005400
 8003da4:	10b17db5 	.word	0x10b17db5

08003da8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003dac:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dae:	4a14      	ldr	r2, [pc, #80]	@ (8003e00 <MX_RTC_Init+0x58>)
 8003db0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003db2:	4b12      	ldr	r3, [pc, #72]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8003db8:	4b10      	ldr	r3, [pc, #64]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dba:	227f      	movs	r2, #127	@ 0x7f
 8003dbc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8003dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dc0:	22ff      	movs	r2, #255	@ 0xff
 8003dc2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003dca:	4b0c      	ldr	r3, [pc, #48]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003dd6:	4b09      	ldr	r3, [pc, #36]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003dd8:	2280      	movs	r2, #128	@ 0x80
 8003dda:	05d2      	lsls	r2, r2, #23
 8003ddc:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8003dde:	4b07      	ldr	r3, [pc, #28]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003de4:	4b05      	ldr	r3, [pc, #20]	@ (8003dfc <MX_RTC_Init+0x54>)
 8003de6:	0018      	movs	r0, r3
 8003de8:	f003 fe7e 	bl	8007ae8 <HAL_RTC_Init>
 8003dec:	1e03      	subs	r3, r0, #0
 8003dee:	d001      	beq.n	8003df4 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8003df0:	f000 fa56 	bl	80042a0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003df4:	46c0      	nop			@ (mov r8, r8)
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	46c0      	nop			@ (mov r8, r8)
 8003dfc:	200003b4 	.word	0x200003b4
 8003e00:	40002800 	.word	0x40002800

08003e04 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b098      	sub	sp, #96	@ 0x60
 8003e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e0a:	2354      	movs	r3, #84	@ 0x54
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	0018      	movs	r0, r3
 8003e10:	230c      	movs	r3, #12
 8003e12:	001a      	movs	r2, r3
 8003e14:	2100      	movs	r1, #0
 8003e16:	f008 faf1 	bl	800c3fc <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003e1a:	2338      	movs	r3, #56	@ 0x38
 8003e1c:	18fb      	adds	r3, r7, r3
 8003e1e:	0018      	movs	r0, r3
 8003e20:	231c      	movs	r3, #28
 8003e22:	001a      	movs	r2, r3
 8003e24:	2100      	movs	r1, #0
 8003e26:	f008 fae9 	bl	800c3fc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003e2a:	1d3b      	adds	r3, r7, #4
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	2334      	movs	r3, #52	@ 0x34
 8003e30:	001a      	movs	r2, r3
 8003e32:	2100      	movs	r1, #0
 8003e34:	f008 fae2 	bl	800c3fc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003e38:	4b4b      	ldr	r3, [pc, #300]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e3a:	4a4c      	ldr	r2, [pc, #304]	@ (8003f6c <MX_TIM1_Init+0x168>)
 8003e3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003e3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e44:	4b48      	ldr	r3, [pc, #288]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003e4a:	4b47      	ldr	r3, [pc, #284]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e4c:	4a48      	ldr	r2, [pc, #288]	@ (8003f70 <MX_TIM1_Init+0x16c>)
 8003e4e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e50:	4b45      	ldr	r3, [pc, #276]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003e56:	4b44      	ldr	r3, [pc, #272]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e5c:	4b42      	ldr	r3, [pc, #264]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003e62:	4b41      	ldr	r3, [pc, #260]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e64:	0018      	movs	r0, r3
 8003e66:	f003 ffe5 	bl	8007e34 <HAL_TIM_PWM_Init>
 8003e6a:	1e03      	subs	r3, r0, #0
 8003e6c:	d001      	beq.n	8003e72 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8003e6e:	f000 fa17 	bl	80042a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e72:	2154      	movs	r1, #84	@ 0x54
 8003e74:	187b      	adds	r3, r7, r1
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003e7a:	187b      	adds	r3, r7, r1
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e80:	187b      	adds	r3, r7, r1
 8003e82:	2200      	movs	r2, #0
 8003e84:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003e86:	187a      	adds	r2, r7, r1
 8003e88:	4b37      	ldr	r3, [pc, #220]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003e8a:	0011      	movs	r1, r2
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f004 fd3b 	bl	8008908 <HAL_TIMEx_MasterConfigSynchronization>
 8003e92:	1e03      	subs	r3, r0, #0
 8003e94:	d001      	beq.n	8003e9a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003e96:	f000 fa03 	bl	80042a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e9a:	2138      	movs	r1, #56	@ 0x38
 8003e9c:	187b      	adds	r3, r7, r1
 8003e9e:	2260      	movs	r2, #96	@ 0x60
 8003ea0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003ea2:	187b      	adds	r3, r7, r1
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ea8:	187b      	adds	r3, r7, r1
 8003eaa:	2200      	movs	r2, #0
 8003eac:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003eae:	187b      	adds	r3, r7, r1
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003eb4:	187b      	adds	r3, r7, r1
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003eba:	187b      	adds	r3, r7, r1
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003ec0:	187b      	adds	r3, r7, r1
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ec6:	1879      	adds	r1, r7, r1
 8003ec8:	4b27      	ldr	r3, [pc, #156]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f004 f8e1 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 8003ed2:	1e03      	subs	r3, r0, #0
 8003ed4:	d001      	beq.n	8003eda <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8003ed6:	f000 f9e3 	bl	80042a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003eda:	2338      	movs	r3, #56	@ 0x38
 8003edc:	18f9      	adds	r1, r7, r3
 8003ede:	4b22      	ldr	r3, [pc, #136]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003ee0:	2204      	movs	r2, #4
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f004 f8d6 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 8003ee8:	1e03      	subs	r3, r0, #0
 8003eea:	d001      	beq.n	8003ef0 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8003eec:	f000 f9d8 	bl	80042a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003ef0:	1d3b      	adds	r3, r7, #4
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003ef6:	1d3b      	adds	r3, r7, #4
 8003ef8:	2200      	movs	r2, #0
 8003efa:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003efc:	1d3b      	adds	r3, r7, #4
 8003efe:	2200      	movs	r2, #0
 8003f00:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003f02:	1d3b      	adds	r3, r7, #4
 8003f04:	2200      	movs	r2, #0
 8003f06:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003f08:	1d3b      	adds	r3, r7, #4
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003f0e:	1d3b      	adds	r3, r7, #4
 8003f10:	2280      	movs	r2, #128	@ 0x80
 8003f12:	0192      	lsls	r2, r2, #6
 8003f14:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003f16:	1d3b      	adds	r3, r7, #4
 8003f18:	2200      	movs	r2, #0
 8003f1a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003f1c:	1d3b      	adds	r3, r7, #4
 8003f1e:	2200      	movs	r2, #0
 8003f20:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003f22:	1d3b      	adds	r3, r7, #4
 8003f24:	2200      	movs	r2, #0
 8003f26:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003f28:	1d3b      	adds	r3, r7, #4
 8003f2a:	2280      	movs	r2, #128	@ 0x80
 8003f2c:	0492      	lsls	r2, r2, #18
 8003f2e:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003f30:	1d3b      	adds	r3, r7, #4
 8003f32:	2200      	movs	r2, #0
 8003f34:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003f36:	1d3b      	adds	r3, r7, #4
 8003f38:	2200      	movs	r2, #0
 8003f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003f3c:	1d3b      	adds	r3, r7, #4
 8003f3e:	2200      	movs	r2, #0
 8003f40:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003f42:	1d3a      	adds	r2, r7, #4
 8003f44:	4b08      	ldr	r3, [pc, #32]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003f46:	0011      	movs	r1, r2
 8003f48:	0018      	movs	r0, r3
 8003f4a:	f004 fd3f 	bl	80089cc <HAL_TIMEx_ConfigBreakDeadTime>
 8003f4e:	1e03      	subs	r3, r0, #0
 8003f50:	d001      	beq.n	8003f56 <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8003f52:	f000 f9a5 	bl	80042a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003f56:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <MX_TIM1_Init+0x164>)
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f000 fb1d 	bl	8004598 <HAL_TIM_MspPostInit>

}
 8003f5e:	46c0      	nop			@ (mov r8, r8)
 8003f60:	46bd      	mov	sp, r7
 8003f62:	b018      	add	sp, #96	@ 0x60
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	46c0      	nop			@ (mov r8, r8)
 8003f68:	200003e0 	.word	0x200003e0
 8003f6c:	40012c00 	.word	0x40012c00
 8003f70:	0000ffff 	.word	0x0000ffff

08003f74 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b094      	sub	sp, #80	@ 0x50
 8003f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003f7a:	2334      	movs	r3, #52	@ 0x34
 8003f7c:	18fb      	adds	r3, r7, r3
 8003f7e:	0018      	movs	r0, r3
 8003f80:	231c      	movs	r3, #28
 8003f82:	001a      	movs	r2, r3
 8003f84:	2100      	movs	r1, #0
 8003f86:	f008 fa39 	bl	800c3fc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003f8a:	003b      	movs	r3, r7
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	2334      	movs	r3, #52	@ 0x34
 8003f90:	001a      	movs	r2, r3
 8003f92:	2100      	movs	r1, #0
 8003f94:	f008 fa32 	bl	800c3fc <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003f98:	4b37      	ldr	r3, [pc, #220]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003f9a:	4a38      	ldr	r2, [pc, #224]	@ (800407c <MX_TIM16_Init+0x108>)
 8003f9c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8003f9e:	4b36      	ldr	r3, [pc, #216]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fa4:	4b34      	ldr	r3, [pc, #208]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8003faa:	4b33      	ldr	r3, [pc, #204]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fac:	4a34      	ldr	r2, [pc, #208]	@ (8004080 <MX_TIM16_Init+0x10c>)
 8003fae:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fb0:	4b31      	ldr	r3, [pc, #196]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003fb6:	4b30      	ldr	r3, [pc, #192]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f003 fedd 	bl	8007d84 <HAL_TIM_Base_Init>
 8003fca:	1e03      	subs	r3, r0, #0
 8003fcc:	d001      	beq.n	8003fd2 <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8003fce:	f000 f967 	bl	80042a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8003fd2:	4b29      	ldr	r3, [pc, #164]	@ (8004078 <MX_TIM16_Init+0x104>)
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f003 ff2d 	bl	8007e34 <HAL_TIM_PWM_Init>
 8003fda:	1e03      	subs	r3, r0, #0
 8003fdc:	d001      	beq.n	8003fe2 <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 8003fde:	f000 f95f 	bl	80042a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003fe2:	2134      	movs	r1, #52	@ 0x34
 8003fe4:	187b      	adds	r3, r7, r1
 8003fe6:	2260      	movs	r2, #96	@ 0x60
 8003fe8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003fea:	187b      	adds	r3, r7, r1
 8003fec:	2200      	movs	r2, #0
 8003fee:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ff0:	187b      	adds	r3, r7, r1
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003ff6:	187b      	adds	r3, r7, r1
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ffc:	187b      	adds	r3, r7, r1
 8003ffe:	2200      	movs	r2, #0
 8004000:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004002:	187b      	adds	r3, r7, r1
 8004004:	2200      	movs	r2, #0
 8004006:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004008:	187b      	adds	r3, r7, r1
 800400a:	2200      	movs	r2, #0
 800400c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800400e:	1879      	adds	r1, r7, r1
 8004010:	4b19      	ldr	r3, [pc, #100]	@ (8004078 <MX_TIM16_Init+0x104>)
 8004012:	2200      	movs	r2, #0
 8004014:	0018      	movs	r0, r3
 8004016:	f004 f83d 	bl	8008094 <HAL_TIM_PWM_ConfigChannel>
 800401a:	1e03      	subs	r3, r0, #0
 800401c:	d001      	beq.n	8004022 <MX_TIM16_Init+0xae>
  {
    Error_Handler();
 800401e:	f000 f93f 	bl	80042a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004022:	003b      	movs	r3, r7
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004028:	003b      	movs	r3, r7
 800402a:	2200      	movs	r2, #0
 800402c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800402e:	003b      	movs	r3, r7
 8004030:	2200      	movs	r2, #0
 8004032:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004034:	003b      	movs	r3, r7
 8004036:	2200      	movs	r2, #0
 8004038:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800403a:	003b      	movs	r3, r7
 800403c:	2200      	movs	r2, #0
 800403e:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004040:	003b      	movs	r3, r7
 8004042:	2280      	movs	r2, #128	@ 0x80
 8004044:	0192      	lsls	r2, r2, #6
 8004046:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004048:	003b      	movs	r3, r7
 800404a:	2200      	movs	r2, #0
 800404c:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800404e:	003b      	movs	r3, r7
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8004054:	003a      	movs	r2, r7
 8004056:	4b08      	ldr	r3, [pc, #32]	@ (8004078 <MX_TIM16_Init+0x104>)
 8004058:	0011      	movs	r1, r2
 800405a:	0018      	movs	r0, r3
 800405c:	f004 fcb6 	bl	80089cc <HAL_TIMEx_ConfigBreakDeadTime>
 8004060:	1e03      	subs	r3, r0, #0
 8004062:	d001      	beq.n	8004068 <MX_TIM16_Init+0xf4>
  {
    Error_Handler();
 8004064:	f000 f91c 	bl	80042a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8004068:	4b03      	ldr	r3, [pc, #12]	@ (8004078 <MX_TIM16_Init+0x104>)
 800406a:	0018      	movs	r0, r3
 800406c:	f000 fa94 	bl	8004598 <HAL_TIM_MspPostInit>

}
 8004070:	46c0      	nop			@ (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b014      	add	sp, #80	@ 0x50
 8004076:	bd80      	pop	{r7, pc}
 8004078:	2000042c 	.word	0x2000042c
 800407c:	40014400 	.word	0x40014400
 8004080:	0000ffff 	.word	0x0000ffff

08004084 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004088:	4b23      	ldr	r3, [pc, #140]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 800408a:	4a24      	ldr	r2, [pc, #144]	@ (800411c <MX_USART1_UART_Init+0x98>)
 800408c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800408e:	4b22      	ldr	r3, [pc, #136]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 8004090:	22e1      	movs	r2, #225	@ 0xe1
 8004092:	0252      	lsls	r2, r2, #9
 8004094:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004096:	4b20      	ldr	r3, [pc, #128]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 8004098:	2200      	movs	r2, #0
 800409a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800409c:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 800409e:	2200      	movs	r2, #0
 80040a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040aa:	220c      	movs	r2, #12
 80040ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040b4:	4b18      	ldr	r3, [pc, #96]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040ba:	4b17      	ldr	r3, [pc, #92]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040bc:	2200      	movs	r2, #0
 80040be:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80040c0:	4b15      	ldr	r3, [pc, #84]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040c6:	4b14      	ldr	r3, [pc, #80]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040cc:	4b12      	ldr	r3, [pc, #72]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040ce:	0018      	movs	r0, r3
 80040d0:	f004 fd18 	bl	8008b04 <HAL_UART_Init>
 80040d4:	1e03      	subs	r3, r0, #0
 80040d6:	d001      	beq.n	80040dc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80040d8:	f000 f8e2 	bl	80042a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040de:	2100      	movs	r1, #0
 80040e0:	0018      	movs	r0, r3
 80040e2:	f006 fb93 	bl	800a80c <HAL_UARTEx_SetTxFifoThreshold>
 80040e6:	1e03      	subs	r3, r0, #0
 80040e8:	d001      	beq.n	80040ee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80040ea:	f000 f8d9 	bl	80042a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 80040f0:	2100      	movs	r1, #0
 80040f2:	0018      	movs	r0, r3
 80040f4:	f006 fbca 	bl	800a88c <HAL_UARTEx_SetRxFifoThreshold>
 80040f8:	1e03      	subs	r3, r0, #0
 80040fa:	d001      	beq.n	8004100 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80040fc:	f000 f8d0 	bl	80042a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <MX_USART1_UART_Init+0x94>)
 8004102:	0018      	movs	r0, r3
 8004104:	f006 fb48 	bl	800a798 <HAL_UARTEx_DisableFifoMode>
 8004108:	1e03      	subs	r3, r0, #0
 800410a:	d001      	beq.n	8004110 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800410c:	f000 f8c8 	bl	80042a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004110:	46c0      	nop			@ (mov r8, r8)
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	20000478 	.word	0x20000478
 800411c:	40013800 	.word	0x40013800

08004120 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004126:	4b0c      	ldr	r3, [pc, #48]	@ (8004158 <MX_DMA_Init+0x38>)
 8004128:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800412a:	4b0b      	ldr	r3, [pc, #44]	@ (8004158 <MX_DMA_Init+0x38>)
 800412c:	2101      	movs	r1, #1
 800412e:	430a      	orrs	r2, r1
 8004130:	639a      	str	r2, [r3, #56]	@ 0x38
 8004132:	4b09      	ldr	r3, [pc, #36]	@ (8004158 <MX_DMA_Init+0x38>)
 8004134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004136:	2201      	movs	r2, #1
 8004138:	4013      	ands	r3, r2
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800413e:	2200      	movs	r2, #0
 8004140:	2100      	movs	r1, #0
 8004142:	2009      	movs	r0, #9
 8004144:	f001 fb2e 	bl	80057a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004148:	2009      	movs	r0, #9
 800414a:	f001 fb40 	bl	80057ce <HAL_NVIC_EnableIRQ>

}
 800414e:	46c0      	nop			@ (mov r8, r8)
 8004150:	46bd      	mov	sp, r7
 8004152:	b002      	add	sp, #8
 8004154:	bd80      	pop	{r7, pc}
 8004156:	46c0      	nop			@ (mov r8, r8)
 8004158:	40021000 	.word	0x40021000

0800415c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800415c:	b590      	push	{r4, r7, lr}
 800415e:	b08b      	sub	sp, #44	@ 0x2c
 8004160:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004162:	2414      	movs	r4, #20
 8004164:	193b      	adds	r3, r7, r4
 8004166:	0018      	movs	r0, r3
 8004168:	2314      	movs	r3, #20
 800416a:	001a      	movs	r2, r3
 800416c:	2100      	movs	r1, #0
 800416e:	f008 f945 	bl	800c3fc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004172:	4b48      	ldr	r3, [pc, #288]	@ (8004294 <MX_GPIO_Init+0x138>)
 8004174:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004176:	4b47      	ldr	r3, [pc, #284]	@ (8004294 <MX_GPIO_Init+0x138>)
 8004178:	2104      	movs	r1, #4
 800417a:	430a      	orrs	r2, r1
 800417c:	635a      	str	r2, [r3, #52]	@ 0x34
 800417e:	4b45      	ldr	r3, [pc, #276]	@ (8004294 <MX_GPIO_Init+0x138>)
 8004180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004182:	2204      	movs	r2, #4
 8004184:	4013      	ands	r3, r2
 8004186:	613b      	str	r3, [r7, #16]
 8004188:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800418a:	4b42      	ldr	r3, [pc, #264]	@ (8004294 <MX_GPIO_Init+0x138>)
 800418c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800418e:	4b41      	ldr	r3, [pc, #260]	@ (8004294 <MX_GPIO_Init+0x138>)
 8004190:	2120      	movs	r1, #32
 8004192:	430a      	orrs	r2, r1
 8004194:	635a      	str	r2, [r3, #52]	@ 0x34
 8004196:	4b3f      	ldr	r3, [pc, #252]	@ (8004294 <MX_GPIO_Init+0x138>)
 8004198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800419a:	2220      	movs	r2, #32
 800419c:	4013      	ands	r3, r2
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80041a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041a8:	2101      	movs	r1, #1
 80041aa:	430a      	orrs	r2, r1
 80041ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80041ae:	4b39      	ldr	r3, [pc, #228]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b2:	2201      	movs	r2, #1
 80041b4:	4013      	ands	r3, r2
 80041b6:	60bb      	str	r3, [r7, #8]
 80041b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ba:	4b36      	ldr	r3, [pc, #216]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041be:	4b35      	ldr	r3, [pc, #212]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041c0:	2102      	movs	r1, #2
 80041c2:	430a      	orrs	r2, r1
 80041c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80041c6:	4b33      	ldr	r3, [pc, #204]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041ca:	2202      	movs	r2, #2
 80041cc:	4013      	ands	r3, r2
 80041ce:	607b      	str	r3, [r7, #4]
 80041d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80041d2:	4b30      	ldr	r3, [pc, #192]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041d8:	2108      	movs	r1, #8
 80041da:	430a      	orrs	r2, r1
 80041dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80041de:	4b2d      	ldr	r3, [pc, #180]	@ (8004294 <MX_GPIO_Init+0x138>)
 80041e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e2:	2208      	movs	r2, #8
 80041e4:	4013      	ands	r3, r2
 80041e6:	603b      	str	r3, [r7, #0]
 80041e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80041ea:	2380      	movs	r3, #128	@ 0x80
 80041ec:	015b      	lsls	r3, r3, #5
 80041ee:	482a      	ldr	r0, [pc, #168]	@ (8004298 <MX_GPIO_Init+0x13c>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	0019      	movs	r1, r3
 80041f4:	f001 ff92 	bl	800611c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80041f8:	2380      	movs	r3, #128	@ 0x80
 80041fa:	0219      	lsls	r1, r3, #8
 80041fc:	23a0      	movs	r3, #160	@ 0xa0
 80041fe:	05db      	lsls	r3, r3, #23
 8004200:	2200      	movs	r2, #0
 8004202:	0018      	movs	r0, r3
 8004204:	f001 ff8a 	bl	800611c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_BLUE_Pin|LED_WHITE_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8004208:	4b24      	ldr	r3, [pc, #144]	@ (800429c <MX_GPIO_Init+0x140>)
 800420a:	2200      	movs	r2, #0
 800420c:	210f      	movs	r1, #15
 800420e:	0018      	movs	r0, r3
 8004210:	f001 ff84 	bl	800611c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8004214:	193b      	adds	r3, r7, r4
 8004216:	2280      	movs	r2, #128	@ 0x80
 8004218:	0152      	lsls	r2, r2, #5
 800421a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800421c:	193b      	adds	r3, r7, r4
 800421e:	2201      	movs	r2, #1
 8004220:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004222:	193b      	adds	r3, r7, r4
 8004224:	2200      	movs	r2, #0
 8004226:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004228:	193b      	adds	r3, r7, r4
 800422a:	2200      	movs	r2, #0
 800422c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800422e:	193b      	adds	r3, r7, r4
 8004230:	4a19      	ldr	r2, [pc, #100]	@ (8004298 <MX_GPIO_Init+0x13c>)
 8004232:	0019      	movs	r1, r3
 8004234:	0010      	movs	r0, r2
 8004236:	f001 fe0d 	bl	8005e54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 800423a:	0021      	movs	r1, r4
 800423c:	187b      	adds	r3, r7, r1
 800423e:	2280      	movs	r2, #128	@ 0x80
 8004240:	0212      	lsls	r2, r2, #8
 8004242:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004244:	000c      	movs	r4, r1
 8004246:	193b      	adds	r3, r7, r4
 8004248:	2201      	movs	r2, #1
 800424a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800424c:	193b      	adds	r3, r7, r4
 800424e:	2200      	movs	r2, #0
 8004250:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004252:	193b      	adds	r3, r7, r4
 8004254:	2200      	movs	r2, #0
 8004256:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8004258:	193a      	adds	r2, r7, r4
 800425a:	23a0      	movs	r3, #160	@ 0xa0
 800425c:	05db      	lsls	r3, r3, #23
 800425e:	0011      	movs	r1, r2
 8004260:	0018      	movs	r0, r3
 8004262:	f001 fdf7 	bl	8005e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_BLUE_Pin LED_WHITE_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin|LED_WHITE_Pin|LED_YELLOW_Pin;
 8004266:	0021      	movs	r1, r4
 8004268:	187b      	adds	r3, r7, r1
 800426a:	220f      	movs	r2, #15
 800426c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800426e:	187b      	adds	r3, r7, r1
 8004270:	2201      	movs	r2, #1
 8004272:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004274:	187b      	adds	r3, r7, r1
 8004276:	2200      	movs	r2, #0
 8004278:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800427a:	187b      	adds	r3, r7, r1
 800427c:	2200      	movs	r2, #0
 800427e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004280:	187b      	adds	r3, r7, r1
 8004282:	4a06      	ldr	r2, [pc, #24]	@ (800429c <MX_GPIO_Init+0x140>)
 8004284:	0019      	movs	r1, r3
 8004286:	0010      	movs	r0, r2
 8004288:	f001 fde4 	bl	8005e54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800428c:	46c0      	nop			@ (mov r8, r8)
 800428e:	46bd      	mov	sp, r7
 8004290:	b00b      	add	sp, #44	@ 0x2c
 8004292:	bd90      	pop	{r4, r7, pc}
 8004294:	40021000 	.word	0x40021000
 8004298:	50000400 	.word	0x50000400
 800429c:	50000c00 	.word	0x50000c00

080042a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042a4:	b672      	cpsid	i
}
 80042a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80042a8:	46c0      	nop			@ (mov r8, r8)
 80042aa:	e7fd      	b.n	80042a8 <Error_Handler+0x8>

080042ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042b2:	4b0f      	ldr	r3, [pc, #60]	@ (80042f0 <HAL_MspInit+0x44>)
 80042b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042b6:	4b0e      	ldr	r3, [pc, #56]	@ (80042f0 <HAL_MspInit+0x44>)
 80042b8:	2101      	movs	r1, #1
 80042ba:	430a      	orrs	r2, r1
 80042bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80042be:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <HAL_MspInit+0x44>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	2201      	movs	r2, #1
 80042c4:	4013      	ands	r3, r2
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <HAL_MspInit+0x44>)
 80042cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042ce:	4b08      	ldr	r3, [pc, #32]	@ (80042f0 <HAL_MspInit+0x44>)
 80042d0:	2180      	movs	r1, #128	@ 0x80
 80042d2:	0549      	lsls	r1, r1, #21
 80042d4:	430a      	orrs	r2, r1
 80042d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80042d8:	4b05      	ldr	r3, [pc, #20]	@ (80042f0 <HAL_MspInit+0x44>)
 80042da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042dc:	2380      	movs	r3, #128	@ 0x80
 80042de:	055b      	lsls	r3, r3, #21
 80042e0:	4013      	ands	r3, r2
 80042e2:	603b      	str	r3, [r7, #0]
 80042e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b002      	add	sp, #8
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	46c0      	nop			@ (mov r8, r8)
 80042f0:	40021000 	.word	0x40021000

080042f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80042f4:	b590      	push	{r4, r7, lr}
 80042f6:	b08b      	sub	sp, #44	@ 0x2c
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042fc:	2414      	movs	r4, #20
 80042fe:	193b      	adds	r3, r7, r4
 8004300:	0018      	movs	r0, r3
 8004302:	2314      	movs	r3, #20
 8004304:	001a      	movs	r2, r3
 8004306:	2100      	movs	r1, #0
 8004308:	f008 f878 	bl	800c3fc <memset>
  if(hadc->Instance==ADC1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a2d      	ldr	r2, [pc, #180]	@ (80043c8 <HAL_ADC_MspInit+0xd4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d154      	bne.n	80043c0 <HAL_ADC_MspInit+0xcc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004316:	4b2d      	ldr	r3, [pc, #180]	@ (80043cc <HAL_ADC_MspInit+0xd8>)
 8004318:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800431a:	4b2c      	ldr	r3, [pc, #176]	@ (80043cc <HAL_ADC_MspInit+0xd8>)
 800431c:	2180      	movs	r1, #128	@ 0x80
 800431e:	0349      	lsls	r1, r1, #13
 8004320:	430a      	orrs	r2, r1
 8004322:	641a      	str	r2, [r3, #64]	@ 0x40
 8004324:	4b29      	ldr	r3, [pc, #164]	@ (80043cc <HAL_ADC_MspInit+0xd8>)
 8004326:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004328:	2380      	movs	r3, #128	@ 0x80
 800432a:	035b      	lsls	r3, r3, #13
 800432c:	4013      	ands	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	4b26      	ldr	r3, [pc, #152]	@ (80043cc <HAL_ADC_MspInit+0xd8>)
 8004334:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004336:	4b25      	ldr	r3, [pc, #148]	@ (80043cc <HAL_ADC_MspInit+0xd8>)
 8004338:	2101      	movs	r1, #1
 800433a:	430a      	orrs	r2, r1
 800433c:	635a      	str	r2, [r3, #52]	@ 0x34
 800433e:	4b23      	ldr	r3, [pc, #140]	@ (80043cc <HAL_ADC_MspInit+0xd8>)
 8004340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004342:	2201      	movs	r2, #1
 8004344:	4013      	ands	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]
 8004348:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = TRIMPOT_1_Pin|TRIMPOT_2_Pin|NTC_Pin|LDR_Pin;
 800434a:	193b      	adds	r3, r7, r4
 800434c:	2233      	movs	r2, #51	@ 0x33
 800434e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004350:	193b      	adds	r3, r7, r4
 8004352:	2203      	movs	r2, #3
 8004354:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004356:	193b      	adds	r3, r7, r4
 8004358:	2200      	movs	r2, #0
 800435a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800435c:	193a      	adds	r2, r7, r4
 800435e:	23a0      	movs	r3, #160	@ 0xa0
 8004360:	05db      	lsls	r3, r3, #23
 8004362:	0011      	movs	r1, r2
 8004364:	0018      	movs	r0, r3
 8004366:	f001 fd75 	bl	8005e54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800436a:	4b19      	ldr	r3, [pc, #100]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 800436c:	4a19      	ldr	r2, [pc, #100]	@ (80043d4 <HAL_ADC_MspInit+0xe0>)
 800436e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004370:	4b17      	ldr	r3, [pc, #92]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 8004372:	2205      	movs	r2, #5
 8004374:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004376:	4b16      	ldr	r3, [pc, #88]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 8004378:	2200      	movs	r2, #0
 800437a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800437c:	4b14      	ldr	r3, [pc, #80]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 800437e:	2200      	movs	r2, #0
 8004380:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004382:	4b13      	ldr	r3, [pc, #76]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 8004384:	2280      	movs	r2, #128	@ 0x80
 8004386:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004388:	4b11      	ldr	r3, [pc, #68]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 800438a:	2280      	movs	r2, #128	@ 0x80
 800438c:	0052      	lsls	r2, r2, #1
 800438e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004390:	4b0f      	ldr	r3, [pc, #60]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 8004392:	2280      	movs	r2, #128	@ 0x80
 8004394:	00d2      	lsls	r2, r2, #3
 8004396:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004398:	4b0d      	ldr	r3, [pc, #52]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 800439a:	2200      	movs	r2, #0
 800439c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800439e:	4b0c      	ldr	r3, [pc, #48]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80043a4:	4b0a      	ldr	r3, [pc, #40]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 80043a6:	0018      	movs	r0, r3
 80043a8:	f001 fa36 	bl	8005818 <HAL_DMA_Init>
 80043ac:	1e03      	subs	r3, r0, #0
 80043ae:	d001      	beq.n	80043b4 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 80043b0:	f7ff ff76 	bl	80042a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a06      	ldr	r2, [pc, #24]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 80043b8:	651a      	str	r2, [r3, #80]	@ 0x50
 80043ba:	4b05      	ldr	r3, [pc, #20]	@ (80043d0 <HAL_ADC_MspInit+0xdc>)
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80043c0:	46c0      	nop			@ (mov r8, r8)
 80043c2:	46bd      	mov	sp, r7
 80043c4:	b00b      	add	sp, #44	@ 0x2c
 80043c6:	bd90      	pop	{r4, r7, pc}
 80043c8:	40012400 	.word	0x40012400
 80043cc:	40021000 	.word	0x40021000
 80043d0:	20000304 	.word	0x20000304
 80043d4:	40020008 	.word	0x40020008

080043d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043d8:	b590      	push	{r4, r7, lr}
 80043da:	b091      	sub	sp, #68	@ 0x44
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043e0:	232c      	movs	r3, #44	@ 0x2c
 80043e2:	18fb      	adds	r3, r7, r3
 80043e4:	0018      	movs	r0, r3
 80043e6:	2314      	movs	r3, #20
 80043e8:	001a      	movs	r2, r3
 80043ea:	2100      	movs	r1, #0
 80043ec:	f008 f806 	bl	800c3fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043f0:	2414      	movs	r4, #20
 80043f2:	193b      	adds	r3, r7, r4
 80043f4:	0018      	movs	r0, r3
 80043f6:	2318      	movs	r3, #24
 80043f8:	001a      	movs	r2, r3
 80043fa:	2100      	movs	r1, #0
 80043fc:	f007 fffe 	bl	800c3fc <memset>
  if(hi2c->Instance==I2C1)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a22      	ldr	r2, [pc, #136]	@ (8004490 <HAL_I2C_MspInit+0xb8>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d13d      	bne.n	8004486 <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800440a:	193b      	adds	r3, r7, r4
 800440c:	2220      	movs	r2, #32
 800440e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004410:	193b      	adds	r3, r7, r4
 8004412:	2200      	movs	r2, #0
 8004414:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004416:	193b      	adds	r3, r7, r4
 8004418:	0018      	movs	r0, r3
 800441a:	f003 fa3f 	bl	800789c <HAL_RCCEx_PeriphCLKConfig>
 800441e:	1e03      	subs	r3, r0, #0
 8004420:	d001      	beq.n	8004426 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004422:	f7ff ff3d 	bl	80042a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004426:	4b1b      	ldr	r3, [pc, #108]	@ (8004494 <HAL_I2C_MspInit+0xbc>)
 8004428:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800442a:	4b1a      	ldr	r3, [pc, #104]	@ (8004494 <HAL_I2C_MspInit+0xbc>)
 800442c:	2102      	movs	r1, #2
 800442e:	430a      	orrs	r2, r1
 8004430:	635a      	str	r2, [r3, #52]	@ 0x34
 8004432:	4b18      	ldr	r3, [pc, #96]	@ (8004494 <HAL_I2C_MspInit+0xbc>)
 8004434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004436:	2202      	movs	r2, #2
 8004438:	4013      	ands	r3, r2
 800443a:	613b      	str	r3, [r7, #16]
 800443c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800443e:	212c      	movs	r1, #44	@ 0x2c
 8004440:	187b      	adds	r3, r7, r1
 8004442:	22c0      	movs	r2, #192	@ 0xc0
 8004444:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004446:	187b      	adds	r3, r7, r1
 8004448:	2212      	movs	r2, #18
 800444a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800444c:	187b      	adds	r3, r7, r1
 800444e:	2200      	movs	r2, #0
 8004450:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004452:	187b      	adds	r3, r7, r1
 8004454:	2200      	movs	r2, #0
 8004456:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8004458:	187b      	adds	r3, r7, r1
 800445a:	2206      	movs	r2, #6
 800445c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800445e:	187b      	adds	r3, r7, r1
 8004460:	4a0d      	ldr	r2, [pc, #52]	@ (8004498 <HAL_I2C_MspInit+0xc0>)
 8004462:	0019      	movs	r1, r3
 8004464:	0010      	movs	r0, r2
 8004466:	f001 fcf5 	bl	8005e54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800446a:	4b0a      	ldr	r3, [pc, #40]	@ (8004494 <HAL_I2C_MspInit+0xbc>)
 800446c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800446e:	4b09      	ldr	r3, [pc, #36]	@ (8004494 <HAL_I2C_MspInit+0xbc>)
 8004470:	2180      	movs	r1, #128	@ 0x80
 8004472:	0389      	lsls	r1, r1, #14
 8004474:	430a      	orrs	r2, r1
 8004476:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004478:	4b06      	ldr	r3, [pc, #24]	@ (8004494 <HAL_I2C_MspInit+0xbc>)
 800447a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800447c:	2380      	movs	r3, #128	@ 0x80
 800447e:	039b      	lsls	r3, r3, #14
 8004480:	4013      	ands	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004486:	46c0      	nop			@ (mov r8, r8)
 8004488:	46bd      	mov	sp, r7
 800448a:	b011      	add	sp, #68	@ 0x44
 800448c:	bd90      	pop	{r4, r7, pc}
 800448e:	46c0      	nop			@ (mov r8, r8)
 8004490:	40005400 	.word	0x40005400
 8004494:	40021000 	.word	0x40021000
 8004498:	50000400 	.word	0x50000400

0800449c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800449c:	b590      	push	{r4, r7, lr}
 800449e:	b08b      	sub	sp, #44	@ 0x2c
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044a4:	2410      	movs	r4, #16
 80044a6:	193b      	adds	r3, r7, r4
 80044a8:	0018      	movs	r0, r3
 80044aa:	2318      	movs	r3, #24
 80044ac:	001a      	movs	r2, r3
 80044ae:	2100      	movs	r1, #0
 80044b0:	f007 ffa4 	bl	800c3fc <memset>
  if(hrtc->Instance==RTC)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a15      	ldr	r2, [pc, #84]	@ (8004510 <HAL_RTC_MspInit+0x74>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d124      	bne.n	8004508 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80044be:	193b      	adds	r3, r7, r4
 80044c0:	2280      	movs	r2, #128	@ 0x80
 80044c2:	0292      	lsls	r2, r2, #10
 80044c4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80044c6:	193b      	adds	r3, r7, r4
 80044c8:	2280      	movs	r2, #128	@ 0x80
 80044ca:	0092      	lsls	r2, r2, #2
 80044cc:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044ce:	193b      	adds	r3, r7, r4
 80044d0:	0018      	movs	r0, r3
 80044d2:	f003 f9e3 	bl	800789c <HAL_RCCEx_PeriphCLKConfig>
 80044d6:	1e03      	subs	r3, r0, #0
 80044d8:	d001      	beq.n	80044de <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80044da:	f7ff fee1 	bl	80042a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80044de:	4b0d      	ldr	r3, [pc, #52]	@ (8004514 <HAL_RTC_MspInit+0x78>)
 80044e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80044e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004514 <HAL_RTC_MspInit+0x78>)
 80044e4:	2180      	movs	r1, #128	@ 0x80
 80044e6:	0209      	lsls	r1, r1, #8
 80044e8:	430a      	orrs	r2, r1
 80044ea:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80044ec:	4b09      	ldr	r3, [pc, #36]	@ (8004514 <HAL_RTC_MspInit+0x78>)
 80044ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044f0:	4b08      	ldr	r3, [pc, #32]	@ (8004514 <HAL_RTC_MspInit+0x78>)
 80044f2:	2180      	movs	r1, #128	@ 0x80
 80044f4:	00c9      	lsls	r1, r1, #3
 80044f6:	430a      	orrs	r2, r1
 80044f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044fa:	4b06      	ldr	r3, [pc, #24]	@ (8004514 <HAL_RTC_MspInit+0x78>)
 80044fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044fe:	2380      	movs	r3, #128	@ 0x80
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4013      	ands	r3, r2
 8004504:	60fb      	str	r3, [r7, #12]
 8004506:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004508:	46c0      	nop			@ (mov r8, r8)
 800450a:	46bd      	mov	sp, r7
 800450c:	b00b      	add	sp, #44	@ 0x2c
 800450e:	bd90      	pop	{r4, r7, pc}
 8004510:	40002800 	.word	0x40002800
 8004514:	40021000 	.word	0x40021000

08004518 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a0a      	ldr	r2, [pc, #40]	@ (8004550 <HAL_TIM_PWM_MspInit+0x38>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d10d      	bne.n	8004546 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800452a:	4b0a      	ldr	r3, [pc, #40]	@ (8004554 <HAL_TIM_PWM_MspInit+0x3c>)
 800452c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800452e:	4b09      	ldr	r3, [pc, #36]	@ (8004554 <HAL_TIM_PWM_MspInit+0x3c>)
 8004530:	2180      	movs	r1, #128	@ 0x80
 8004532:	0109      	lsls	r1, r1, #4
 8004534:	430a      	orrs	r2, r1
 8004536:	641a      	str	r2, [r3, #64]	@ 0x40
 8004538:	4b06      	ldr	r3, [pc, #24]	@ (8004554 <HAL_TIM_PWM_MspInit+0x3c>)
 800453a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800453c:	2380      	movs	r3, #128	@ 0x80
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	4013      	ands	r3, r2
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004546:	46c0      	nop			@ (mov r8, r8)
 8004548:	46bd      	mov	sp, r7
 800454a:	b004      	add	sp, #16
 800454c:	bd80      	pop	{r7, pc}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	40012c00 	.word	0x40012c00
 8004554:	40021000 	.word	0x40021000

08004558 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a0a      	ldr	r2, [pc, #40]	@ (8004590 <HAL_TIM_Base_MspInit+0x38>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d10d      	bne.n	8004586 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800456a:	4b0a      	ldr	r3, [pc, #40]	@ (8004594 <HAL_TIM_Base_MspInit+0x3c>)
 800456c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800456e:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <HAL_TIM_Base_MspInit+0x3c>)
 8004570:	2180      	movs	r1, #128	@ 0x80
 8004572:	0289      	lsls	r1, r1, #10
 8004574:	430a      	orrs	r2, r1
 8004576:	641a      	str	r2, [r3, #64]	@ 0x40
 8004578:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <HAL_TIM_Base_MspInit+0x3c>)
 800457a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800457c:	2380      	movs	r3, #128	@ 0x80
 800457e:	029b      	lsls	r3, r3, #10
 8004580:	4013      	ands	r3, r2
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	46bd      	mov	sp, r7
 800458a:	b004      	add	sp, #16
 800458c:	bd80      	pop	{r7, pc}
 800458e:	46c0      	nop			@ (mov r8, r8)
 8004590:	40014400 	.word	0x40014400
 8004594:	40021000 	.word	0x40021000

08004598 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004598:	b590      	push	{r4, r7, lr}
 800459a:	b08b      	sub	sp, #44	@ 0x2c
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045a0:	2414      	movs	r4, #20
 80045a2:	193b      	adds	r3, r7, r4
 80045a4:	0018      	movs	r0, r3
 80045a6:	2314      	movs	r3, #20
 80045a8:	001a      	movs	r2, r3
 80045aa:	2100      	movs	r1, #0
 80045ac:	f007 ff26 	bl	800c3fc <memset>
  if(htim->Instance==TIM1)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a3a      	ldr	r2, [pc, #232]	@ (80046a0 <HAL_TIM_MspPostInit+0x108>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d145      	bne.n	8004646 <HAL_TIM_MspPostInit+0xae>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045ba:	4b3a      	ldr	r3, [pc, #232]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 80045bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045be:	4b39      	ldr	r3, [pc, #228]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 80045c0:	2101      	movs	r1, #1
 80045c2:	430a      	orrs	r2, r1
 80045c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80045c6:	4b37      	ldr	r3, [pc, #220]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 80045c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ca:	2201      	movs	r2, #1
 80045cc:	4013      	ands	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
 80045d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045d2:	4b34      	ldr	r3, [pc, #208]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 80045d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045d6:	4b33      	ldr	r3, [pc, #204]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 80045d8:	2102      	movs	r1, #2
 80045da:	430a      	orrs	r2, r1
 80045dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80045de:	4b31      	ldr	r3, [pc, #196]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 80045e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e2:	2202      	movs	r2, #2
 80045e4:	4013      	ands	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = RGB_G_Pin;
 80045ea:	193b      	adds	r3, r7, r4
 80045ec:	2280      	movs	r2, #128	@ 0x80
 80045ee:	0052      	lsls	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f2:	193b      	adds	r3, r7, r4
 80045f4:	2202      	movs	r2, #2
 80045f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f8:	193b      	adds	r3, r7, r4
 80045fa:	2200      	movs	r2, #0
 80045fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045fe:	193b      	adds	r3, r7, r4
 8004600:	2200      	movs	r2, #0
 8004602:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004604:	193b      	adds	r3, r7, r4
 8004606:	2202      	movs	r2, #2
 8004608:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(RGB_G_GPIO_Port, &GPIO_InitStruct);
 800460a:	193a      	adds	r2, r7, r4
 800460c:	23a0      	movs	r3, #160	@ 0xa0
 800460e:	05db      	lsls	r3, r3, #23
 8004610:	0011      	movs	r1, r2
 8004612:	0018      	movs	r0, r3
 8004614:	f001 fc1e 	bl	8005e54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RGB_B_Pin;
 8004618:	0021      	movs	r1, r4
 800461a:	187b      	adds	r3, r7, r1
 800461c:	2208      	movs	r2, #8
 800461e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004620:	187b      	adds	r3, r7, r1
 8004622:	2202      	movs	r2, #2
 8004624:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004626:	187b      	adds	r3, r7, r1
 8004628:	2200      	movs	r2, #0
 800462a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800462c:	187b      	adds	r3, r7, r1
 800462e:	2200      	movs	r2, #0
 8004630:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004632:	187b      	adds	r3, r7, r1
 8004634:	2201      	movs	r2, #1
 8004636:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(RGB_B_GPIO_Port, &GPIO_InitStruct);
 8004638:	187b      	adds	r3, r7, r1
 800463a:	4a1b      	ldr	r2, [pc, #108]	@ (80046a8 <HAL_TIM_MspPostInit+0x110>)
 800463c:	0019      	movs	r1, r3
 800463e:	0010      	movs	r0, r2
 8004640:	f001 fc08 	bl	8005e54 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8004644:	e027      	b.n	8004696 <HAL_TIM_MspPostInit+0xfe>
  else if(htim->Instance==TIM16)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a18      	ldr	r2, [pc, #96]	@ (80046ac <HAL_TIM_MspPostInit+0x114>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d122      	bne.n	8004696 <HAL_TIM_MspPostInit+0xfe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004650:	4b14      	ldr	r3, [pc, #80]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 8004652:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004654:	4b13      	ldr	r3, [pc, #76]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 8004656:	2101      	movs	r1, #1
 8004658:	430a      	orrs	r2, r1
 800465a:	635a      	str	r2, [r3, #52]	@ 0x34
 800465c:	4b11      	ldr	r3, [pc, #68]	@ (80046a4 <HAL_TIM_MspPostInit+0x10c>)
 800465e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004660:	2201      	movs	r2, #1
 8004662:	4013      	ands	r3, r2
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RBB_R_Pin;
 8004668:	2114      	movs	r1, #20
 800466a:	187b      	adds	r3, r7, r1
 800466c:	2240      	movs	r2, #64	@ 0x40
 800466e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004670:	187b      	adds	r3, r7, r1
 8004672:	2202      	movs	r2, #2
 8004674:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004676:	187b      	adds	r3, r7, r1
 8004678:	2200      	movs	r2, #0
 800467a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800467c:	187b      	adds	r3, r7, r1
 800467e:	2200      	movs	r2, #0
 8004680:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM16;
 8004682:	187b      	adds	r3, r7, r1
 8004684:	2205      	movs	r2, #5
 8004686:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(RBB_R_GPIO_Port, &GPIO_InitStruct);
 8004688:	187a      	adds	r2, r7, r1
 800468a:	23a0      	movs	r3, #160	@ 0xa0
 800468c:	05db      	lsls	r3, r3, #23
 800468e:	0011      	movs	r1, r2
 8004690:	0018      	movs	r0, r3
 8004692:	f001 fbdf 	bl	8005e54 <HAL_GPIO_Init>
}
 8004696:	46c0      	nop			@ (mov r8, r8)
 8004698:	46bd      	mov	sp, r7
 800469a:	b00b      	add	sp, #44	@ 0x2c
 800469c:	bd90      	pop	{r4, r7, pc}
 800469e:	46c0      	nop			@ (mov r8, r8)
 80046a0:	40012c00 	.word	0x40012c00
 80046a4:	40021000 	.word	0x40021000
 80046a8:	50000400 	.word	0x50000400
 80046ac:	40014400 	.word	0x40014400

080046b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046b0:	b590      	push	{r4, r7, lr}
 80046b2:	b091      	sub	sp, #68	@ 0x44
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046b8:	232c      	movs	r3, #44	@ 0x2c
 80046ba:	18fb      	adds	r3, r7, r3
 80046bc:	0018      	movs	r0, r3
 80046be:	2314      	movs	r3, #20
 80046c0:	001a      	movs	r2, r3
 80046c2:	2100      	movs	r1, #0
 80046c4:	f007 fe9a 	bl	800c3fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80046c8:	2414      	movs	r4, #20
 80046ca:	193b      	adds	r3, r7, r4
 80046cc:	0018      	movs	r0, r3
 80046ce:	2318      	movs	r3, #24
 80046d0:	001a      	movs	r2, r3
 80046d2:	2100      	movs	r1, #0
 80046d4:	f007 fe92 	bl	800c3fc <memset>
  if(huart->Instance==USART1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a27      	ldr	r2, [pc, #156]	@ (800477c <HAL_UART_MspInit+0xcc>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d147      	bne.n	8004772 <HAL_UART_MspInit+0xc2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80046e2:	193b      	adds	r3, r7, r4
 80046e4:	2201      	movs	r2, #1
 80046e6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80046e8:	193b      	adds	r3, r7, r4
 80046ea:	2200      	movs	r2, #0
 80046ec:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046ee:	193b      	adds	r3, r7, r4
 80046f0:	0018      	movs	r0, r3
 80046f2:	f003 f8d3 	bl	800789c <HAL_RCCEx_PeriphCLKConfig>
 80046f6:	1e03      	subs	r3, r0, #0
 80046f8:	d001      	beq.n	80046fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80046fa:	f7ff fdd1 	bl	80042a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046fe:	4b20      	ldr	r3, [pc, #128]	@ (8004780 <HAL_UART_MspInit+0xd0>)
 8004700:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004702:	4b1f      	ldr	r3, [pc, #124]	@ (8004780 <HAL_UART_MspInit+0xd0>)
 8004704:	2180      	movs	r1, #128	@ 0x80
 8004706:	01c9      	lsls	r1, r1, #7
 8004708:	430a      	orrs	r2, r1
 800470a:	641a      	str	r2, [r3, #64]	@ 0x40
 800470c:	4b1c      	ldr	r3, [pc, #112]	@ (8004780 <HAL_UART_MspInit+0xd0>)
 800470e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004710:	2380      	movs	r3, #128	@ 0x80
 8004712:	01db      	lsls	r3, r3, #7
 8004714:	4013      	ands	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800471a:	4b19      	ldr	r3, [pc, #100]	@ (8004780 <HAL_UART_MspInit+0xd0>)
 800471c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800471e:	4b18      	ldr	r3, [pc, #96]	@ (8004780 <HAL_UART_MspInit+0xd0>)
 8004720:	2101      	movs	r1, #1
 8004722:	430a      	orrs	r2, r1
 8004724:	635a      	str	r2, [r3, #52]	@ 0x34
 8004726:	4b16      	ldr	r3, [pc, #88]	@ (8004780 <HAL_UART_MspInit+0xd0>)
 8004728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800472a:	2201      	movs	r2, #1
 800472c:	4013      	ands	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]
 8004730:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004732:	212c      	movs	r1, #44	@ 0x2c
 8004734:	187b      	adds	r3, r7, r1
 8004736:	22c0      	movs	r2, #192	@ 0xc0
 8004738:	00d2      	lsls	r2, r2, #3
 800473a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473c:	187b      	adds	r3, r7, r1
 800473e:	2202      	movs	r2, #2
 8004740:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004742:	187b      	adds	r3, r7, r1
 8004744:	2200      	movs	r2, #0
 8004746:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004748:	187b      	adds	r3, r7, r1
 800474a:	2200      	movs	r2, #0
 800474c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800474e:	187b      	adds	r3, r7, r1
 8004750:	2201      	movs	r2, #1
 8004752:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004754:	187a      	adds	r2, r7, r1
 8004756:	23a0      	movs	r3, #160	@ 0xa0
 8004758:	05db      	lsls	r3, r3, #23
 800475a:	0011      	movs	r1, r2
 800475c:	0018      	movs	r0, r3
 800475e:	f001 fb79 	bl	8005e54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004762:	2200      	movs	r2, #0
 8004764:	2100      	movs	r1, #0
 8004766:	201b      	movs	r0, #27
 8004768:	f001 f81c 	bl	80057a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800476c:	201b      	movs	r0, #27
 800476e:	f001 f82e 	bl	80057ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004772:	46c0      	nop			@ (mov r8, r8)
 8004774:	46bd      	mov	sp, r7
 8004776:	b011      	add	sp, #68	@ 0x44
 8004778:	bd90      	pop	{r4, r7, pc}
 800477a:	46c0      	nop			@ (mov r8, r8)
 800477c:	40013800 	.word	0x40013800
 8004780:	40021000 	.word	0x40021000

08004784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004788:	46c0      	nop			@ (mov r8, r8)
 800478a:	e7fd      	b.n	8004788 <NMI_Handler+0x4>

0800478c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004790:	46c0      	nop			@ (mov r8, r8)
 8004792:	e7fd      	b.n	8004790 <HardFault_Handler+0x4>

08004794 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004798:	46c0      	nop			@ (mov r8, r8)
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047a2:	46c0      	nop			@ (mov r8, r8)
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047ac:	f000 f8b8 	bl	8004920 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80047b0:	f001 f82a 	bl	8005808 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80047b4:	46c0      	nop			@ (mov r8, r8)
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80047c0:	4b03      	ldr	r3, [pc, #12]	@ (80047d0 <DMA1_Channel1_IRQHandler+0x14>)
 80047c2:	0018      	movs	r0, r3
 80047c4:	f001 fa04 	bl	8005bd0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80047c8:	46c0      	nop			@ (mov r8, r8)
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	46c0      	nop			@ (mov r8, r8)
 80047d0:	20000304 	.word	0x20000304

080047d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80047d8:	4b03      	ldr	r3, [pc, #12]	@ (80047e8 <USART1_IRQHandler+0x14>)
 80047da:	0018      	movs	r0, r3
 80047dc:	f004 fa8c 	bl	8008cf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80047e0:	46c0      	nop			@ (mov r8, r8)
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	46c0      	nop			@ (mov r8, r8)
 80047e8:	20000478 	.word	0x20000478

080047ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80047f0:	46c0      	nop			@ (mov r8, r8)
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
	...

080047f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80047f8:	480d      	ldr	r0, [pc, #52]	@ (8004830 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80047fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80047fc:	f7ff fff6 	bl	80047ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004800:	480c      	ldr	r0, [pc, #48]	@ (8004834 <LoopForever+0x6>)
  ldr r1, =_edata
 8004802:	490d      	ldr	r1, [pc, #52]	@ (8004838 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004804:	4a0d      	ldr	r2, [pc, #52]	@ (800483c <LoopForever+0xe>)
  movs r3, #0
 8004806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004808:	e002      	b.n	8004810 <LoopCopyDataInit>

0800480a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800480a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800480c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800480e:	3304      	adds	r3, #4

08004810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004814:	d3f9      	bcc.n	800480a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004816:	4a0a      	ldr	r2, [pc, #40]	@ (8004840 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004818:	4c0a      	ldr	r4, [pc, #40]	@ (8004844 <LoopForever+0x16>)
  movs r3, #0
 800481a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800481c:	e001      	b.n	8004822 <LoopFillZerobss>

0800481e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800481e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004820:	3204      	adds	r2, #4

08004822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004824:	d3fb      	bcc.n	800481e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004826:	f007 fdf7 	bl	800c418 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800482a:	f7ff f917 	bl	8003a5c <main>

0800482e <LoopForever>:

LoopForever:
  b LoopForever
 800482e:	e7fe      	b.n	800482e <LoopForever>
  ldr   r0, =_estack
 8004830:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004838:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800483c:	0800d338 	.word	0x0800d338
  ldr r2, =_sbss
 8004840:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004844:	200006a0 	.word	0x200006a0

08004848 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004848:	e7fe      	b.n	8004848 <ADC1_IRQHandler>
	...

0800484c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004852:	1dfb      	adds	r3, r7, #7
 8004854:	2200      	movs	r2, #0
 8004856:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004858:	4b0b      	ldr	r3, [pc, #44]	@ (8004888 <HAL_Init+0x3c>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	4b0a      	ldr	r3, [pc, #40]	@ (8004888 <HAL_Init+0x3c>)
 800485e:	2180      	movs	r1, #128	@ 0x80
 8004860:	0049      	lsls	r1, r1, #1
 8004862:	430a      	orrs	r2, r1
 8004864:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004866:	2003      	movs	r0, #3
 8004868:	f000 f810 	bl	800488c <HAL_InitTick>
 800486c:	1e03      	subs	r3, r0, #0
 800486e:	d003      	beq.n	8004878 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004870:	1dfb      	adds	r3, r7, #7
 8004872:	2201      	movs	r2, #1
 8004874:	701a      	strb	r2, [r3, #0]
 8004876:	e001      	b.n	800487c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004878:	f7ff fd18 	bl	80042ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800487c:	1dfb      	adds	r3, r7, #7
 800487e:	781b      	ldrb	r3, [r3, #0]
}
 8004880:	0018      	movs	r0, r3
 8004882:	46bd      	mov	sp, r7
 8004884:	b002      	add	sp, #8
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40022000 	.word	0x40022000

0800488c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800488c:	b590      	push	{r4, r7, lr}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004894:	230f      	movs	r3, #15
 8004896:	18fb      	adds	r3, r7, r3
 8004898:	2200      	movs	r2, #0
 800489a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800489c:	4b1d      	ldr	r3, [pc, #116]	@ (8004914 <HAL_InitTick+0x88>)
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d02b      	beq.n	80048fc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80048a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004918 <HAL_InitTick+0x8c>)
 80048a6:	681c      	ldr	r4, [r3, #0]
 80048a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004914 <HAL_InitTick+0x88>)
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	0019      	movs	r1, r3
 80048ae:	23fa      	movs	r3, #250	@ 0xfa
 80048b0:	0098      	lsls	r0, r3, #2
 80048b2:	f7fb fc25 	bl	8000100 <__udivsi3>
 80048b6:	0003      	movs	r3, r0
 80048b8:	0019      	movs	r1, r3
 80048ba:	0020      	movs	r0, r4
 80048bc:	f7fb fc20 	bl	8000100 <__udivsi3>
 80048c0:	0003      	movs	r3, r0
 80048c2:	0018      	movs	r0, r3
 80048c4:	f000 ff93 	bl	80057ee <HAL_SYSTICK_Config>
 80048c8:	1e03      	subs	r3, r0, #0
 80048ca:	d112      	bne.n	80048f2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b03      	cmp	r3, #3
 80048d0:	d80a      	bhi.n	80048e8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80048d2:	6879      	ldr	r1, [r7, #4]
 80048d4:	2301      	movs	r3, #1
 80048d6:	425b      	negs	r3, r3
 80048d8:	2200      	movs	r2, #0
 80048da:	0018      	movs	r0, r3
 80048dc:	f000 ff62 	bl	80057a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80048e0:	4b0e      	ldr	r3, [pc, #56]	@ (800491c <HAL_InitTick+0x90>)
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	e00d      	b.n	8004904 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80048e8:	230f      	movs	r3, #15
 80048ea:	18fb      	adds	r3, r7, r3
 80048ec:	2201      	movs	r2, #1
 80048ee:	701a      	strb	r2, [r3, #0]
 80048f0:	e008      	b.n	8004904 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80048f2:	230f      	movs	r3, #15
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	2201      	movs	r2, #1
 80048f8:	701a      	strb	r2, [r3, #0]
 80048fa:	e003      	b.n	8004904 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80048fc:	230f      	movs	r3, #15
 80048fe:	18fb      	adds	r3, r7, r3
 8004900:	2201      	movs	r2, #1
 8004902:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004904:	230f      	movs	r3, #15
 8004906:	18fb      	adds	r3, r7, r3
 8004908:	781b      	ldrb	r3, [r3, #0]
}
 800490a:	0018      	movs	r0, r3
 800490c:	46bd      	mov	sp, r7
 800490e:	b005      	add	sp, #20
 8004910:	bd90      	pop	{r4, r7, pc}
 8004912:	46c0      	nop			@ (mov r8, r8)
 8004914:	20000008 	.word	0x20000008
 8004918:	20000000 	.word	0x20000000
 800491c:	20000004 	.word	0x20000004

08004920 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004924:	4b05      	ldr	r3, [pc, #20]	@ (800493c <HAL_IncTick+0x1c>)
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	001a      	movs	r2, r3
 800492a:	4b05      	ldr	r3, [pc, #20]	@ (8004940 <HAL_IncTick+0x20>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	18d2      	adds	r2, r2, r3
 8004930:	4b03      	ldr	r3, [pc, #12]	@ (8004940 <HAL_IncTick+0x20>)
 8004932:	601a      	str	r2, [r3, #0]
}
 8004934:	46c0      	nop			@ (mov r8, r8)
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	46c0      	nop			@ (mov r8, r8)
 800493c:	20000008 	.word	0x20000008
 8004940:	2000050c 	.word	0x2000050c

08004944 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
  return uwTick;
 8004948:	4b02      	ldr	r3, [pc, #8]	@ (8004954 <HAL_GetTick+0x10>)
 800494a:	681b      	ldr	r3, [r3, #0]
}
 800494c:	0018      	movs	r0, r3
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	2000050c 	.word	0x2000050c

08004958 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a05      	ldr	r2, [pc, #20]	@ (800497c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004968:	401a      	ands	r2, r3
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	431a      	orrs	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	601a      	str	r2, [r3, #0]
}
 8004972:	46c0      	nop			@ (mov r8, r8)
 8004974:	46bd      	mov	sp, r7
 8004976:	b002      	add	sp, #8
 8004978:	bd80      	pop	{r7, pc}
 800497a:	46c0      	nop			@ (mov r8, r8)
 800497c:	fe3fffff 	.word	0xfe3fffff

08004980 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	23e0      	movs	r3, #224	@ 0xe0
 800498e:	045b      	lsls	r3, r3, #17
 8004990:	4013      	ands	r3, r2
}
 8004992:	0018      	movs	r0, r3
 8004994:	46bd      	mov	sp, r7
 8004996:	b002      	add	sp, #8
 8004998:	bd80      	pop	{r7, pc}

0800499a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	2104      	movs	r1, #4
 80049ae:	400a      	ands	r2, r1
 80049b0:	2107      	movs	r1, #7
 80049b2:	4091      	lsls	r1, r2
 80049b4:	000a      	movs	r2, r1
 80049b6:	43d2      	mvns	r2, r2
 80049b8:	401a      	ands	r2, r3
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	2104      	movs	r1, #4
 80049be:	400b      	ands	r3, r1
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4099      	lsls	r1, r3
 80049c4:	000b      	movs	r3, r1
 80049c6:	431a      	orrs	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80049cc:	46c0      	nop			@ (mov r8, r8)
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b004      	add	sp, #16
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	683a      	ldr	r2, [r7, #0]
 80049e4:	2104      	movs	r1, #4
 80049e6:	400a      	ands	r2, r1
 80049e8:	2107      	movs	r1, #7
 80049ea:	4091      	lsls	r1, r2
 80049ec:	000a      	movs	r2, r1
 80049ee:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	2104      	movs	r1, #4
 80049f4:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80049f6:	40da      	lsrs	r2, r3
 80049f8:	0013      	movs	r3, r2
}
 80049fa:	0018      	movs	r0, r3
 80049fc:	46bd      	mov	sp, r7
 80049fe:	b002      	add	sp, #8
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	23c0      	movs	r3, #192	@ 0xc0
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	4013      	ands	r3, r2
 8004a14:	d101      	bne.n	8004a1a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e000      	b.n	8004a1c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b002      	add	sp, #8
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	211f      	movs	r1, #31
 8004a38:	400a      	ands	r2, r1
 8004a3a:	210f      	movs	r1, #15
 8004a3c:	4091      	lsls	r1, r2
 8004a3e:	000a      	movs	r2, r1
 8004a40:	43d2      	mvns	r2, r2
 8004a42:	401a      	ands	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	0e9b      	lsrs	r3, r3, #26
 8004a48:	210f      	movs	r1, #15
 8004a4a:	4019      	ands	r1, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	201f      	movs	r0, #31
 8004a50:	4003      	ands	r3, r0
 8004a52:	4099      	lsls	r1, r3
 8004a54:	000b      	movs	r3, r1
 8004a56:	431a      	orrs	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004a5c:	46c0      	nop			@ (mov r8, r8)
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	b004      	add	sp, #16
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	035b      	lsls	r3, r3, #13
 8004a76:	0b5b      	lsrs	r3, r3, #13
 8004a78:	431a      	orrs	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a7e:	46c0      	nop			@ (mov r8, r8)
 8004a80:	46bd      	mov	sp, r7
 8004a82:	b002      	add	sp, #8
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
 8004a8e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	0352      	lsls	r2, r2, #13
 8004a98:	0b52      	lsrs	r2, r2, #13
 8004a9a:	43d2      	mvns	r2, r2
 8004a9c:	401a      	ands	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004aa2:	46c0      	nop			@ (mov r8, r8)
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	b002      	add	sp, #8
 8004aa8:	bd80      	pop	{r7, pc}
	...

08004aac <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	0212      	lsls	r2, r2, #8
 8004ac0:	43d2      	mvns	r2, r2
 8004ac2:	401a      	ands	r2, r3
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	021b      	lsls	r3, r3, #8
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	400b      	ands	r3, r1
 8004acc:	4904      	ldr	r1, [pc, #16]	@ (8004ae0 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004ace:	400b      	ands	r3, r1
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8004ad6:	46c0      	nop			@ (mov r8, r8)
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	b004      	add	sp, #16
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	46c0      	nop			@ (mov r8, r8)
 8004ae0:	07ffff00 	.word	0x07ffff00

08004ae4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	4a05      	ldr	r2, [pc, #20]	@ (8004b08 <LL_ADC_EnableInternalRegulator+0x24>)
 8004af2:	4013      	ands	r3, r2
 8004af4:	2280      	movs	r2, #128	@ 0x80
 8004af6:	0552      	lsls	r2, r2, #21
 8004af8:	431a      	orrs	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004afe:	46c0      	nop			@ (mov r8, r8)
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b002      	add	sp, #8
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	46c0      	nop			@ (mov r8, r8)
 8004b08:	6fffffe8 	.word	0x6fffffe8

08004b0c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	2380      	movs	r3, #128	@ 0x80
 8004b1a:	055b      	lsls	r3, r3, #21
 8004b1c:	401a      	ands	r2, r3
 8004b1e:	2380      	movs	r3, #128	@ 0x80
 8004b20:	055b      	lsls	r3, r3, #21
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d101      	bne.n	8004b2a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8004b26:	2301      	movs	r3, #1
 8004b28:	e000      	b.n	8004b2c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	0018      	movs	r0, r3
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	b002      	add	sp, #8
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	4a04      	ldr	r2, [pc, #16]	@ (8004b54 <LL_ADC_Enable+0x20>)
 8004b42:	4013      	ands	r3, r2
 8004b44:	2201      	movs	r2, #1
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004b4c:	46c0      	nop			@ (mov r8, r8)
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	b002      	add	sp, #8
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	7fffffe8 	.word	0x7fffffe8

08004b58 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	4a04      	ldr	r2, [pc, #16]	@ (8004b78 <LL_ADC_Disable+0x20>)
 8004b66:	4013      	ands	r3, r2
 8004b68:	2202      	movs	r2, #2
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004b70:	46c0      	nop			@ (mov r8, r8)
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b002      	add	sp, #8
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	7fffffe8 	.word	0x7fffffe8

08004b7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d101      	bne.n	8004b94 <LL_ADC_IsEnabled+0x18>
 8004b90:	2301      	movs	r3, #1
 8004b92:	e000      	b.n	8004b96 <LL_ADC_IsEnabled+0x1a>
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	0018      	movs	r0, r3
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	b002      	add	sp, #8
 8004b9c:	bd80      	pop	{r7, pc}
	...

08004ba0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	4a04      	ldr	r2, [pc, #16]	@ (8004bc0 <LL_ADC_REG_StartConversion+0x20>)
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004bb8:	46c0      	nop			@ (mov r8, r8)
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	b002      	add	sp, #8
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	7fffffe8 	.word	0x7fffffe8

08004bc4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	2204      	movs	r2, #4
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	2b04      	cmp	r3, #4
 8004bd6:	d101      	bne.n	8004bdc <LL_ADC_REG_IsConversionOngoing+0x18>
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e000      	b.n	8004bde <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	0018      	movs	r0, r3
 8004be0:	46bd      	mov	sp, r7
 8004be2:	b002      	add	sp, #8
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b088      	sub	sp, #32
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bf0:	231f      	movs	r3, #31
 8004bf2:	18fb      	adds	r3, r7, r3
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004c00:	2300      	movs	r3, #0
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e17f      	b.n	8004f0e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10a      	bne.n	8004c2c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	0018      	movs	r0, r3
 8004c1a:	f7ff fb6b 	bl	80042f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2254      	movs	r2, #84	@ 0x54
 8004c28:	2100      	movs	r1, #0
 8004c2a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	0018      	movs	r0, r3
 8004c32:	f7ff ff6b 	bl	8004b0c <LL_ADC_IsInternalRegulatorEnabled>
 8004c36:	1e03      	subs	r3, r0, #0
 8004c38:	d115      	bne.n	8004c66 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	0018      	movs	r0, r3
 8004c40:	f7ff ff50 	bl	8004ae4 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c44:	4bb4      	ldr	r3, [pc, #720]	@ (8004f18 <HAL_ADC_Init+0x330>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	49b4      	ldr	r1, [pc, #720]	@ (8004f1c <HAL_ADC_Init+0x334>)
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	f7fb fa58 	bl	8000100 <__udivsi3>
 8004c50:	0003      	movs	r3, r0
 8004c52:	3301      	adds	r3, #1
 8004c54:	005b      	lsls	r3, r3, #1
 8004c56:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004c58:	e002      	b.n	8004c60 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1f9      	bne.n	8004c5a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	f7ff ff4e 	bl	8004b0c <LL_ADC_IsInternalRegulatorEnabled>
 8004c70:	1e03      	subs	r3, r0, #0
 8004c72:	d10f      	bne.n	8004c94 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c78:	2210      	movs	r2, #16
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c84:	2201      	movs	r2, #1
 8004c86:	431a      	orrs	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c8c:	231f      	movs	r3, #31
 8004c8e:	18fb      	adds	r3, r7, r3
 8004c90:	2201      	movs	r2, #1
 8004c92:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f7ff ff93 	bl	8004bc4 <LL_ADC_REG_IsConversionOngoing>
 8004c9e:	0003      	movs	r3, r0
 8004ca0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca6:	2210      	movs	r2, #16
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d000      	beq.n	8004cae <HAL_ADC_Init+0xc6>
 8004cac:	e122      	b.n	8004ef4 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d000      	beq.n	8004cb6 <HAL_ADC_Init+0xce>
 8004cb4:	e11e      	b.n	8004ef4 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cba:	4a99      	ldr	r2, [pc, #612]	@ (8004f20 <HAL_ADC_Init+0x338>)
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	0018      	movs	r0, r3
 8004ccc:	f7ff ff56 	bl	8004b7c <LL_ADC_IsEnabled>
 8004cd0:	1e03      	subs	r3, r0, #0
 8004cd2:	d000      	beq.n	8004cd6 <HAL_ADC_Init+0xee>
 8004cd4:	e0ad      	b.n	8004e32 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	7e1b      	ldrb	r3, [r3, #24]
 8004cde:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004ce0:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	7e5b      	ldrb	r3, [r3, #25]
 8004ce6:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004ce8:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	7e9b      	ldrb	r3, [r3, #26]
 8004cee:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004cf0:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <HAL_ADC_Init+0x118>
 8004cfa:	2380      	movs	r3, #128	@ 0x80
 8004cfc:	015b      	lsls	r3, r3, #5
 8004cfe:	e000      	b.n	8004d02 <HAL_ADC_Init+0x11a>
 8004d00:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004d02:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004d08:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	da04      	bge.n	8004d1c <HAL_ADC_Init+0x134>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	085b      	lsrs	r3, r3, #1
 8004d1a:	e001      	b.n	8004d20 <HAL_ADC_Init+0x138>
 8004d1c:	2380      	movs	r3, #128	@ 0x80
 8004d1e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8004d20:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	212c      	movs	r1, #44	@ 0x2c
 8004d26:	5c5b      	ldrb	r3, [r3, r1]
 8004d28:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004d2a:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004d2c:	69ba      	ldr	r2, [r7, #24]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2220      	movs	r2, #32
 8004d36:	5c9b      	ldrb	r3, [r3, r2]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d115      	bne.n	8004d68 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	7e9b      	ldrb	r3, [r3, #26]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d105      	bne.n	8004d50 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	2280      	movs	r2, #128	@ 0x80
 8004d48:	0252      	lsls	r2, r2, #9
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	61bb      	str	r3, [r7, #24]
 8004d4e:	e00b      	b.n	8004d68 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d54:	2220      	movs	r2, #32
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d60:	2201      	movs	r2, #1
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00a      	beq.n	8004d86 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d74:	23e0      	movs	r3, #224	@ 0xe0
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	4a65      	ldr	r2, [pc, #404]	@ (8004f24 <HAL_ADC_Init+0x33c>)
 8004d8e:	4013      	ands	r3, r2
 8004d90:	0019      	movs	r1, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	0f9b      	lsrs	r3, r3, #30
 8004da2:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004da8:	4313      	orrs	r3, r2
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	223c      	movs	r2, #60	@ 0x3c
 8004db4:	5c9b      	ldrb	r3, [r3, r2]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d111      	bne.n	8004dde <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	0f9b      	lsrs	r3, r3, #30
 8004dc0:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004dc6:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8004dcc:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8004dd2:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	2201      	movs	r2, #1
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	4a50      	ldr	r2, [pc, #320]	@ (8004f28 <HAL_ADC_Init+0x340>)
 8004de6:	4013      	ands	r3, r2
 8004de8:	0019      	movs	r1, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685a      	ldr	r2, [r3, #4]
 8004df8:	23c0      	movs	r3, #192	@ 0xc0
 8004dfa:	061b      	lsls	r3, r3, #24
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d018      	beq.n	8004e32 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004e04:	2380      	movs	r3, #128	@ 0x80
 8004e06:	05db      	lsls	r3, r3, #23
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d012      	beq.n	8004e32 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004e10:	2380      	movs	r3, #128	@ 0x80
 8004e12:	061b      	lsls	r3, r3, #24
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d00c      	beq.n	8004e32 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004e18:	4b44      	ldr	r3, [pc, #272]	@ (8004f2c <HAL_ADC_Init+0x344>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a44      	ldr	r2, [pc, #272]	@ (8004f30 <HAL_ADC_Init+0x348>)
 8004e1e:	4013      	ands	r3, r2
 8004e20:	0019      	movs	r1, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685a      	ldr	r2, [r3, #4]
 8004e26:	23f0      	movs	r3, #240	@ 0xf0
 8004e28:	039b      	lsls	r3, r3, #14
 8004e2a:	401a      	ands	r2, r3
 8004e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8004f2c <HAL_ADC_Init+0x344>)
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6818      	ldr	r0, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e3a:	001a      	movs	r2, r3
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	f7ff fdac 	bl	800499a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6818      	ldr	r0, [r3, #0]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4a:	493a      	ldr	r1, [pc, #232]	@ (8004f34 <HAL_ADC_Init+0x34c>)
 8004e4c:	001a      	movs	r2, r3
 8004e4e:	f7ff fda4 	bl	800499a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2110      	movs	r1, #16
 8004e66:	4249      	negs	r1, r1
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e6c:	e018      	b.n	8004ea0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	2380      	movs	r3, #128	@ 0x80
 8004e74:	039b      	lsls	r3, r3, #14
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d112      	bne.n	8004ea0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	3b01      	subs	r3, #1
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	221c      	movs	r2, #28
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2210      	movs	r2, #16
 8004e8e:	4252      	negs	r2, r2
 8004e90:	409a      	lsls	r2, r3
 8004e92:	0011      	movs	r1, r2
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	430a      	orrs	r2, r1
 8004e9e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	0018      	movs	r0, r3
 8004ea8:	f7ff fd94 	bl	80049d4 <LL_ADC_GetSamplingTimeCommonChannels>
 8004eac:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d10b      	bne.n	8004ece <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec0:	2203      	movs	r2, #3
 8004ec2:	4393      	bics	r3, r2
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004ecc:	e01c      	b.n	8004f08 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed2:	2212      	movs	r2, #18
 8004ed4:	4393      	bics	r3, r2
 8004ed6:	2210      	movs	r2, #16
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8004eea:	231f      	movs	r3, #31
 8004eec:	18fb      	adds	r3, r7, r3
 8004eee:	2201      	movs	r2, #1
 8004ef0:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004ef2:	e009      	b.n	8004f08 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef8:	2210      	movs	r2, #16
 8004efa:	431a      	orrs	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004f00:	231f      	movs	r3, #31
 8004f02:	18fb      	adds	r3, r7, r3
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004f08:	231f      	movs	r3, #31
 8004f0a:	18fb      	adds	r3, r7, r3
 8004f0c:	781b      	ldrb	r3, [r3, #0]
}
 8004f0e:	0018      	movs	r0, r3
 8004f10:	46bd      	mov	sp, r7
 8004f12:	b008      	add	sp, #32
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	46c0      	nop			@ (mov r8, r8)
 8004f18:	20000000 	.word	0x20000000
 8004f1c:	00030d40 	.word	0x00030d40
 8004f20:	fffffefd 	.word	0xfffffefd
 8004f24:	ffde0201 	.word	0xffde0201
 8004f28:	1ffffc02 	.word	0x1ffffc02
 8004f2c:	40012708 	.word	0x40012708
 8004f30:	ffc3ffff 	.word	0xffc3ffff
 8004f34:	07ffff04 	.word	0x07ffff04

08004f38 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004f38:	b5b0      	push	{r4, r5, r7, lr}
 8004f3a:	b086      	sub	sp, #24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	0018      	movs	r0, r3
 8004f4a:	f7ff fe3b 	bl	8004bc4 <LL_ADC_REG_IsConversionOngoing>
 8004f4e:	1e03      	subs	r3, r0, #0
 8004f50:	d16c      	bne.n	800502c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2254      	movs	r2, #84	@ 0x54
 8004f56:	5c9b      	ldrb	r3, [r3, r2]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <HAL_ADC_Start_DMA+0x28>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	e06c      	b.n	800503a <HAL_ADC_Start_DMA+0x102>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2254      	movs	r2, #84	@ 0x54
 8004f64:	2101      	movs	r1, #1
 8004f66:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	4013      	ands	r3, r2
 8004f72:	d113      	bne.n	8004f9c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7ff fdff 	bl	8004b7c <LL_ADC_IsEnabled>
 8004f7e:	1e03      	subs	r3, r0, #0
 8004f80:	d004      	beq.n	8004f8c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	0018      	movs	r0, r3
 8004f88:	f7ff fde6 	bl	8004b58 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2101      	movs	r1, #1
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004f9c:	2517      	movs	r5, #23
 8004f9e:	197c      	adds	r4, r7, r5
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	f000 fa3e 	bl	8005424 <ADC_Enable>
 8004fa8:	0003      	movs	r3, r0
 8004faa:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004fac:	002c      	movs	r4, r5
 8004fae:	193b      	adds	r3, r7, r4
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d13e      	bne.n	8005034 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fba:	4a22      	ldr	r2, [pc, #136]	@ (8005044 <HAL_ADC_Start_DMA+0x10c>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	2280      	movs	r2, #128	@ 0x80
 8004fc0:	0052      	lsls	r2, r2, #1
 8004fc2:	431a      	orrs	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8005048 <HAL_ADC_Start_DMA+0x110>)
 8004fd4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fda:	4a1c      	ldr	r2, [pc, #112]	@ (800504c <HAL_ADC_Start_DMA+0x114>)
 8004fdc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8005050 <HAL_ADC_Start_DMA+0x118>)
 8004fe4:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	221c      	movs	r2, #28
 8004fec:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2254      	movs	r2, #84	@ 0x54
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2110      	movs	r1, #16
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3340      	adds	r3, #64	@ 0x40
 8005010:	0019      	movs	r1, r3
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	193c      	adds	r4, r7, r4
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f000 fc88 	bl	800592c <HAL_DMA_Start_IT>
 800501c:	0003      	movs	r3, r0
 800501e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	0018      	movs	r0, r3
 8005026:	f7ff fdbb 	bl	8004ba0 <LL_ADC_REG_StartConversion>
 800502a:	e003      	b.n	8005034 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800502c:	2317      	movs	r3, #23
 800502e:	18fb      	adds	r3, r7, r3
 8005030:	2202      	movs	r2, #2
 8005032:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8005034:	2317      	movs	r3, #23
 8005036:	18fb      	adds	r3, r7, r3
 8005038:	781b      	ldrb	r3, [r3, #0]
}
 800503a:	0018      	movs	r0, r3
 800503c:	46bd      	mov	sp, r7
 800503e:	b006      	add	sp, #24
 8005040:	bdb0      	pop	{r4, r5, r7, pc}
 8005042:	46c0      	nop			@ (mov r8, r8)
 8005044:	fffff0fe 	.word	0xfffff0fe
 8005048:	08005531 	.word	0x08005531
 800504c:	080055f9 	.word	0x080055f9
 8005050:	08005617 	.word	0x08005617

08005054 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800505c:	46c0      	nop			@ (mov r8, r8)
 800505e:	46bd      	mov	sp, r7
 8005060:	b002      	add	sp, #8
 8005062:	bd80      	pop	{r7, pc}

08005064 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800506c:	46c0      	nop			@ (mov r8, r8)
 800506e:	46bd      	mov	sp, r7
 8005070:	b002      	add	sp, #8
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800507e:	2317      	movs	r3, #23
 8005080:	18fb      	adds	r3, r7, r3
 8005082:	2200      	movs	r2, #0
 8005084:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2254      	movs	r2, #84	@ 0x54
 800508e:	5c9b      	ldrb	r3, [r3, r2]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d101      	bne.n	8005098 <HAL_ADC_ConfigChannel+0x24>
 8005094:	2302      	movs	r3, #2
 8005096:	e1c0      	b.n	800541a <HAL_ADC_ConfigChannel+0x3a6>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2254      	movs	r2, #84	@ 0x54
 800509c:	2101      	movs	r1, #1
 800509e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	0018      	movs	r0, r3
 80050a6:	f7ff fd8d 	bl	8004bc4 <LL_ADC_REG_IsConversionOngoing>
 80050aa:	1e03      	subs	r3, r0, #0
 80050ac:	d000      	beq.n	80050b0 <HAL_ADC_ConfigChannel+0x3c>
 80050ae:	e1a3      	b.n	80053f8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d100      	bne.n	80050ba <HAL_ADC_ConfigChannel+0x46>
 80050b8:	e143      	b.n	8005342 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691a      	ldr	r2, [r3, #16]
 80050be:	2380      	movs	r3, #128	@ 0x80
 80050c0:	061b      	lsls	r3, r3, #24
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d004      	beq.n	80050d0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80050ca:	4ac1      	ldr	r2, [pc, #772]	@ (80053d0 <HAL_ADC_ConfigChannel+0x35c>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d108      	bne.n	80050e2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	0019      	movs	r1, r3
 80050da:	0010      	movs	r0, r2
 80050dc:	f7ff fcc2 	bl	8004a64 <LL_ADC_REG_SetSequencerChAdd>
 80050e0:	e0c9      	b.n	8005276 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	211f      	movs	r1, #31
 80050ec:	400b      	ands	r3, r1
 80050ee:	210f      	movs	r1, #15
 80050f0:	4099      	lsls	r1, r3
 80050f2:	000b      	movs	r3, r1
 80050f4:	43db      	mvns	r3, r3
 80050f6:	4013      	ands	r3, r2
 80050f8:	0019      	movs	r1, r3
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	035b      	lsls	r3, r3, #13
 8005100:	0b5b      	lsrs	r3, r3, #13
 8005102:	d105      	bne.n	8005110 <HAL_ADC_ConfigChannel+0x9c>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	0e9b      	lsrs	r3, r3, #26
 800510a:	221f      	movs	r2, #31
 800510c:	4013      	ands	r3, r2
 800510e:	e098      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2201      	movs	r2, #1
 8005116:	4013      	ands	r3, r2
 8005118:	d000      	beq.n	800511c <HAL_ADC_ConfigChannel+0xa8>
 800511a:	e091      	b.n	8005240 <HAL_ADC_ConfigChannel+0x1cc>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2202      	movs	r2, #2
 8005122:	4013      	ands	r3, r2
 8005124:	d000      	beq.n	8005128 <HAL_ADC_ConfigChannel+0xb4>
 8005126:	e089      	b.n	800523c <HAL_ADC_ConfigChannel+0x1c8>
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2204      	movs	r2, #4
 800512e:	4013      	ands	r3, r2
 8005130:	d000      	beq.n	8005134 <HAL_ADC_ConfigChannel+0xc0>
 8005132:	e081      	b.n	8005238 <HAL_ADC_ConfigChannel+0x1c4>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2208      	movs	r2, #8
 800513a:	4013      	ands	r3, r2
 800513c:	d000      	beq.n	8005140 <HAL_ADC_ConfigChannel+0xcc>
 800513e:	e079      	b.n	8005234 <HAL_ADC_ConfigChannel+0x1c0>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2210      	movs	r2, #16
 8005146:	4013      	ands	r3, r2
 8005148:	d000      	beq.n	800514c <HAL_ADC_ConfigChannel+0xd8>
 800514a:	e071      	b.n	8005230 <HAL_ADC_ConfigChannel+0x1bc>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2220      	movs	r2, #32
 8005152:	4013      	ands	r3, r2
 8005154:	d000      	beq.n	8005158 <HAL_ADC_ConfigChannel+0xe4>
 8005156:	e069      	b.n	800522c <HAL_ADC_ConfigChannel+0x1b8>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2240      	movs	r2, #64	@ 0x40
 800515e:	4013      	ands	r3, r2
 8005160:	d000      	beq.n	8005164 <HAL_ADC_ConfigChannel+0xf0>
 8005162:	e061      	b.n	8005228 <HAL_ADC_ConfigChannel+0x1b4>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2280      	movs	r2, #128	@ 0x80
 800516a:	4013      	ands	r3, r2
 800516c:	d000      	beq.n	8005170 <HAL_ADC_ConfigChannel+0xfc>
 800516e:	e059      	b.n	8005224 <HAL_ADC_ConfigChannel+0x1b0>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	2380      	movs	r3, #128	@ 0x80
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	4013      	ands	r3, r2
 800517a:	d151      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x1ac>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	2380      	movs	r3, #128	@ 0x80
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4013      	ands	r3, r2
 8005186:	d149      	bne.n	800521c <HAL_ADC_ConfigChannel+0x1a8>
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	2380      	movs	r3, #128	@ 0x80
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	4013      	ands	r3, r2
 8005192:	d141      	bne.n	8005218 <HAL_ADC_ConfigChannel+0x1a4>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	2380      	movs	r3, #128	@ 0x80
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	4013      	ands	r3, r2
 800519e:	d139      	bne.n	8005214 <HAL_ADC_ConfigChannel+0x1a0>
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	2380      	movs	r3, #128	@ 0x80
 80051a6:	015b      	lsls	r3, r3, #5
 80051a8:	4013      	ands	r3, r2
 80051aa:	d131      	bne.n	8005210 <HAL_ADC_ConfigChannel+0x19c>
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	2380      	movs	r3, #128	@ 0x80
 80051b2:	019b      	lsls	r3, r3, #6
 80051b4:	4013      	ands	r3, r2
 80051b6:	d129      	bne.n	800520c <HAL_ADC_ConfigChannel+0x198>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	2380      	movs	r3, #128	@ 0x80
 80051be:	01db      	lsls	r3, r3, #7
 80051c0:	4013      	ands	r3, r2
 80051c2:	d121      	bne.n	8005208 <HAL_ADC_ConfigChannel+0x194>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	2380      	movs	r3, #128	@ 0x80
 80051ca:	021b      	lsls	r3, r3, #8
 80051cc:	4013      	ands	r3, r2
 80051ce:	d119      	bne.n	8005204 <HAL_ADC_ConfigChannel+0x190>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	2380      	movs	r3, #128	@ 0x80
 80051d6:	025b      	lsls	r3, r3, #9
 80051d8:	4013      	ands	r3, r2
 80051da:	d111      	bne.n	8005200 <HAL_ADC_ConfigChannel+0x18c>
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	2380      	movs	r3, #128	@ 0x80
 80051e2:	029b      	lsls	r3, r3, #10
 80051e4:	4013      	ands	r3, r2
 80051e6:	d109      	bne.n	80051fc <HAL_ADC_ConfigChannel+0x188>
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	2380      	movs	r3, #128	@ 0x80
 80051ee:	02db      	lsls	r3, r3, #11
 80051f0:	4013      	ands	r3, r2
 80051f2:	d001      	beq.n	80051f8 <HAL_ADC_ConfigChannel+0x184>
 80051f4:	2312      	movs	r3, #18
 80051f6:	e024      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 80051f8:	2300      	movs	r3, #0
 80051fa:	e022      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 80051fc:	2311      	movs	r3, #17
 80051fe:	e020      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005200:	2310      	movs	r3, #16
 8005202:	e01e      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005204:	230f      	movs	r3, #15
 8005206:	e01c      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005208:	230e      	movs	r3, #14
 800520a:	e01a      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 800520c:	230d      	movs	r3, #13
 800520e:	e018      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005210:	230c      	movs	r3, #12
 8005212:	e016      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005214:	230b      	movs	r3, #11
 8005216:	e014      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005218:	230a      	movs	r3, #10
 800521a:	e012      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 800521c:	2309      	movs	r3, #9
 800521e:	e010      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005220:	2308      	movs	r3, #8
 8005222:	e00e      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005224:	2307      	movs	r3, #7
 8005226:	e00c      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005228:	2306      	movs	r3, #6
 800522a:	e00a      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 800522c:	2305      	movs	r3, #5
 800522e:	e008      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005230:	2304      	movs	r3, #4
 8005232:	e006      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005234:	2303      	movs	r3, #3
 8005236:	e004      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005238:	2302      	movs	r3, #2
 800523a:	e002      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <HAL_ADC_ConfigChannel+0x1ce>
 8005240:	2300      	movs	r3, #0
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	6852      	ldr	r2, [r2, #4]
 8005246:	201f      	movs	r0, #31
 8005248:	4002      	ands	r2, r0
 800524a:	4093      	lsls	r3, r2
 800524c:	000a      	movs	r2, r1
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	089b      	lsrs	r3, r3, #2
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	429a      	cmp	r2, r3
 8005262:	d808      	bhi.n	8005276 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6818      	ldr	r0, [r3, #0]
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	6859      	ldr	r1, [r3, #4]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	001a      	movs	r2, r3
 8005272:	f7ff fbd7 	bl	8004a24 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6818      	ldr	r0, [r3, #0]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	6819      	ldr	r1, [r3, #0]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	001a      	movs	r2, r3
 8005284:	f7ff fc12 	bl	8004aac <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	db00      	blt.n	8005292 <HAL_ADC_ConfigChannel+0x21e>
 8005290:	e0bc      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005292:	4b50      	ldr	r3, [pc, #320]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 8005294:	0018      	movs	r0, r3
 8005296:	f7ff fb73 	bl	8004980 <LL_ADC_GetCommonPathInternalCh>
 800529a:	0003      	movs	r3, r0
 800529c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a4d      	ldr	r2, [pc, #308]	@ (80053d8 <HAL_ADC_ConfigChannel+0x364>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d122      	bne.n	80052ee <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80052a8:	693a      	ldr	r2, [r7, #16]
 80052aa:	2380      	movs	r3, #128	@ 0x80
 80052ac:	041b      	lsls	r3, r3, #16
 80052ae:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80052b0:	d11d      	bne.n	80052ee <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	2280      	movs	r2, #128	@ 0x80
 80052b6:	0412      	lsls	r2, r2, #16
 80052b8:	4313      	orrs	r3, r2
 80052ba:	4a46      	ldr	r2, [pc, #280]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 80052bc:	0019      	movs	r1, r3
 80052be:	0010      	movs	r0, r2
 80052c0:	f7ff fb4a 	bl	8004958 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052c4:	4b45      	ldr	r3, [pc, #276]	@ (80053dc <HAL_ADC_ConfigChannel+0x368>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4945      	ldr	r1, [pc, #276]	@ (80053e0 <HAL_ADC_ConfigChannel+0x36c>)
 80052ca:	0018      	movs	r0, r3
 80052cc:	f7fa ff18 	bl	8000100 <__udivsi3>
 80052d0:	0003      	movs	r3, r0
 80052d2:	1c5a      	adds	r2, r3, #1
 80052d4:	0013      	movs	r3, r2
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	189b      	adds	r3, r3, r2
 80052da:	009b      	lsls	r3, r3, #2
 80052dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80052de:	e002      	b.n	80052e6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1f9      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80052ec:	e08e      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a3c      	ldr	r2, [pc, #240]	@ (80053e4 <HAL_ADC_ConfigChannel+0x370>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d10e      	bne.n	8005316 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	2380      	movs	r3, #128	@ 0x80
 80052fc:	045b      	lsls	r3, r3, #17
 80052fe:	4013      	ands	r3, r2
 8005300:	d109      	bne.n	8005316 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	2280      	movs	r2, #128	@ 0x80
 8005306:	0452      	lsls	r2, r2, #17
 8005308:	4313      	orrs	r3, r2
 800530a:	4a32      	ldr	r2, [pc, #200]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 800530c:	0019      	movs	r1, r3
 800530e:	0010      	movs	r0, r2
 8005310:	f7ff fb22 	bl	8004958 <LL_ADC_SetCommonPathInternalCh>
 8005314:	e07a      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a33      	ldr	r2, [pc, #204]	@ (80053e8 <HAL_ADC_ConfigChannel+0x374>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d000      	beq.n	8005322 <HAL_ADC_ConfigChannel+0x2ae>
 8005320:	e074      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	2380      	movs	r3, #128	@ 0x80
 8005326:	03db      	lsls	r3, r3, #15
 8005328:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800532a:	d000      	beq.n	800532e <HAL_ADC_ConfigChannel+0x2ba>
 800532c:	e06e      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	2280      	movs	r2, #128	@ 0x80
 8005332:	03d2      	lsls	r2, r2, #15
 8005334:	4313      	orrs	r3, r2
 8005336:	4a27      	ldr	r2, [pc, #156]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 8005338:	0019      	movs	r1, r3
 800533a:	0010      	movs	r0, r2
 800533c:	f7ff fb0c 	bl	8004958 <LL_ADC_SetCommonPathInternalCh>
 8005340:	e064      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691a      	ldr	r2, [r3, #16]
 8005346:	2380      	movs	r3, #128	@ 0x80
 8005348:	061b      	lsls	r3, r3, #24
 800534a:	429a      	cmp	r2, r3
 800534c:	d004      	beq.n	8005358 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005352:	4a1f      	ldr	r2, [pc, #124]	@ (80053d0 <HAL_ADC_ConfigChannel+0x35c>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d107      	bne.n	8005368 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	0019      	movs	r1, r3
 8005362:	0010      	movs	r0, r2
 8005364:	f7ff fb8f 	bl	8004a86 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	da4d      	bge.n	800540c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005370:	4b18      	ldr	r3, [pc, #96]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 8005372:	0018      	movs	r0, r3
 8005374:	f7ff fb04 	bl	8004980 <LL_ADC_GetCommonPathInternalCh>
 8005378:	0003      	movs	r3, r0
 800537a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a15      	ldr	r2, [pc, #84]	@ (80053d8 <HAL_ADC_ConfigChannel+0x364>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d108      	bne.n	8005398 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	4a18      	ldr	r2, [pc, #96]	@ (80053ec <HAL_ADC_ConfigChannel+0x378>)
 800538a:	4013      	ands	r3, r2
 800538c:	4a11      	ldr	r2, [pc, #68]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 800538e:	0019      	movs	r1, r3
 8005390:	0010      	movs	r0, r2
 8005392:	f7ff fae1 	bl	8004958 <LL_ADC_SetCommonPathInternalCh>
 8005396:	e039      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a11      	ldr	r2, [pc, #68]	@ (80053e4 <HAL_ADC_ConfigChannel+0x370>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d108      	bne.n	80053b4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	4a12      	ldr	r2, [pc, #72]	@ (80053f0 <HAL_ADC_ConfigChannel+0x37c>)
 80053a6:	4013      	ands	r3, r2
 80053a8:	4a0a      	ldr	r2, [pc, #40]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 80053aa:	0019      	movs	r1, r3
 80053ac:	0010      	movs	r0, r2
 80053ae:	f7ff fad3 	bl	8004958 <LL_ADC_SetCommonPathInternalCh>
 80053b2:	e02b      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a0b      	ldr	r2, [pc, #44]	@ (80053e8 <HAL_ADC_ConfigChannel+0x374>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d126      	bne.n	800540c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	4a0c      	ldr	r2, [pc, #48]	@ (80053f4 <HAL_ADC_ConfigChannel+0x380>)
 80053c2:	4013      	ands	r3, r2
 80053c4:	4a03      	ldr	r2, [pc, #12]	@ (80053d4 <HAL_ADC_ConfigChannel+0x360>)
 80053c6:	0019      	movs	r1, r3
 80053c8:	0010      	movs	r0, r2
 80053ca:	f7ff fac5 	bl	8004958 <LL_ADC_SetCommonPathInternalCh>
 80053ce:	e01d      	b.n	800540c <HAL_ADC_ConfigChannel+0x398>
 80053d0:	80000004 	.word	0x80000004
 80053d4:	40012708 	.word	0x40012708
 80053d8:	b0001000 	.word	0xb0001000
 80053dc:	20000000 	.word	0x20000000
 80053e0:	00030d40 	.word	0x00030d40
 80053e4:	b8004000 	.word	0xb8004000
 80053e8:	b4002000 	.word	0xb4002000
 80053ec:	ff7fffff 	.word	0xff7fffff
 80053f0:	feffffff 	.word	0xfeffffff
 80053f4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053fc:	2220      	movs	r2, #32
 80053fe:	431a      	orrs	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005404:	2317      	movs	r3, #23
 8005406:	18fb      	adds	r3, r7, r3
 8005408:	2201      	movs	r2, #1
 800540a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2254      	movs	r2, #84	@ 0x54
 8005410:	2100      	movs	r1, #0
 8005412:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005414:	2317      	movs	r3, #23
 8005416:	18fb      	adds	r3, r7, r3
 8005418:	781b      	ldrb	r3, [r3, #0]
}
 800541a:	0018      	movs	r0, r3
 800541c:	46bd      	mov	sp, r7
 800541e:	b006      	add	sp, #24
 8005420:	bd80      	pop	{r7, pc}
 8005422:	46c0      	nop			@ (mov r8, r8)

08005424 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800542c:	2300      	movs	r3, #0
 800542e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	0018      	movs	r0, r3
 8005436:	f7ff fba1 	bl	8004b7c <LL_ADC_IsEnabled>
 800543a:	1e03      	subs	r3, r0, #0
 800543c:	d000      	beq.n	8005440 <ADC_Enable+0x1c>
 800543e:	e069      	b.n	8005514 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	4a36      	ldr	r2, [pc, #216]	@ (8005520 <ADC_Enable+0xfc>)
 8005448:	4013      	ands	r3, r2
 800544a:	d00d      	beq.n	8005468 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005450:	2210      	movs	r2, #16
 8005452:	431a      	orrs	r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800545c:	2201      	movs	r2, #1
 800545e:	431a      	orrs	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e056      	b.n	8005516 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	0018      	movs	r0, r3
 800546e:	f7ff fb61 	bl	8004b34 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8005472:	4b2c      	ldr	r3, [pc, #176]	@ (8005524 <ADC_Enable+0x100>)
 8005474:	0018      	movs	r0, r3
 8005476:	f7ff fa83 	bl	8004980 <LL_ADC_GetCommonPathInternalCh>
 800547a:	0002      	movs	r2, r0
 800547c:	2380      	movs	r3, #128	@ 0x80
 800547e:	041b      	lsls	r3, r3, #16
 8005480:	4013      	ands	r3, r2
 8005482:	d00f      	beq.n	80054a4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005484:	4b28      	ldr	r3, [pc, #160]	@ (8005528 <ADC_Enable+0x104>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4928      	ldr	r1, [pc, #160]	@ (800552c <ADC_Enable+0x108>)
 800548a:	0018      	movs	r0, r3
 800548c:	f7fa fe38 	bl	8000100 <__udivsi3>
 8005490:	0003      	movs	r3, r0
 8005492:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8005494:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005496:	e002      	b.n	800549e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	3b01      	subs	r3, #1
 800549c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d1f9      	bne.n	8005498 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	7e5b      	ldrb	r3, [r3, #25]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d033      	beq.n	8005514 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80054ac:	f7ff fa4a 	bl	8004944 <HAL_GetTick>
 80054b0:	0003      	movs	r3, r0
 80054b2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054b4:	e027      	b.n	8005506 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	0018      	movs	r0, r3
 80054bc:	f7ff fb5e 	bl	8004b7c <LL_ADC_IsEnabled>
 80054c0:	1e03      	subs	r3, r0, #0
 80054c2:	d104      	bne.n	80054ce <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	0018      	movs	r0, r3
 80054ca:	f7ff fb33 	bl	8004b34 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80054ce:	f7ff fa39 	bl	8004944 <HAL_GetTick>
 80054d2:	0002      	movs	r2, r0
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d914      	bls.n	8005506 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2201      	movs	r2, #1
 80054e4:	4013      	ands	r3, r2
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d00d      	beq.n	8005506 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	2210      	movs	r2, #16
 80054f0:	431a      	orrs	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054fa:	2201      	movs	r2, #1
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e007      	b.n	8005516 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2201      	movs	r2, #1
 800550e:	4013      	ands	r3, r2
 8005510:	2b01      	cmp	r3, #1
 8005512:	d1d0      	bne.n	80054b6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	0018      	movs	r0, r3
 8005518:	46bd      	mov	sp, r7
 800551a:	b004      	add	sp, #16
 800551c:	bd80      	pop	{r7, pc}
 800551e:	46c0      	nop			@ (mov r8, r8)
 8005520:	80000017 	.word	0x80000017
 8005524:	40012708 	.word	0x40012708
 8005528:	20000000 	.word	0x20000000
 800552c:	00030d40 	.word	0x00030d40

08005530 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005542:	2250      	movs	r2, #80	@ 0x50
 8005544:	4013      	ands	r3, r2
 8005546:	d141      	bne.n	80055cc <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800554c:	2280      	movs	r2, #128	@ 0x80
 800554e:	0092      	lsls	r2, r2, #2
 8005550:	431a      	orrs	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	0018      	movs	r0, r3
 800555c:	f7ff fa51 	bl	8004a02 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005560:	1e03      	subs	r3, r0, #0
 8005562:	d02e      	beq.n	80055c2 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	7e9b      	ldrb	r3, [r3, #26]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d12a      	bne.n	80055c2 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2208      	movs	r2, #8
 8005574:	4013      	ands	r3, r2
 8005576:	2b08      	cmp	r3, #8
 8005578:	d123      	bne.n	80055c2 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	0018      	movs	r0, r3
 8005580:	f7ff fb20 	bl	8004bc4 <LL_ADC_REG_IsConversionOngoing>
 8005584:	1e03      	subs	r3, r0, #0
 8005586:	d110      	bne.n	80055aa <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	210c      	movs	r1, #12
 8005594:	438a      	bics	r2, r1
 8005596:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800559c:	4a15      	ldr	r2, [pc, #84]	@ (80055f4 <ADC_DMAConvCplt+0xc4>)
 800559e:	4013      	ands	r3, r2
 80055a0:	2201      	movs	r2, #1
 80055a2:	431a      	orrs	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80055a8:	e00b      	b.n	80055c2 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ae:	2220      	movs	r2, #32
 80055b0:	431a      	orrs	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055ba:	2201      	movs	r2, #1
 80055bc:	431a      	orrs	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	0018      	movs	r0, r3
 80055c6:	f7fe f9b9 	bl	800393c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80055ca:	e00f      	b.n	80055ec <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d0:	2210      	movs	r2, #16
 80055d2:	4013      	ands	r3, r2
 80055d4:	d004      	beq.n	80055e0 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	0018      	movs	r0, r3
 80055da:	f7ff fd43 	bl	8005064 <HAL_ADC_ErrorCallback>
}
 80055de:	e005      	b.n	80055ec <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	0010      	movs	r0, r2
 80055ea:	4798      	blx	r3
}
 80055ec:	46c0      	nop			@ (mov r8, r8)
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b004      	add	sp, #16
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	fffffefe 	.word	0xfffffefe

080055f8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005604:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	0018      	movs	r0, r3
 800560a:	f7ff fd23 	bl	8005054 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800560e:	46c0      	nop			@ (mov r8, r8)
 8005610:	46bd      	mov	sp, r7
 8005612:	b004      	add	sp, #16
 8005614:	bd80      	pop	{r7, pc}

08005616 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b084      	sub	sp, #16
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005622:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005628:	2240      	movs	r2, #64	@ 0x40
 800562a:	431a      	orrs	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005634:	2204      	movs	r2, #4
 8005636:	431a      	orrs	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	0018      	movs	r0, r3
 8005640:	f7ff fd10 	bl	8005064 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005644:	46c0      	nop			@ (mov r8, r8)
 8005646:	46bd      	mov	sp, r7
 8005648:	b004      	add	sp, #16
 800564a:	bd80      	pop	{r7, pc}

0800564c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	0002      	movs	r2, r0
 8005654:	1dfb      	adds	r3, r7, #7
 8005656:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005658:	1dfb      	adds	r3, r7, #7
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	2b7f      	cmp	r3, #127	@ 0x7f
 800565e:	d809      	bhi.n	8005674 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005660:	1dfb      	adds	r3, r7, #7
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	001a      	movs	r2, r3
 8005666:	231f      	movs	r3, #31
 8005668:	401a      	ands	r2, r3
 800566a:	4b04      	ldr	r3, [pc, #16]	@ (800567c <__NVIC_EnableIRQ+0x30>)
 800566c:	2101      	movs	r1, #1
 800566e:	4091      	lsls	r1, r2
 8005670:	000a      	movs	r2, r1
 8005672:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8005674:	46c0      	nop			@ (mov r8, r8)
 8005676:	46bd      	mov	sp, r7
 8005678:	b002      	add	sp, #8
 800567a:	bd80      	pop	{r7, pc}
 800567c:	e000e100 	.word	0xe000e100

08005680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005680:	b590      	push	{r4, r7, lr}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	0002      	movs	r2, r0
 8005688:	6039      	str	r1, [r7, #0]
 800568a:	1dfb      	adds	r3, r7, #7
 800568c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800568e:	1dfb      	adds	r3, r7, #7
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	2b7f      	cmp	r3, #127	@ 0x7f
 8005694:	d828      	bhi.n	80056e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005696:	4a2f      	ldr	r2, [pc, #188]	@ (8005754 <__NVIC_SetPriority+0xd4>)
 8005698:	1dfb      	adds	r3, r7, #7
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	b25b      	sxtb	r3, r3
 800569e:	089b      	lsrs	r3, r3, #2
 80056a0:	33c0      	adds	r3, #192	@ 0xc0
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	589b      	ldr	r3, [r3, r2]
 80056a6:	1dfa      	adds	r2, r7, #7
 80056a8:	7812      	ldrb	r2, [r2, #0]
 80056aa:	0011      	movs	r1, r2
 80056ac:	2203      	movs	r2, #3
 80056ae:	400a      	ands	r2, r1
 80056b0:	00d2      	lsls	r2, r2, #3
 80056b2:	21ff      	movs	r1, #255	@ 0xff
 80056b4:	4091      	lsls	r1, r2
 80056b6:	000a      	movs	r2, r1
 80056b8:	43d2      	mvns	r2, r2
 80056ba:	401a      	ands	r2, r3
 80056bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	019b      	lsls	r3, r3, #6
 80056c2:	22ff      	movs	r2, #255	@ 0xff
 80056c4:	401a      	ands	r2, r3
 80056c6:	1dfb      	adds	r3, r7, #7
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	0018      	movs	r0, r3
 80056cc:	2303      	movs	r3, #3
 80056ce:	4003      	ands	r3, r0
 80056d0:	00db      	lsls	r3, r3, #3
 80056d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056d4:	481f      	ldr	r0, [pc, #124]	@ (8005754 <__NVIC_SetPriority+0xd4>)
 80056d6:	1dfb      	adds	r3, r7, #7
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	b25b      	sxtb	r3, r3
 80056dc:	089b      	lsrs	r3, r3, #2
 80056de:	430a      	orrs	r2, r1
 80056e0:	33c0      	adds	r3, #192	@ 0xc0
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80056e6:	e031      	b.n	800574c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005758 <__NVIC_SetPriority+0xd8>)
 80056ea:	1dfb      	adds	r3, r7, #7
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	0019      	movs	r1, r3
 80056f0:	230f      	movs	r3, #15
 80056f2:	400b      	ands	r3, r1
 80056f4:	3b08      	subs	r3, #8
 80056f6:	089b      	lsrs	r3, r3, #2
 80056f8:	3306      	adds	r3, #6
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	18d3      	adds	r3, r2, r3
 80056fe:	3304      	adds	r3, #4
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	1dfa      	adds	r2, r7, #7
 8005704:	7812      	ldrb	r2, [r2, #0]
 8005706:	0011      	movs	r1, r2
 8005708:	2203      	movs	r2, #3
 800570a:	400a      	ands	r2, r1
 800570c:	00d2      	lsls	r2, r2, #3
 800570e:	21ff      	movs	r1, #255	@ 0xff
 8005710:	4091      	lsls	r1, r2
 8005712:	000a      	movs	r2, r1
 8005714:	43d2      	mvns	r2, r2
 8005716:	401a      	ands	r2, r3
 8005718:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	019b      	lsls	r3, r3, #6
 800571e:	22ff      	movs	r2, #255	@ 0xff
 8005720:	401a      	ands	r2, r3
 8005722:	1dfb      	adds	r3, r7, #7
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	0018      	movs	r0, r3
 8005728:	2303      	movs	r3, #3
 800572a:	4003      	ands	r3, r0
 800572c:	00db      	lsls	r3, r3, #3
 800572e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005730:	4809      	ldr	r0, [pc, #36]	@ (8005758 <__NVIC_SetPriority+0xd8>)
 8005732:	1dfb      	adds	r3, r7, #7
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	001c      	movs	r4, r3
 8005738:	230f      	movs	r3, #15
 800573a:	4023      	ands	r3, r4
 800573c:	3b08      	subs	r3, #8
 800573e:	089b      	lsrs	r3, r3, #2
 8005740:	430a      	orrs	r2, r1
 8005742:	3306      	adds	r3, #6
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	18c3      	adds	r3, r0, r3
 8005748:	3304      	adds	r3, #4
 800574a:	601a      	str	r2, [r3, #0]
}
 800574c:	46c0      	nop			@ (mov r8, r8)
 800574e:	46bd      	mov	sp, r7
 8005750:	b003      	add	sp, #12
 8005752:	bd90      	pop	{r4, r7, pc}
 8005754:	e000e100 	.word	0xe000e100
 8005758:	e000ed00 	.word	0xe000ed00

0800575c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	1e5a      	subs	r2, r3, #1
 8005768:	2380      	movs	r3, #128	@ 0x80
 800576a:	045b      	lsls	r3, r3, #17
 800576c:	429a      	cmp	r2, r3
 800576e:	d301      	bcc.n	8005774 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005770:	2301      	movs	r3, #1
 8005772:	e010      	b.n	8005796 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005774:	4b0a      	ldr	r3, [pc, #40]	@ (80057a0 <SysTick_Config+0x44>)
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	3a01      	subs	r2, #1
 800577a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800577c:	2301      	movs	r3, #1
 800577e:	425b      	negs	r3, r3
 8005780:	2103      	movs	r1, #3
 8005782:	0018      	movs	r0, r3
 8005784:	f7ff ff7c 	bl	8005680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005788:	4b05      	ldr	r3, [pc, #20]	@ (80057a0 <SysTick_Config+0x44>)
 800578a:	2200      	movs	r2, #0
 800578c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800578e:	4b04      	ldr	r3, [pc, #16]	@ (80057a0 <SysTick_Config+0x44>)
 8005790:	2207      	movs	r2, #7
 8005792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005794:	2300      	movs	r3, #0
}
 8005796:	0018      	movs	r0, r3
 8005798:	46bd      	mov	sp, r7
 800579a:	b002      	add	sp, #8
 800579c:	bd80      	pop	{r7, pc}
 800579e:	46c0      	nop			@ (mov r8, r8)
 80057a0:	e000e010 	.word	0xe000e010

080057a4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	210f      	movs	r1, #15
 80057b0:	187b      	adds	r3, r7, r1
 80057b2:	1c02      	adds	r2, r0, #0
 80057b4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	187b      	adds	r3, r7, r1
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	b25b      	sxtb	r3, r3
 80057be:	0011      	movs	r1, r2
 80057c0:	0018      	movs	r0, r3
 80057c2:	f7ff ff5d 	bl	8005680 <__NVIC_SetPriority>
}
 80057c6:	46c0      	nop			@ (mov r8, r8)
 80057c8:	46bd      	mov	sp, r7
 80057ca:	b004      	add	sp, #16
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b082      	sub	sp, #8
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	0002      	movs	r2, r0
 80057d6:	1dfb      	adds	r3, r7, #7
 80057d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057da:	1dfb      	adds	r3, r7, #7
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	b25b      	sxtb	r3, r3
 80057e0:	0018      	movs	r0, r3
 80057e2:	f7ff ff33 	bl	800564c <__NVIC_EnableIRQ>
}
 80057e6:	46c0      	nop			@ (mov r8, r8)
 80057e8:	46bd      	mov	sp, r7
 80057ea:	b002      	add	sp, #8
 80057ec:	bd80      	pop	{r7, pc}

080057ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b082      	sub	sp, #8
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	0018      	movs	r0, r3
 80057fa:	f7ff ffaf 	bl	800575c <SysTick_Config>
 80057fe:	0003      	movs	r3, r0
}
 8005800:	0018      	movs	r0, r3
 8005802:	46bd      	mov	sp, r7
 8005804:	b002      	add	sp, #8
 8005806:	bd80      	pop	{r7, pc}

08005808 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800580c:	f7fe f8a6 	bl	800395c <HAL_SYSTICK_Callback>
}
 8005810:	46c0      	nop			@ (mov r8, r8)
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e077      	b.n	800591a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a3d      	ldr	r2, [pc, #244]	@ (8005924 <HAL_DMA_Init+0x10c>)
 8005830:	4694      	mov	ip, r2
 8005832:	4463      	add	r3, ip
 8005834:	2114      	movs	r1, #20
 8005836:	0018      	movs	r0, r3
 8005838:	f7fa fc62 	bl	8000100 <__udivsi3>
 800583c:	0003      	movs	r3, r0
 800583e:	009a      	lsls	r2, r3, #2
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2225      	movs	r2, #37	@ 0x25
 8005848:	2102      	movs	r1, #2
 800584a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4934      	ldr	r1, [pc, #208]	@ (8005928 <HAL_DMA_Init+0x110>)
 8005858:	400a      	ands	r2, r1
 800585a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	6819      	ldr	r1, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	689a      	ldr	r2, [r3, #8]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	431a      	orrs	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	431a      	orrs	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	431a      	orrs	r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	0018      	movs	r0, r3
 8005896:	f000 fa8d 	bl	8005db4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	689a      	ldr	r2, [r3, #8]
 800589e:	2380      	movs	r3, #128	@ 0x80
 80058a0:	01db      	lsls	r3, r3, #7
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d102      	bne.n	80058ac <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b4:	213f      	movs	r1, #63	@ 0x3f
 80058b6:	400a      	ands	r2, r1
 80058b8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80058c2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d011      	beq.n	80058f0 <HAL_DMA_Init+0xd8>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d80d      	bhi.n	80058f0 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	0018      	movs	r0, r3
 80058d8:	f000 fa98 	bl	8005e0c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058e0:	2200      	movs	r2, #0
 80058e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80058ec:	605a      	str	r2, [r3, #4]
 80058ee:	e008      	b.n	8005902 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2225      	movs	r2, #37	@ 0x25
 800590c:	2101      	movs	r1, #1
 800590e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2224      	movs	r2, #36	@ 0x24
 8005914:	2100      	movs	r1, #0
 8005916:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	0018      	movs	r0, r3
 800591c:	46bd      	mov	sp, r7
 800591e:	b002      	add	sp, #8
 8005920:	bd80      	pop	{r7, pc}
 8005922:	46c0      	nop			@ (mov r8, r8)
 8005924:	bffdfff8 	.word	0xbffdfff8
 8005928:	ffff800f 	.word	0xffff800f

0800592c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800593a:	2317      	movs	r3, #23
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	2200      	movs	r2, #0
 8005940:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2224      	movs	r2, #36	@ 0x24
 8005946:	5c9b      	ldrb	r3, [r3, r2]
 8005948:	2b01      	cmp	r3, #1
 800594a:	d101      	bne.n	8005950 <HAL_DMA_Start_IT+0x24>
 800594c:	2302      	movs	r3, #2
 800594e:	e06f      	b.n	8005a30 <HAL_DMA_Start_IT+0x104>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2224      	movs	r2, #36	@ 0x24
 8005954:	2101      	movs	r1, #1
 8005956:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2225      	movs	r2, #37	@ 0x25
 800595c:	5c9b      	ldrb	r3, [r3, r2]
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b01      	cmp	r3, #1
 8005962:	d157      	bne.n	8005a14 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2225      	movs	r2, #37	@ 0x25
 8005968:	2102      	movs	r1, #2
 800596a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2101      	movs	r1, #1
 800597e:	438a      	bics	r2, r1
 8005980:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	68b9      	ldr	r1, [r7, #8]
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f9d3 	bl	8005d34 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005992:	2b00      	cmp	r3, #0
 8005994:	d008      	beq.n	80059a8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	210e      	movs	r1, #14
 80059a2:	430a      	orrs	r2, r1
 80059a4:	601a      	str	r2, [r3, #0]
 80059a6:	e00f      	b.n	80059c8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2104      	movs	r1, #4
 80059b4:	438a      	bics	r2, r1
 80059b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	210a      	movs	r1, #10
 80059c4:	430a      	orrs	r2, r1
 80059c6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	2380      	movs	r3, #128	@ 0x80
 80059d0:	025b      	lsls	r3, r3, #9
 80059d2:	4013      	ands	r3, r2
 80059d4:	d008      	beq.n	80059e8 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e0:	2180      	movs	r1, #128	@ 0x80
 80059e2:	0049      	lsls	r1, r1, #1
 80059e4:	430a      	orrs	r2, r1
 80059e6:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d008      	beq.n	8005a02 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059fa:	2180      	movs	r1, #128	@ 0x80
 80059fc:	0049      	lsls	r1, r1, #1
 80059fe:	430a      	orrs	r2, r1
 8005a00:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	e00a      	b.n	8005a2a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2280      	movs	r2, #128	@ 0x80
 8005a18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2224      	movs	r2, #36	@ 0x24
 8005a1e:	2100      	movs	r1, #0
 8005a20:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8005a22:	2317      	movs	r3, #23
 8005a24:	18fb      	adds	r3, r7, r3
 8005a26:	2201      	movs	r2, #1
 8005a28:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005a2a:	2317      	movs	r3, #23
 8005a2c:	18fb      	adds	r3, r7, r3
 8005a2e:	781b      	ldrb	r3, [r3, #0]
}
 8005a30:	0018      	movs	r0, r3
 8005a32:	46bd      	mov	sp, r7
 8005a34:	b006      	add	sp, #24
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d101      	bne.n	8005a4a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e050      	b.n	8005aec <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2225      	movs	r2, #37	@ 0x25
 8005a4e:	5c9b      	ldrb	r3, [r3, r2]
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d008      	beq.n	8005a68 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2204      	movs	r2, #4
 8005a5a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2224      	movs	r2, #36	@ 0x24
 8005a60:	2100      	movs	r1, #0
 8005a62:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e041      	b.n	8005aec <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	210e      	movs	r1, #14
 8005a74:	438a      	bics	r2, r1
 8005a76:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a82:	491c      	ldr	r1, [pc, #112]	@ (8005af4 <HAL_DMA_Abort+0xbc>)
 8005a84:	400a      	ands	r2, r1
 8005a86:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2101      	movs	r1, #1
 8005a94:	438a      	bics	r2, r1
 8005a96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8005a98:	4b17      	ldr	r3, [pc, #92]	@ (8005af8 <HAL_DMA_Abort+0xc0>)
 8005a9a:	6859      	ldr	r1, [r3, #4]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa0:	221c      	movs	r2, #28
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	409a      	lsls	r2, r3
 8005aa8:	4b13      	ldr	r3, [pc, #76]	@ (8005af8 <HAL_DMA_Abort+0xc0>)
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005ab6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00c      	beq.n	8005ada <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aca:	490a      	ldr	r1, [pc, #40]	@ (8005af4 <HAL_DMA_Abort+0xbc>)
 8005acc:	400a      	ands	r2, r1
 8005ace:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005ad8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2225      	movs	r2, #37	@ 0x25
 8005ade:	2101      	movs	r1, #1
 8005ae0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2224      	movs	r2, #36	@ 0x24
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	0018      	movs	r0, r3
 8005aee:	46bd      	mov	sp, r7
 8005af0:	b002      	add	sp, #8
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	fffffeff 	.word	0xfffffeff
 8005af8:	40020000 	.word	0x40020000

08005afc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b04:	210f      	movs	r1, #15
 8005b06:	187b      	adds	r3, r7, r1
 8005b08:	2200      	movs	r2, #0
 8005b0a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2225      	movs	r2, #37	@ 0x25
 8005b10:	5c9b      	ldrb	r3, [r3, r2]
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d006      	beq.n	8005b26 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2204      	movs	r2, #4
 8005b1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005b1e:	187b      	adds	r3, r7, r1
 8005b20:	2201      	movs	r2, #1
 8005b22:	701a      	strb	r2, [r3, #0]
 8005b24:	e049      	b.n	8005bba <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	210e      	movs	r1, #14
 8005b32:	438a      	bics	r2, r1
 8005b34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2101      	movs	r1, #1
 8005b42:	438a      	bics	r2, r1
 8005b44:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b50:	491d      	ldr	r1, [pc, #116]	@ (8005bc8 <HAL_DMA_Abort_IT+0xcc>)
 8005b52:	400a      	ands	r2, r1
 8005b54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8005b56:	4b1d      	ldr	r3, [pc, #116]	@ (8005bcc <HAL_DMA_Abort_IT+0xd0>)
 8005b58:	6859      	ldr	r1, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b5e:	221c      	movs	r2, #28
 8005b60:	4013      	ands	r3, r2
 8005b62:	2201      	movs	r2, #1
 8005b64:	409a      	lsls	r2, r3
 8005b66:	4b19      	ldr	r3, [pc, #100]	@ (8005bcc <HAL_DMA_Abort_IT+0xd0>)
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b74:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d00c      	beq.n	8005b98 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b88:	490f      	ldr	r1, [pc, #60]	@ (8005bc8 <HAL_DMA_Abort_IT+0xcc>)
 8005b8a:	400a      	ands	r2, r1
 8005b8c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005b96:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2225      	movs	r2, #37	@ 0x25
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2224      	movs	r2, #36	@ 0x24
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d004      	beq.n	8005bba <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	0010      	movs	r0, r2
 8005bb8:	4798      	blx	r3
    }
  }
  return status;
 8005bba:	230f      	movs	r3, #15
 8005bbc:	18fb      	adds	r3, r7, r3
 8005bbe:	781b      	ldrb	r3, [r3, #0]
}
 8005bc0:	0018      	movs	r0, r3
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	b004      	add	sp, #16
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	fffffeff 	.word	0xfffffeff
 8005bcc:	40020000 	.word	0x40020000

08005bd0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8005bd8:	4b55      	ldr	r3, [pc, #340]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bea:	221c      	movs	r2, #28
 8005bec:	4013      	ands	r3, r2
 8005bee:	2204      	movs	r2, #4
 8005bf0:	409a      	lsls	r2, r3
 8005bf2:	0013      	movs	r3, r2
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	d027      	beq.n	8005c4a <HAL_DMA_IRQHandler+0x7a>
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2204      	movs	r2, #4
 8005bfe:	4013      	ands	r3, r2
 8005c00:	d023      	beq.n	8005c4a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2220      	movs	r2, #32
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	d107      	bne.n	8005c1e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2104      	movs	r1, #4
 8005c1a:	438a      	bics	r2, r1
 8005c1c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005c1e:	4b44      	ldr	r3, [pc, #272]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005c20:	6859      	ldr	r1, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c26:	221c      	movs	r2, #28
 8005c28:	4013      	ands	r3, r2
 8005c2a:	2204      	movs	r2, #4
 8005c2c:	409a      	lsls	r2, r3
 8005c2e:	4b40      	ldr	r3, [pc, #256]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005c30:	430a      	orrs	r2, r1
 8005c32:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d100      	bne.n	8005c3e <HAL_DMA_IRQHandler+0x6e>
 8005c3c:	e073      	b.n	8005d26 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	0010      	movs	r0, r2
 8005c46:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005c48:	e06d      	b.n	8005d26 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	221c      	movs	r2, #28
 8005c50:	4013      	ands	r3, r2
 8005c52:	2202      	movs	r2, #2
 8005c54:	409a      	lsls	r2, r3
 8005c56:	0013      	movs	r3, r2
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	d02e      	beq.n	8005cbc <HAL_DMA_IRQHandler+0xec>
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2202      	movs	r2, #2
 8005c62:	4013      	ands	r3, r2
 8005c64:	d02a      	beq.n	8005cbc <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2220      	movs	r2, #32
 8005c6e:	4013      	ands	r3, r2
 8005c70:	d10b      	bne.n	8005c8a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	210a      	movs	r1, #10
 8005c7e:	438a      	bics	r2, r1
 8005c80:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2225      	movs	r2, #37	@ 0x25
 8005c86:	2101      	movs	r1, #1
 8005c88:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005c8a:	4b29      	ldr	r3, [pc, #164]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005c8c:	6859      	ldr	r1, [r3, #4]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c92:	221c      	movs	r2, #28
 8005c94:	4013      	ands	r3, r2
 8005c96:	2202      	movs	r2, #2
 8005c98:	409a      	lsls	r2, r3
 8005c9a:	4b25      	ldr	r3, [pc, #148]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2224      	movs	r2, #36	@ 0x24
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d03a      	beq.n	8005d26 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	0010      	movs	r0, r2
 8005cb8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005cba:	e034      	b.n	8005d26 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc0:	221c      	movs	r2, #28
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	2208      	movs	r2, #8
 8005cc6:	409a      	lsls	r2, r3
 8005cc8:	0013      	movs	r3, r2
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4013      	ands	r3, r2
 8005cce:	d02b      	beq.n	8005d28 <HAL_DMA_IRQHandler+0x158>
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	2208      	movs	r2, #8
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	d027      	beq.n	8005d28 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	210e      	movs	r1, #14
 8005ce4:	438a      	bics	r2, r1
 8005ce6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005ce8:	4b11      	ldr	r3, [pc, #68]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005cea:	6859      	ldr	r1, [r3, #4]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf0:	221c      	movs	r2, #28
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	409a      	lsls	r2, r3
 8005cf8:	4b0d      	ldr	r3, [pc, #52]	@ (8005d30 <HAL_DMA_IRQHandler+0x160>)
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2225      	movs	r2, #37	@ 0x25
 8005d08:	2101      	movs	r1, #1
 8005d0a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2224      	movs	r2, #36	@ 0x24
 8005d10:	2100      	movs	r1, #0
 8005d12:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	0010      	movs	r0, r2
 8005d24:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	46c0      	nop			@ (mov r8, r8)
}
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	b004      	add	sp, #16
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	40020000 	.word	0x40020000

08005d34 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
 8005d40:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005d4a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d004      	beq.n	8005d5e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005d5c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8005d5e:	4b14      	ldr	r3, [pc, #80]	@ (8005db0 <DMA_SetConfig+0x7c>)
 8005d60:	6859      	ldr	r1, [r3, #4]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	221c      	movs	r2, #28
 8005d68:	4013      	ands	r3, r2
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	409a      	lsls	r2, r3
 8005d6e:	4b10      	ldr	r3, [pc, #64]	@ (8005db0 <DMA_SetConfig+0x7c>)
 8005d70:	430a      	orrs	r2, r1
 8005d72:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	2b10      	cmp	r3, #16
 8005d82:	d108      	bne.n	8005d96 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68ba      	ldr	r2, [r7, #8]
 8005d92:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005d94:	e007      	b.n	8005da6 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	60da      	str	r2, [r3, #12]
}
 8005da6:	46c0      	nop			@ (mov r8, r8)
 8005da8:	46bd      	mov	sp, r7
 8005daa:	b004      	add	sp, #16
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	46c0      	nop			@ (mov r8, r8)
 8005db0:	40020000 	.word	0x40020000

08005db4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc0:	089b      	lsrs	r3, r3, #2
 8005dc2:	4a10      	ldr	r2, [pc, #64]	@ (8005e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8005dc4:	4694      	mov	ip, r2
 8005dc6:	4463      	add	r3, ip
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	001a      	movs	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	001a      	movs	r2, r3
 8005dd6:	23ff      	movs	r3, #255	@ 0xff
 8005dd8:	4013      	ands	r3, r2
 8005dda:	3b08      	subs	r3, #8
 8005ddc:	2114      	movs	r1, #20
 8005dde:	0018      	movs	r0, r3
 8005de0:	f7fa f98e 	bl	8000100 <__udivsi3>
 8005de4:	0003      	movs	r3, r0
 8005de6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a07      	ldr	r2, [pc, #28]	@ (8005e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8005dec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	221f      	movs	r2, #31
 8005df2:	4013      	ands	r3, r2
 8005df4:	2201      	movs	r2, #1
 8005df6:	409a      	lsls	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8005dfc:	46c0      	nop			@ (mov r8, r8)
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	b004      	add	sp, #16
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	10008200 	.word	0x10008200
 8005e08:	40020880 	.word	0x40020880

08005e0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	223f      	movs	r2, #63	@ 0x3f
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	4a0a      	ldr	r2, [pc, #40]	@ (8005e4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005e22:	4694      	mov	ip, r2
 8005e24:	4463      	add	r3, ip
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	001a      	movs	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a07      	ldr	r2, [pc, #28]	@ (8005e50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005e32:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	3b01      	subs	r3, #1
 8005e38:	2203      	movs	r2, #3
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	409a      	lsls	r2, r3
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8005e44:	46c0      	nop			@ (mov r8, r8)
 8005e46:	46bd      	mov	sp, r7
 8005e48:	b004      	add	sp, #16
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	1000823f 	.word	0x1000823f
 8005e50:	40020940 	.word	0x40020940

08005e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e62:	e147      	b.n	80060f4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2101      	movs	r1, #1
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	4091      	lsls	r1, r2
 8005e6e:	000a      	movs	r2, r1
 8005e70:	4013      	ands	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d100      	bne.n	8005e7c <HAL_GPIO_Init+0x28>
 8005e7a:	e138      	b.n	80060ee <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	2203      	movs	r2, #3
 8005e82:	4013      	ands	r3, r2
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d005      	beq.n	8005e94 <HAL_GPIO_Init+0x40>
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	2203      	movs	r2, #3
 8005e8e:	4013      	ands	r3, r2
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d130      	bne.n	8005ef6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	2203      	movs	r2, #3
 8005ea0:	409a      	lsls	r2, r3
 8005ea2:	0013      	movs	r3, r2
 8005ea4:	43da      	mvns	r2, r3
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	68da      	ldr	r2, [r3, #12]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	409a      	lsls	r2, r3
 8005eb6:	0013      	movs	r3, r2
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	693a      	ldr	r2, [r7, #16]
 8005ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005eca:	2201      	movs	r2, #1
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	409a      	lsls	r2, r3
 8005ed0:	0013      	movs	r3, r2
 8005ed2:	43da      	mvns	r2, r3
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	091b      	lsrs	r3, r3, #4
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	401a      	ands	r2, r3
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	0013      	movs	r3, r2
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2203      	movs	r2, #3
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b03      	cmp	r3, #3
 8005f00:	d017      	beq.n	8005f32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	2203      	movs	r2, #3
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	0013      	movs	r3, r2
 8005f12:	43da      	mvns	r2, r3
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	4013      	ands	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	689a      	ldr	r2, [r3, #8]
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	409a      	lsls	r2, r3
 8005f24:	0013      	movs	r3, r2
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2203      	movs	r2, #3
 8005f38:	4013      	ands	r3, r2
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d123      	bne.n	8005f86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	08da      	lsrs	r2, r3, #3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	3208      	adds	r2, #8
 8005f46:	0092      	lsls	r2, r2, #2
 8005f48:	58d3      	ldr	r3, [r2, r3]
 8005f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	2207      	movs	r2, #7
 8005f50:	4013      	ands	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	220f      	movs	r2, #15
 8005f56:	409a      	lsls	r2, r3
 8005f58:	0013      	movs	r3, r2
 8005f5a:	43da      	mvns	r2, r3
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	4013      	ands	r3, r2
 8005f60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	2107      	movs	r1, #7
 8005f6a:	400b      	ands	r3, r1
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	409a      	lsls	r2, r3
 8005f70:	0013      	movs	r3, r2
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	08da      	lsrs	r2, r3, #3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	3208      	adds	r2, #8
 8005f80:	0092      	lsls	r2, r2, #2
 8005f82:	6939      	ldr	r1, [r7, #16]
 8005f84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	2203      	movs	r2, #3
 8005f92:	409a      	lsls	r2, r3
 8005f94:	0013      	movs	r3, r2
 8005f96:	43da      	mvns	r2, r3
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	2203      	movs	r2, #3
 8005fa4:	401a      	ands	r2, r3
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	409a      	lsls	r2, r3
 8005fac:	0013      	movs	r3, r2
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	693a      	ldr	r2, [r7, #16]
 8005fb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	23c0      	movs	r3, #192	@ 0xc0
 8005fc0:	029b      	lsls	r3, r3, #10
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	d100      	bne.n	8005fc8 <HAL_GPIO_Init+0x174>
 8005fc6:	e092      	b.n	80060ee <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005fc8:	4a50      	ldr	r2, [pc, #320]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	089b      	lsrs	r3, r3, #2
 8005fce:	3318      	adds	r3, #24
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	589b      	ldr	r3, [r3, r2]
 8005fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	2203      	movs	r2, #3
 8005fda:	4013      	ands	r3, r2
 8005fdc:	00db      	lsls	r3, r3, #3
 8005fde:	220f      	movs	r2, #15
 8005fe0:	409a      	lsls	r2, r3
 8005fe2:	0013      	movs	r3, r2
 8005fe4:	43da      	mvns	r2, r3
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	4013      	ands	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	23a0      	movs	r3, #160	@ 0xa0
 8005ff0:	05db      	lsls	r3, r3, #23
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d013      	beq.n	800601e <HAL_GPIO_Init+0x1ca>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a45      	ldr	r2, [pc, #276]	@ (8006110 <HAL_GPIO_Init+0x2bc>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d00d      	beq.n	800601a <HAL_GPIO_Init+0x1c6>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a44      	ldr	r2, [pc, #272]	@ (8006114 <HAL_GPIO_Init+0x2c0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d007      	beq.n	8006016 <HAL_GPIO_Init+0x1c2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a43      	ldr	r2, [pc, #268]	@ (8006118 <HAL_GPIO_Init+0x2c4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d101      	bne.n	8006012 <HAL_GPIO_Init+0x1be>
 800600e:	2303      	movs	r3, #3
 8006010:	e006      	b.n	8006020 <HAL_GPIO_Init+0x1cc>
 8006012:	2305      	movs	r3, #5
 8006014:	e004      	b.n	8006020 <HAL_GPIO_Init+0x1cc>
 8006016:	2302      	movs	r3, #2
 8006018:	e002      	b.n	8006020 <HAL_GPIO_Init+0x1cc>
 800601a:	2301      	movs	r3, #1
 800601c:	e000      	b.n	8006020 <HAL_GPIO_Init+0x1cc>
 800601e:	2300      	movs	r3, #0
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	2103      	movs	r1, #3
 8006024:	400a      	ands	r2, r1
 8006026:	00d2      	lsls	r2, r2, #3
 8006028:	4093      	lsls	r3, r2
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8006030:	4936      	ldr	r1, [pc, #216]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	089b      	lsrs	r3, r3, #2
 8006036:	3318      	adds	r3, #24
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800603e:	4b33      	ldr	r3, [pc, #204]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	43da      	mvns	r2, r3
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	4013      	ands	r3, r2
 800604c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	685a      	ldr	r2, [r3, #4]
 8006052:	2380      	movs	r3, #128	@ 0x80
 8006054:	035b      	lsls	r3, r3, #13
 8006056:	4013      	ands	r3, r2
 8006058:	d003      	beq.n	8006062 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4313      	orrs	r3, r2
 8006060:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006062:	4b2a      	ldr	r3, [pc, #168]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8006068:	4b28      	ldr	r3, [pc, #160]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	43da      	mvns	r2, r3
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	4013      	ands	r3, r2
 8006076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	2380      	movs	r3, #128	@ 0x80
 800607e:	039b      	lsls	r3, r3, #14
 8006080:	4013      	ands	r3, r2
 8006082:	d003      	beq.n	800608c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800608c:	4b1f      	ldr	r3, [pc, #124]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006092:	4a1e      	ldr	r2, [pc, #120]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 8006094:	2384      	movs	r3, #132	@ 0x84
 8006096:	58d3      	ldr	r3, [r2, r3]
 8006098:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	43da      	mvns	r2, r3
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	4013      	ands	r3, r2
 80060a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	2380      	movs	r3, #128	@ 0x80
 80060aa:	029b      	lsls	r3, r3, #10
 80060ac:	4013      	ands	r3, r2
 80060ae:	d003      	beq.n	80060b8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80060b8:	4914      	ldr	r1, [pc, #80]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 80060ba:	2284      	movs	r2, #132	@ 0x84
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80060c0:	4a12      	ldr	r2, [pc, #72]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 80060c2:	2380      	movs	r3, #128	@ 0x80
 80060c4:	58d3      	ldr	r3, [r2, r3]
 80060c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	43da      	mvns	r2, r3
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	4013      	ands	r3, r2
 80060d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	2380      	movs	r3, #128	@ 0x80
 80060d8:	025b      	lsls	r3, r3, #9
 80060da:	4013      	ands	r3, r2
 80060dc:	d003      	beq.n	80060e6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80060e6:	4909      	ldr	r1, [pc, #36]	@ (800610c <HAL_GPIO_Init+0x2b8>)
 80060e8:	2280      	movs	r2, #128	@ 0x80
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	3301      	adds	r3, #1
 80060f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	40da      	lsrs	r2, r3
 80060fc:	1e13      	subs	r3, r2, #0
 80060fe:	d000      	beq.n	8006102 <HAL_GPIO_Init+0x2ae>
 8006100:	e6b0      	b.n	8005e64 <HAL_GPIO_Init+0x10>
  }
}
 8006102:	46c0      	nop			@ (mov r8, r8)
 8006104:	46c0      	nop			@ (mov r8, r8)
 8006106:	46bd      	mov	sp, r7
 8006108:	b006      	add	sp, #24
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40021800 	.word	0x40021800
 8006110:	50000400 	.word	0x50000400
 8006114:	50000800 	.word	0x50000800
 8006118:	50000c00 	.word	0x50000c00

0800611c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	0008      	movs	r0, r1
 8006126:	0011      	movs	r1, r2
 8006128:	1cbb      	adds	r3, r7, #2
 800612a:	1c02      	adds	r2, r0, #0
 800612c:	801a      	strh	r2, [r3, #0]
 800612e:	1c7b      	adds	r3, r7, #1
 8006130:	1c0a      	adds	r2, r1, #0
 8006132:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006134:	1c7b      	adds	r3, r7, #1
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d004      	beq.n	8006146 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800613c:	1cbb      	adds	r3, r7, #2
 800613e:	881a      	ldrh	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006144:	e003      	b.n	800614e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006146:	1cbb      	adds	r3, r7, #2
 8006148:	881a      	ldrh	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800614e:	46c0      	nop			@ (mov r8, r8)
 8006150:	46bd      	mov	sp, r7
 8006152:	b002      	add	sp, #8
 8006154:	bd80      	pop	{r7, pc}
	...

08006158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e08f      	b.n	800628a <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2241      	movs	r2, #65	@ 0x41
 800616e:	5c9b      	ldrb	r3, [r3, r2]
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b00      	cmp	r3, #0
 8006174:	d107      	bne.n	8006186 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2240      	movs	r2, #64	@ 0x40
 800617a:	2100      	movs	r1, #0
 800617c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	0018      	movs	r0, r3
 8006182:	f7fe f929 	bl	80043d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2241      	movs	r2, #65	@ 0x41
 800618a:	2124      	movs	r1, #36	@ 0x24
 800618c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	2101      	movs	r1, #1
 800619a:	438a      	bics	r2, r1
 800619c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	493b      	ldr	r1, [pc, #236]	@ (8006294 <HAL_I2C_Init+0x13c>)
 80061a8:	400a      	ands	r2, r1
 80061aa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	689a      	ldr	r2, [r3, #8]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4938      	ldr	r1, [pc, #224]	@ (8006298 <HAL_I2C_Init+0x140>)
 80061b8:	400a      	ands	r2, r1
 80061ba:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d108      	bne.n	80061d6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689a      	ldr	r2, [r3, #8]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2180      	movs	r1, #128	@ 0x80
 80061ce:	0209      	lsls	r1, r1, #8
 80061d0:	430a      	orrs	r2, r1
 80061d2:	609a      	str	r2, [r3, #8]
 80061d4:	e007      	b.n	80061e6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	689a      	ldr	r2, [r3, #8]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2184      	movs	r1, #132	@ 0x84
 80061e0:	0209      	lsls	r1, r1, #8
 80061e2:	430a      	orrs	r2, r1
 80061e4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d109      	bne.n	8006202 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2180      	movs	r1, #128	@ 0x80
 80061fa:	0109      	lsls	r1, r1, #4
 80061fc:	430a      	orrs	r2, r1
 80061fe:	605a      	str	r2, [r3, #4]
 8006200:	e007      	b.n	8006212 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685a      	ldr	r2, [r3, #4]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4923      	ldr	r1, [pc, #140]	@ (800629c <HAL_I2C_Init+0x144>)
 800620e:	400a      	ands	r2, r1
 8006210:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4920      	ldr	r1, [pc, #128]	@ (80062a0 <HAL_I2C_Init+0x148>)
 800621e:	430a      	orrs	r2, r1
 8006220:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68da      	ldr	r2, [r3, #12]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	491a      	ldr	r1, [pc, #104]	@ (8006298 <HAL_I2C_Init+0x140>)
 800622e:	400a      	ands	r2, r1
 8006230:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691a      	ldr	r2, [r3, #16]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	431a      	orrs	r2, r3
 800623c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	69d9      	ldr	r1, [r3, #28]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a1a      	ldr	r2, [r3, #32]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	430a      	orrs	r2, r1
 800625a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2101      	movs	r1, #1
 8006268:	430a      	orrs	r2, r1
 800626a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2241      	movs	r2, #65	@ 0x41
 8006276:	2120      	movs	r1, #32
 8006278:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2242      	movs	r2, #66	@ 0x42
 8006284:	2100      	movs	r1, #0
 8006286:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	0018      	movs	r0, r3
 800628c:	46bd      	mov	sp, r7
 800628e:	b002      	add	sp, #8
 8006290:	bd80      	pop	{r7, pc}
 8006292:	46c0      	nop			@ (mov r8, r8)
 8006294:	f0ffffff 	.word	0xf0ffffff
 8006298:	ffff7fff 	.word	0xffff7fff
 800629c:	fffff7ff 	.word	0xfffff7ff
 80062a0:	02008000 	.word	0x02008000

080062a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062a4:	b590      	push	{r4, r7, lr}
 80062a6:	b089      	sub	sp, #36	@ 0x24
 80062a8:	af02      	add	r7, sp, #8
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	000c      	movs	r4, r1
 80062ae:	0010      	movs	r0, r2
 80062b0:	0019      	movs	r1, r3
 80062b2:	230a      	movs	r3, #10
 80062b4:	18fb      	adds	r3, r7, r3
 80062b6:	1c22      	adds	r2, r4, #0
 80062b8:	801a      	strh	r2, [r3, #0]
 80062ba:	2308      	movs	r3, #8
 80062bc:	18fb      	adds	r3, r7, r3
 80062be:	1c02      	adds	r2, r0, #0
 80062c0:	801a      	strh	r2, [r3, #0]
 80062c2:	1dbb      	adds	r3, r7, #6
 80062c4:	1c0a      	adds	r2, r1, #0
 80062c6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2241      	movs	r2, #65	@ 0x41
 80062cc:	5c9b      	ldrb	r3, [r3, r2]
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b20      	cmp	r3, #32
 80062d2:	d000      	beq.n	80062d6 <HAL_I2C_Mem_Write+0x32>
 80062d4:	e10c      	b.n	80064f0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d004      	beq.n	80062e6 <HAL_I2C_Mem_Write+0x42>
 80062dc:	232c      	movs	r3, #44	@ 0x2c
 80062de:	18fb      	adds	r3, r7, r3
 80062e0:	881b      	ldrh	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d105      	bne.n	80062f2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2280      	movs	r2, #128	@ 0x80
 80062ea:	0092      	lsls	r2, r2, #2
 80062ec:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e0ff      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2240      	movs	r2, #64	@ 0x40
 80062f6:	5c9b      	ldrb	r3, [r3, r2]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d101      	bne.n	8006300 <HAL_I2C_Mem_Write+0x5c>
 80062fc:	2302      	movs	r3, #2
 80062fe:	e0f8      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2240      	movs	r2, #64	@ 0x40
 8006304:	2101      	movs	r1, #1
 8006306:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006308:	f7fe fb1c 	bl	8004944 <HAL_GetTick>
 800630c:	0003      	movs	r3, r0
 800630e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006310:	2380      	movs	r3, #128	@ 0x80
 8006312:	0219      	lsls	r1, r3, #8
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	2319      	movs	r3, #25
 800631c:	2201      	movs	r2, #1
 800631e:	f000 fb0b 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 8006322:	1e03      	subs	r3, r0, #0
 8006324:	d001      	beq.n	800632a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e0e3      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2241      	movs	r2, #65	@ 0x41
 800632e:	2121      	movs	r1, #33	@ 0x21
 8006330:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2242      	movs	r2, #66	@ 0x42
 8006336:	2140      	movs	r1, #64	@ 0x40
 8006338:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006344:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	222c      	movs	r2, #44	@ 0x2c
 800634a:	18ba      	adds	r2, r7, r2
 800634c:	8812      	ldrh	r2, [r2, #0]
 800634e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006356:	1dbb      	adds	r3, r7, #6
 8006358:	881c      	ldrh	r4, [r3, #0]
 800635a:	2308      	movs	r3, #8
 800635c:	18fb      	adds	r3, r7, r3
 800635e:	881a      	ldrh	r2, [r3, #0]
 8006360:	230a      	movs	r3, #10
 8006362:	18fb      	adds	r3, r7, r3
 8006364:	8819      	ldrh	r1, [r3, #0]
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	9301      	str	r3, [sp, #4]
 800636c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	0023      	movs	r3, r4
 8006372:	f000 f9f9 	bl	8006768 <I2C_RequestMemoryWrite>
 8006376:	1e03      	subs	r3, r0, #0
 8006378:	d005      	beq.n	8006386 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2240      	movs	r2, #64	@ 0x40
 800637e:	2100      	movs	r1, #0
 8006380:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e0b5      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800638a:	b29b      	uxth	r3, r3
 800638c:	2bff      	cmp	r3, #255	@ 0xff
 800638e:	d911      	bls.n	80063b4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	22ff      	movs	r2, #255	@ 0xff
 8006394:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800639a:	b2da      	uxtb	r2, r3
 800639c:	2380      	movs	r3, #128	@ 0x80
 800639e:	045c      	lsls	r4, r3, #17
 80063a0:	230a      	movs	r3, #10
 80063a2:	18fb      	adds	r3, r7, r3
 80063a4:	8819      	ldrh	r1, [r3, #0]
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	2300      	movs	r3, #0
 80063aa:	9300      	str	r3, [sp, #0]
 80063ac:	0023      	movs	r3, r4
 80063ae:	f000 fc9d 	bl	8006cec <I2C_TransferConfig>
 80063b2:	e012      	b.n	80063da <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063c2:	b2da      	uxtb	r2, r3
 80063c4:	2380      	movs	r3, #128	@ 0x80
 80063c6:	049c      	lsls	r4, r3, #18
 80063c8:	230a      	movs	r3, #10
 80063ca:	18fb      	adds	r3, r7, r3
 80063cc:	8819      	ldrh	r1, [r3, #0]
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	2300      	movs	r3, #0
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	0023      	movs	r3, r4
 80063d6:	f000 fc89 	bl	8006cec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063da:	697a      	ldr	r2, [r7, #20]
 80063dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	0018      	movs	r0, r3
 80063e2:	f000 fb01 	bl	80069e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80063e6:	1e03      	subs	r3, r0, #0
 80063e8:	d001      	beq.n	80063ee <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e081      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f2:	781a      	ldrb	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fe:	1c5a      	adds	r2, r3, #1
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006408:	b29b      	uxth	r3, r3
 800640a:	3b01      	subs	r3, #1
 800640c:	b29a      	uxth	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006416:	3b01      	subs	r3, #1
 8006418:	b29a      	uxth	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006422:	b29b      	uxth	r3, r3
 8006424:	2b00      	cmp	r3, #0
 8006426:	d03a      	beq.n	800649e <HAL_I2C_Mem_Write+0x1fa>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800642c:	2b00      	cmp	r3, #0
 800642e:	d136      	bne.n	800649e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006430:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	0013      	movs	r3, r2
 800643a:	2200      	movs	r2, #0
 800643c:	2180      	movs	r1, #128	@ 0x80
 800643e:	f000 fa7b 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 8006442:	1e03      	subs	r3, r0, #0
 8006444:	d001      	beq.n	800644a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e053      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800644e:	b29b      	uxth	r3, r3
 8006450:	2bff      	cmp	r3, #255	@ 0xff
 8006452:	d911      	bls.n	8006478 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	22ff      	movs	r2, #255	@ 0xff
 8006458:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800645e:	b2da      	uxtb	r2, r3
 8006460:	2380      	movs	r3, #128	@ 0x80
 8006462:	045c      	lsls	r4, r3, #17
 8006464:	230a      	movs	r3, #10
 8006466:	18fb      	adds	r3, r7, r3
 8006468:	8819      	ldrh	r1, [r3, #0]
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	2300      	movs	r3, #0
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	0023      	movs	r3, r4
 8006472:	f000 fc3b 	bl	8006cec <I2C_TransferConfig>
 8006476:	e012      	b.n	800649e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800647c:	b29a      	uxth	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006486:	b2da      	uxtb	r2, r3
 8006488:	2380      	movs	r3, #128	@ 0x80
 800648a:	049c      	lsls	r4, r3, #18
 800648c:	230a      	movs	r3, #10
 800648e:	18fb      	adds	r3, r7, r3
 8006490:	8819      	ldrh	r1, [r3, #0]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	2300      	movs	r3, #0
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	0023      	movs	r3, r4
 800649a:	f000 fc27 	bl	8006cec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d198      	bne.n	80063da <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	0018      	movs	r0, r3
 80064b0:	f000 fae0 	bl	8006a74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80064b4:	1e03      	subs	r3, r0, #0
 80064b6:	d001      	beq.n	80064bc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e01a      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2220      	movs	r2, #32
 80064c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	490b      	ldr	r1, [pc, #44]	@ (80064fc <HAL_I2C_Mem_Write+0x258>)
 80064d0:	400a      	ands	r2, r1
 80064d2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2241      	movs	r2, #65	@ 0x41
 80064d8:	2120      	movs	r1, #32
 80064da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2242      	movs	r2, #66	@ 0x42
 80064e0:	2100      	movs	r1, #0
 80064e2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2240      	movs	r2, #64	@ 0x40
 80064e8:	2100      	movs	r1, #0
 80064ea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	e000      	b.n	80064f2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80064f0:	2302      	movs	r3, #2
  }
}
 80064f2:	0018      	movs	r0, r3
 80064f4:	46bd      	mov	sp, r7
 80064f6:	b007      	add	sp, #28
 80064f8:	bd90      	pop	{r4, r7, pc}
 80064fa:	46c0      	nop			@ (mov r8, r8)
 80064fc:	fe00e800 	.word	0xfe00e800

08006500 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006500:	b590      	push	{r4, r7, lr}
 8006502:	b089      	sub	sp, #36	@ 0x24
 8006504:	af02      	add	r7, sp, #8
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	000c      	movs	r4, r1
 800650a:	0010      	movs	r0, r2
 800650c:	0019      	movs	r1, r3
 800650e:	230a      	movs	r3, #10
 8006510:	18fb      	adds	r3, r7, r3
 8006512:	1c22      	adds	r2, r4, #0
 8006514:	801a      	strh	r2, [r3, #0]
 8006516:	2308      	movs	r3, #8
 8006518:	18fb      	adds	r3, r7, r3
 800651a:	1c02      	adds	r2, r0, #0
 800651c:	801a      	strh	r2, [r3, #0]
 800651e:	1dbb      	adds	r3, r7, #6
 8006520:	1c0a      	adds	r2, r1, #0
 8006522:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2241      	movs	r2, #65	@ 0x41
 8006528:	5c9b      	ldrb	r3, [r3, r2]
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b20      	cmp	r3, #32
 800652e:	d000      	beq.n	8006532 <HAL_I2C_Mem_Read+0x32>
 8006530:	e110      	b.n	8006754 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8006532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006534:	2b00      	cmp	r3, #0
 8006536:	d004      	beq.n	8006542 <HAL_I2C_Mem_Read+0x42>
 8006538:	232c      	movs	r3, #44	@ 0x2c
 800653a:	18fb      	adds	r3, r7, r3
 800653c:	881b      	ldrh	r3, [r3, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d105      	bne.n	800654e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2280      	movs	r2, #128	@ 0x80
 8006546:	0092      	lsls	r2, r2, #2
 8006548:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e103      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2240      	movs	r2, #64	@ 0x40
 8006552:	5c9b      	ldrb	r3, [r3, r2]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d101      	bne.n	800655c <HAL_I2C_Mem_Read+0x5c>
 8006558:	2302      	movs	r3, #2
 800655a:	e0fc      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2240      	movs	r2, #64	@ 0x40
 8006560:	2101      	movs	r1, #1
 8006562:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006564:	f7fe f9ee 	bl	8004944 <HAL_GetTick>
 8006568:	0003      	movs	r3, r0
 800656a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800656c:	2380      	movs	r3, #128	@ 0x80
 800656e:	0219      	lsls	r1, r3, #8
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	2319      	movs	r3, #25
 8006578:	2201      	movs	r2, #1
 800657a:	f000 f9dd 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 800657e:	1e03      	subs	r3, r0, #0
 8006580:	d001      	beq.n	8006586 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e0e7      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2241      	movs	r2, #65	@ 0x41
 800658a:	2122      	movs	r1, #34	@ 0x22
 800658c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2242      	movs	r2, #66	@ 0x42
 8006592:	2140      	movs	r1, #64	@ 0x40
 8006594:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	222c      	movs	r2, #44	@ 0x2c
 80065a6:	18ba      	adds	r2, r7, r2
 80065a8:	8812      	ldrh	r2, [r2, #0]
 80065aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065b2:	1dbb      	adds	r3, r7, #6
 80065b4:	881c      	ldrh	r4, [r3, #0]
 80065b6:	2308      	movs	r3, #8
 80065b8:	18fb      	adds	r3, r7, r3
 80065ba:	881a      	ldrh	r2, [r3, #0]
 80065bc:	230a      	movs	r3, #10
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	8819      	ldrh	r1, [r3, #0]
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	9301      	str	r3, [sp, #4]
 80065c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	0023      	movs	r3, r4
 80065ce:	f000 f92f 	bl	8006830 <I2C_RequestMemoryRead>
 80065d2:	1e03      	subs	r3, r0, #0
 80065d4:	d005      	beq.n	80065e2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2240      	movs	r2, #64	@ 0x40
 80065da:	2100      	movs	r1, #0
 80065dc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e0b9      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	2bff      	cmp	r3, #255	@ 0xff
 80065ea:	d911      	bls.n	8006610 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	22ff      	movs	r2, #255	@ 0xff
 80065f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065f6:	b2da      	uxtb	r2, r3
 80065f8:	2380      	movs	r3, #128	@ 0x80
 80065fa:	045c      	lsls	r4, r3, #17
 80065fc:	230a      	movs	r3, #10
 80065fe:	18fb      	adds	r3, r7, r3
 8006600:	8819      	ldrh	r1, [r3, #0]
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	4b56      	ldr	r3, [pc, #344]	@ (8006760 <HAL_I2C_Mem_Read+0x260>)
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	0023      	movs	r3, r4
 800660a:	f000 fb6f 	bl	8006cec <I2C_TransferConfig>
 800660e:	e012      	b.n	8006636 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006614:	b29a      	uxth	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800661e:	b2da      	uxtb	r2, r3
 8006620:	2380      	movs	r3, #128	@ 0x80
 8006622:	049c      	lsls	r4, r3, #18
 8006624:	230a      	movs	r3, #10
 8006626:	18fb      	adds	r3, r7, r3
 8006628:	8819      	ldrh	r1, [r3, #0]
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	4b4c      	ldr	r3, [pc, #304]	@ (8006760 <HAL_I2C_Mem_Read+0x260>)
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	0023      	movs	r3, r4
 8006632:	f000 fb5b 	bl	8006cec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	9300      	str	r3, [sp, #0]
 800663e:	0013      	movs	r3, r2
 8006640:	2200      	movs	r2, #0
 8006642:	2104      	movs	r1, #4
 8006644:	f000 f978 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 8006648:	1e03      	subs	r3, r0, #0
 800664a:	d001      	beq.n	8006650 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e082      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665a:	b2d2      	uxtb	r2, r2
 800665c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006662:	1c5a      	adds	r2, r3, #1
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006678:	b29b      	uxth	r3, r3
 800667a:	3b01      	subs	r3, #1
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006686:	b29b      	uxth	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d03a      	beq.n	8006702 <HAL_I2C_Mem_Read+0x202>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006690:	2b00      	cmp	r3, #0
 8006692:	d136      	bne.n	8006702 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	0013      	movs	r3, r2
 800669e:	2200      	movs	r2, #0
 80066a0:	2180      	movs	r1, #128	@ 0x80
 80066a2:	f000 f949 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 80066a6:	1e03      	subs	r3, r0, #0
 80066a8:	d001      	beq.n	80066ae <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e053      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	2bff      	cmp	r3, #255	@ 0xff
 80066b6:	d911      	bls.n	80066dc <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	22ff      	movs	r2, #255	@ 0xff
 80066bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066c2:	b2da      	uxtb	r2, r3
 80066c4:	2380      	movs	r3, #128	@ 0x80
 80066c6:	045c      	lsls	r4, r3, #17
 80066c8:	230a      	movs	r3, #10
 80066ca:	18fb      	adds	r3, r7, r3
 80066cc:	8819      	ldrh	r1, [r3, #0]
 80066ce:	68f8      	ldr	r0, [r7, #12]
 80066d0:	2300      	movs	r3, #0
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	0023      	movs	r3, r4
 80066d6:	f000 fb09 	bl	8006cec <I2C_TransferConfig>
 80066da:	e012      	b.n	8006702 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066ea:	b2da      	uxtb	r2, r3
 80066ec:	2380      	movs	r3, #128	@ 0x80
 80066ee:	049c      	lsls	r4, r3, #18
 80066f0:	230a      	movs	r3, #10
 80066f2:	18fb      	adds	r3, r7, r3
 80066f4:	8819      	ldrh	r1, [r3, #0]
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	2300      	movs	r3, #0
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	0023      	movs	r3, r4
 80066fe:	f000 faf5 	bl	8006cec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006706:	b29b      	uxth	r3, r3
 8006708:	2b00      	cmp	r3, #0
 800670a:	d194      	bne.n	8006636 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	0018      	movs	r0, r3
 8006714:	f000 f9ae 	bl	8006a74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006718:	1e03      	subs	r3, r0, #0
 800671a:	d001      	beq.n	8006720 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e01a      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2220      	movs	r2, #32
 8006726:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	490c      	ldr	r1, [pc, #48]	@ (8006764 <HAL_I2C_Mem_Read+0x264>)
 8006734:	400a      	ands	r2, r1
 8006736:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2241      	movs	r2, #65	@ 0x41
 800673c:	2120      	movs	r1, #32
 800673e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2242      	movs	r2, #66	@ 0x42
 8006744:	2100      	movs	r1, #0
 8006746:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2240      	movs	r2, #64	@ 0x40
 800674c:	2100      	movs	r1, #0
 800674e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006750:	2300      	movs	r3, #0
 8006752:	e000      	b.n	8006756 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8006754:	2302      	movs	r3, #2
  }
}
 8006756:	0018      	movs	r0, r3
 8006758:	46bd      	mov	sp, r7
 800675a:	b007      	add	sp, #28
 800675c:	bd90      	pop	{r4, r7, pc}
 800675e:	46c0      	nop			@ (mov r8, r8)
 8006760:	80002400 	.word	0x80002400
 8006764:	fe00e800 	.word	0xfe00e800

08006768 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006768:	b5b0      	push	{r4, r5, r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af02      	add	r7, sp, #8
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	000c      	movs	r4, r1
 8006772:	0010      	movs	r0, r2
 8006774:	0019      	movs	r1, r3
 8006776:	250a      	movs	r5, #10
 8006778:	197b      	adds	r3, r7, r5
 800677a:	1c22      	adds	r2, r4, #0
 800677c:	801a      	strh	r2, [r3, #0]
 800677e:	2308      	movs	r3, #8
 8006780:	18fb      	adds	r3, r7, r3
 8006782:	1c02      	adds	r2, r0, #0
 8006784:	801a      	strh	r2, [r3, #0]
 8006786:	1dbb      	adds	r3, r7, #6
 8006788:	1c0a      	adds	r2, r1, #0
 800678a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800678c:	1dbb      	adds	r3, r7, #6
 800678e:	881b      	ldrh	r3, [r3, #0]
 8006790:	b2da      	uxtb	r2, r3
 8006792:	2380      	movs	r3, #128	@ 0x80
 8006794:	045c      	lsls	r4, r3, #17
 8006796:	197b      	adds	r3, r7, r5
 8006798:	8819      	ldrh	r1, [r3, #0]
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	4b23      	ldr	r3, [pc, #140]	@ (800682c <I2C_RequestMemoryWrite+0xc4>)
 800679e:	9300      	str	r3, [sp, #0]
 80067a0:	0023      	movs	r3, r4
 80067a2:	f000 faa3 	bl	8006cec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067a8:	6a39      	ldr	r1, [r7, #32]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	0018      	movs	r0, r3
 80067ae:	f000 f91b 	bl	80069e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80067b2:	1e03      	subs	r3, r0, #0
 80067b4:	d001      	beq.n	80067ba <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e033      	b.n	8006822 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067ba:	1dbb      	adds	r3, r7, #6
 80067bc:	881b      	ldrh	r3, [r3, #0]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d107      	bne.n	80067d2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067c2:	2308      	movs	r3, #8
 80067c4:	18fb      	adds	r3, r7, r3
 80067c6:	881b      	ldrh	r3, [r3, #0]
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80067d0:	e019      	b.n	8006806 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80067d2:	2308      	movs	r3, #8
 80067d4:	18fb      	adds	r3, r7, r3
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	0a1b      	lsrs	r3, r3, #8
 80067da:	b29b      	uxth	r3, r3
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067e6:	6a39      	ldr	r1, [r7, #32]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	0018      	movs	r0, r3
 80067ec:	f000 f8fc 	bl	80069e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80067f0:	1e03      	subs	r3, r0, #0
 80067f2:	d001      	beq.n	80067f8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e014      	b.n	8006822 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067f8:	2308      	movs	r3, #8
 80067fa:	18fb      	adds	r3, r7, r3
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b2da      	uxtb	r2, r3
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006806:	6a3a      	ldr	r2, [r7, #32]
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	0013      	movs	r3, r2
 8006810:	2200      	movs	r2, #0
 8006812:	2180      	movs	r1, #128	@ 0x80
 8006814:	f000 f890 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 8006818:	1e03      	subs	r3, r0, #0
 800681a:	d001      	beq.n	8006820 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	0018      	movs	r0, r3
 8006824:	46bd      	mov	sp, r7
 8006826:	b004      	add	sp, #16
 8006828:	bdb0      	pop	{r4, r5, r7, pc}
 800682a:	46c0      	nop			@ (mov r8, r8)
 800682c:	80002000 	.word	0x80002000

08006830 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006830:	b5b0      	push	{r4, r5, r7, lr}
 8006832:	b086      	sub	sp, #24
 8006834:	af02      	add	r7, sp, #8
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	000c      	movs	r4, r1
 800683a:	0010      	movs	r0, r2
 800683c:	0019      	movs	r1, r3
 800683e:	250a      	movs	r5, #10
 8006840:	197b      	adds	r3, r7, r5
 8006842:	1c22      	adds	r2, r4, #0
 8006844:	801a      	strh	r2, [r3, #0]
 8006846:	2308      	movs	r3, #8
 8006848:	18fb      	adds	r3, r7, r3
 800684a:	1c02      	adds	r2, r0, #0
 800684c:	801a      	strh	r2, [r3, #0]
 800684e:	1dbb      	adds	r3, r7, #6
 8006850:	1c0a      	adds	r2, r1, #0
 8006852:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006854:	1dbb      	adds	r3, r7, #6
 8006856:	881b      	ldrh	r3, [r3, #0]
 8006858:	b2da      	uxtb	r2, r3
 800685a:	197b      	adds	r3, r7, r5
 800685c:	8819      	ldrh	r1, [r3, #0]
 800685e:	68f8      	ldr	r0, [r7, #12]
 8006860:	4b23      	ldr	r3, [pc, #140]	@ (80068f0 <I2C_RequestMemoryRead+0xc0>)
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	2300      	movs	r3, #0
 8006866:	f000 fa41 	bl	8006cec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800686a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800686c:	6a39      	ldr	r1, [r7, #32]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	0018      	movs	r0, r3
 8006872:	f000 f8b9 	bl	80069e8 <I2C_WaitOnTXISFlagUntilTimeout>
 8006876:	1e03      	subs	r3, r0, #0
 8006878:	d001      	beq.n	800687e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e033      	b.n	80068e6 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800687e:	1dbb      	adds	r3, r7, #6
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	2b01      	cmp	r3, #1
 8006884:	d107      	bne.n	8006896 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006886:	2308      	movs	r3, #8
 8006888:	18fb      	adds	r3, r7, r3
 800688a:	881b      	ldrh	r3, [r3, #0]
 800688c:	b2da      	uxtb	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	629a      	str	r2, [r3, #40]	@ 0x28
 8006894:	e019      	b.n	80068ca <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006896:	2308      	movs	r3, #8
 8006898:	18fb      	adds	r3, r7, r3
 800689a:	881b      	ldrh	r3, [r3, #0]
 800689c:	0a1b      	lsrs	r3, r3, #8
 800689e:	b29b      	uxth	r3, r3
 80068a0:	b2da      	uxtb	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068aa:	6a39      	ldr	r1, [r7, #32]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	0018      	movs	r0, r3
 80068b0:	f000 f89a 	bl	80069e8 <I2C_WaitOnTXISFlagUntilTimeout>
 80068b4:	1e03      	subs	r3, r0, #0
 80068b6:	d001      	beq.n	80068bc <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e014      	b.n	80068e6 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068bc:	2308      	movs	r3, #8
 80068be:	18fb      	adds	r3, r7, r3
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	b2da      	uxtb	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80068ca:	6a3a      	ldr	r2, [r7, #32]
 80068cc:	68f8      	ldr	r0, [r7, #12]
 80068ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	0013      	movs	r3, r2
 80068d4:	2200      	movs	r2, #0
 80068d6:	2140      	movs	r1, #64	@ 0x40
 80068d8:	f000 f82e 	bl	8006938 <I2C_WaitOnFlagUntilTimeout>
 80068dc:	1e03      	subs	r3, r0, #0
 80068de:	d001      	beq.n	80068e4 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	0018      	movs	r0, r3
 80068e8:	46bd      	mov	sp, r7
 80068ea:	b004      	add	sp, #16
 80068ec:	bdb0      	pop	{r4, r5, r7, pc}
 80068ee:	46c0      	nop			@ (mov r8, r8)
 80068f0:	80002000 	.word	0x80002000

080068f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	2202      	movs	r2, #2
 8006904:	4013      	ands	r3, r2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d103      	bne.n	8006912 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2200      	movs	r2, #0
 8006910:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	2201      	movs	r2, #1
 800691a:	4013      	ands	r3, r2
 800691c:	2b01      	cmp	r3, #1
 800691e:	d007      	beq.n	8006930 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	699a      	ldr	r2, [r3, #24]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2101      	movs	r1, #1
 800692c:	430a      	orrs	r2, r1
 800692e:	619a      	str	r2, [r3, #24]
  }
}
 8006930:	46c0      	nop			@ (mov r8, r8)
 8006932:	46bd      	mov	sp, r7
 8006934:	b002      	add	sp, #8
 8006936:	bd80      	pop	{r7, pc}

08006938 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	603b      	str	r3, [r7, #0]
 8006944:	1dfb      	adds	r3, r7, #7
 8006946:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006948:	e03a      	b.n	80069c0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	6839      	ldr	r1, [r7, #0]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	0018      	movs	r0, r3
 8006952:	f000 f8d3 	bl	8006afc <I2C_IsErrorOccurred>
 8006956:	1e03      	subs	r3, r0, #0
 8006958:	d001      	beq.n	800695e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e040      	b.n	80069e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	3301      	adds	r3, #1
 8006962:	d02d      	beq.n	80069c0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006964:	f7fd ffee 	bl	8004944 <HAL_GetTick>
 8006968:	0002      	movs	r2, r0
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	683a      	ldr	r2, [r7, #0]
 8006970:	429a      	cmp	r2, r3
 8006972:	d302      	bcc.n	800697a <I2C_WaitOnFlagUntilTimeout+0x42>
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d122      	bne.n	80069c0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	4013      	ands	r3, r2
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	425a      	negs	r2, r3
 800698a:	4153      	adcs	r3, r2
 800698c:	b2db      	uxtb	r3, r3
 800698e:	001a      	movs	r2, r3
 8006990:	1dfb      	adds	r3, r7, #7
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	429a      	cmp	r2, r3
 8006996:	d113      	bne.n	80069c0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800699c:	2220      	movs	r2, #32
 800699e:	431a      	orrs	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2241      	movs	r2, #65	@ 0x41
 80069a8:	2120      	movs	r1, #32
 80069aa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2242      	movs	r2, #66	@ 0x42
 80069b0:	2100      	movs	r1, #0
 80069b2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2240      	movs	r2, #64	@ 0x40
 80069b8:	2100      	movs	r1, #0
 80069ba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	e00f      	b.n	80069e0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	68ba      	ldr	r2, [r7, #8]
 80069c8:	4013      	ands	r3, r2
 80069ca:	68ba      	ldr	r2, [r7, #8]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	425a      	negs	r2, r3
 80069d0:	4153      	adcs	r3, r2
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	001a      	movs	r2, r3
 80069d6:	1dfb      	adds	r3, r7, #7
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d0b5      	beq.n	800694a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	0018      	movs	r0, r3
 80069e2:	46bd      	mov	sp, r7
 80069e4:	b004      	add	sp, #16
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80069f4:	e032      	b.n	8006a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	68b9      	ldr	r1, [r7, #8]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	0018      	movs	r0, r3
 80069fe:	f000 f87d 	bl	8006afc <I2C_IsErrorOccurred>
 8006a02:	1e03      	subs	r3, r0, #0
 8006a04:	d001      	beq.n	8006a0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e030      	b.n	8006a6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	d025      	beq.n	8006a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a10:	f7fd ff98 	bl	8004944 <HAL_GetTick>
 8006a14:	0002      	movs	r2, r0
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d302      	bcc.n	8006a26 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d11a      	bne.n	8006a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	4013      	ands	r3, r2
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d013      	beq.n	8006a5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a38:	2220      	movs	r2, #32
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2241      	movs	r2, #65	@ 0x41
 8006a44:	2120      	movs	r1, #32
 8006a46:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2242      	movs	r2, #66	@ 0x42
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2240      	movs	r2, #64	@ 0x40
 8006a54:	2100      	movs	r1, #0
 8006a56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e007      	b.n	8006a6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	2202      	movs	r2, #2
 8006a64:	4013      	ands	r3, r2
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d1c5      	bne.n	80069f6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	0018      	movs	r0, r3
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	b004      	add	sp, #16
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a80:	e02f      	b.n	8006ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	68b9      	ldr	r1, [r7, #8]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	0018      	movs	r0, r3
 8006a8a:	f000 f837 	bl	8006afc <I2C_IsErrorOccurred>
 8006a8e:	1e03      	subs	r3, r0, #0
 8006a90:	d001      	beq.n	8006a96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e02d      	b.n	8006af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a96:	f7fd ff55 	bl	8004944 <HAL_GetTick>
 8006a9a:	0002      	movs	r2, r0
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	68ba      	ldr	r2, [r7, #8]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d302      	bcc.n	8006aac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d11a      	bne.n	8006ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	2220      	movs	r2, #32
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	d013      	beq.n	8006ae2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006abe:	2220      	movs	r2, #32
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2241      	movs	r2, #65	@ 0x41
 8006aca:	2120      	movs	r1, #32
 8006acc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2242      	movs	r2, #66	@ 0x42
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2240      	movs	r2, #64	@ 0x40
 8006ada:	2100      	movs	r1, #0
 8006adc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e007      	b.n	8006af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	699b      	ldr	r3, [r3, #24]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	4013      	ands	r3, r2
 8006aec:	2b20      	cmp	r3, #32
 8006aee:	d1c8      	bne.n	8006a82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	0018      	movs	r0, r3
 8006af4:	46bd      	mov	sp, r7
 8006af6:	b004      	add	sp, #16
 8006af8:	bd80      	pop	{r7, pc}
	...

08006afc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b08a      	sub	sp, #40	@ 0x28
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b08:	2327      	movs	r3, #39	@ 0x27
 8006b0a:	18fb      	adds	r3, r7, r3
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	2210      	movs	r2, #16
 8006b24:	4013      	ands	r3, r2
 8006b26:	d100      	bne.n	8006b2a <I2C_IsErrorOccurred+0x2e>
 8006b28:	e079      	b.n	8006c1e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2210      	movs	r2, #16
 8006b30:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006b32:	e057      	b.n	8006be4 <I2C_IsErrorOccurred+0xe8>
 8006b34:	2227      	movs	r2, #39	@ 0x27
 8006b36:	18bb      	adds	r3, r7, r2
 8006b38:	18ba      	adds	r2, r7, r2
 8006b3a:	7812      	ldrb	r2, [r2, #0]
 8006b3c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	3301      	adds	r3, #1
 8006b42:	d04f      	beq.n	8006be4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b44:	f7fd fefe 	bl	8004944 <HAL_GetTick>
 8006b48:	0002      	movs	r2, r0
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d302      	bcc.n	8006b5a <I2C_IsErrorOccurred+0x5e>
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d144      	bne.n	8006be4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	2380      	movs	r3, #128	@ 0x80
 8006b62:	01db      	lsls	r3, r3, #7
 8006b64:	4013      	ands	r3, r2
 8006b66:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006b68:	2013      	movs	r0, #19
 8006b6a:	183b      	adds	r3, r7, r0
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	2142      	movs	r1, #66	@ 0x42
 8006b70:	5c52      	ldrb	r2, [r2, r1]
 8006b72:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	2380      	movs	r3, #128	@ 0x80
 8006b7c:	021b      	lsls	r3, r3, #8
 8006b7e:	401a      	ands	r2, r3
 8006b80:	2380      	movs	r3, #128	@ 0x80
 8006b82:	021b      	lsls	r3, r3, #8
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d126      	bne.n	8006bd6 <I2C_IsErrorOccurred+0xda>
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	2380      	movs	r3, #128	@ 0x80
 8006b8c:	01db      	lsls	r3, r3, #7
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d021      	beq.n	8006bd6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8006b92:	183b      	adds	r3, r7, r0
 8006b94:	781b      	ldrb	r3, [r3, #0]
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d01d      	beq.n	8006bd6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	685a      	ldr	r2, [r3, #4]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2180      	movs	r1, #128	@ 0x80
 8006ba6:	01c9      	lsls	r1, r1, #7
 8006ba8:	430a      	orrs	r2, r1
 8006baa:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006bac:	f7fd feca 	bl	8004944 <HAL_GetTick>
 8006bb0:	0003      	movs	r3, r0
 8006bb2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bb4:	e00f      	b.n	8006bd6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006bb6:	f7fd fec5 	bl	8004944 <HAL_GetTick>
 8006bba:	0002      	movs	r2, r0
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	2b19      	cmp	r3, #25
 8006bc2:	d908      	bls.n	8006bd6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006bcc:	2327      	movs	r3, #39	@ 0x27
 8006bce:	18fb      	adds	r3, r7, r3
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	701a      	strb	r2, [r3, #0]

              break;
 8006bd4:	e006      	b.n	8006be4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	4013      	ands	r3, r2
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d1e8      	bne.n	8006bb6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2220      	movs	r2, #32
 8006bec:	4013      	ands	r3, r2
 8006bee:	2b20      	cmp	r3, #32
 8006bf0:	d004      	beq.n	8006bfc <I2C_IsErrorOccurred+0x100>
 8006bf2:	2327      	movs	r3, #39	@ 0x27
 8006bf4:	18fb      	adds	r3, r7, r3
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d09b      	beq.n	8006b34 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006bfc:	2327      	movs	r3, #39	@ 0x27
 8006bfe:	18fb      	adds	r3, r7, r3
 8006c00:	781b      	ldrb	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d103      	bne.n	8006c0e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	2220      	movs	r2, #32
 8006c0c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006c0e:	6a3b      	ldr	r3, [r7, #32]
 8006c10:	2204      	movs	r2, #4
 8006c12:	4313      	orrs	r3, r2
 8006c14:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006c16:	2327      	movs	r3, #39	@ 0x27
 8006c18:	18fb      	adds	r3, r7, r3
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	699b      	ldr	r3, [r3, #24]
 8006c24:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006c26:	69ba      	ldr	r2, [r7, #24]
 8006c28:	2380      	movs	r3, #128	@ 0x80
 8006c2a:	005b      	lsls	r3, r3, #1
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	d00c      	beq.n	8006c4a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006c30:	6a3b      	ldr	r3, [r7, #32]
 8006c32:	2201      	movs	r2, #1
 8006c34:	4313      	orrs	r3, r2
 8006c36:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2280      	movs	r2, #128	@ 0x80
 8006c3e:	0052      	lsls	r2, r2, #1
 8006c40:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c42:	2327      	movs	r3, #39	@ 0x27
 8006c44:	18fb      	adds	r3, r7, r3
 8006c46:	2201      	movs	r2, #1
 8006c48:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006c4a:	69ba      	ldr	r2, [r7, #24]
 8006c4c:	2380      	movs	r3, #128	@ 0x80
 8006c4e:	00db      	lsls	r3, r3, #3
 8006c50:	4013      	ands	r3, r2
 8006c52:	d00c      	beq.n	8006c6e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006c54:	6a3b      	ldr	r3, [r7, #32]
 8006c56:	2208      	movs	r2, #8
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2280      	movs	r2, #128	@ 0x80
 8006c62:	00d2      	lsls	r2, r2, #3
 8006c64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c66:	2327      	movs	r3, #39	@ 0x27
 8006c68:	18fb      	adds	r3, r7, r3
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006c6e:	69ba      	ldr	r2, [r7, #24]
 8006c70:	2380      	movs	r3, #128	@ 0x80
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4013      	ands	r3, r2
 8006c76:	d00c      	beq.n	8006c92 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2280      	movs	r2, #128	@ 0x80
 8006c86:	0092      	lsls	r2, r2, #2
 8006c88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c8a:	2327      	movs	r3, #39	@ 0x27
 8006c8c:	18fb      	adds	r3, r7, r3
 8006c8e:	2201      	movs	r2, #1
 8006c90:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006c92:	2327      	movs	r3, #39	@ 0x27
 8006c94:	18fb      	adds	r3, r7, r3
 8006c96:	781b      	ldrb	r3, [r3, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d01d      	beq.n	8006cd8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	0018      	movs	r0, r3
 8006ca0:	f7ff fe28 	bl	80068f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	685a      	ldr	r2, [r3, #4]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	490e      	ldr	r1, [pc, #56]	@ (8006ce8 <I2C_IsErrorOccurred+0x1ec>)
 8006cb0:	400a      	ands	r2, r1
 8006cb2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cb8:	6a3b      	ldr	r3, [r7, #32]
 8006cba:	431a      	orrs	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2241      	movs	r2, #65	@ 0x41
 8006cc4:	2120      	movs	r1, #32
 8006cc6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2242      	movs	r2, #66	@ 0x42
 8006ccc:	2100      	movs	r1, #0
 8006cce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2240      	movs	r2, #64	@ 0x40
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006cd8:	2327      	movs	r3, #39	@ 0x27
 8006cda:	18fb      	adds	r3, r7, r3
 8006cdc:	781b      	ldrb	r3, [r3, #0]
}
 8006cde:	0018      	movs	r0, r3
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	b00a      	add	sp, #40	@ 0x28
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	46c0      	nop			@ (mov r8, r8)
 8006ce8:	fe00e800 	.word	0xfe00e800

08006cec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006cec:	b590      	push	{r4, r7, lr}
 8006cee:	b087      	sub	sp, #28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	0008      	movs	r0, r1
 8006cf6:	0011      	movs	r1, r2
 8006cf8:	607b      	str	r3, [r7, #4]
 8006cfa:	240a      	movs	r4, #10
 8006cfc:	193b      	adds	r3, r7, r4
 8006cfe:	1c02      	adds	r2, r0, #0
 8006d00:	801a      	strh	r2, [r3, #0]
 8006d02:	2009      	movs	r0, #9
 8006d04:	183b      	adds	r3, r7, r0
 8006d06:	1c0a      	adds	r2, r1, #0
 8006d08:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006d0a:	193b      	adds	r3, r7, r4
 8006d0c:	881b      	ldrh	r3, [r3, #0]
 8006d0e:	059b      	lsls	r3, r3, #22
 8006d10:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006d12:	183b      	adds	r3, r7, r0
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	0419      	lsls	r1, r3, #16
 8006d18:	23ff      	movs	r3, #255	@ 0xff
 8006d1a:	041b      	lsls	r3, r3, #16
 8006d1c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006d1e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d26:	4313      	orrs	r3, r2
 8006d28:	005b      	lsls	r3, r3, #1
 8006d2a:	085b      	lsrs	r3, r3, #1
 8006d2c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d36:	0d51      	lsrs	r1, r2, #21
 8006d38:	2280      	movs	r2, #128	@ 0x80
 8006d3a:	00d2      	lsls	r2, r2, #3
 8006d3c:	400a      	ands	r2, r1
 8006d3e:	4907      	ldr	r1, [pc, #28]	@ (8006d5c <I2C_TransferConfig+0x70>)
 8006d40:	430a      	orrs	r2, r1
 8006d42:	43d2      	mvns	r2, r2
 8006d44:	401a      	ands	r2, r3
 8006d46:	0011      	movs	r1, r2
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	697a      	ldr	r2, [r7, #20]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006d52:	46c0      	nop			@ (mov r8, r8)
 8006d54:	46bd      	mov	sp, r7
 8006d56:	b007      	add	sp, #28
 8006d58:	bd90      	pop	{r4, r7, pc}
 8006d5a:	46c0      	nop			@ (mov r8, r8)
 8006d5c:	03ff63ff 	.word	0x03ff63ff

08006d60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2241      	movs	r2, #65	@ 0x41
 8006d6e:	5c9b      	ldrb	r3, [r3, r2]
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	2b20      	cmp	r3, #32
 8006d74:	d138      	bne.n	8006de8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2240      	movs	r2, #64	@ 0x40
 8006d7a:	5c9b      	ldrb	r3, [r3, r2]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e032      	b.n	8006dea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2240      	movs	r2, #64	@ 0x40
 8006d88:	2101      	movs	r1, #1
 8006d8a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2241      	movs	r2, #65	@ 0x41
 8006d90:	2124      	movs	r1, #36	@ 0x24
 8006d92:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2101      	movs	r1, #1
 8006da0:	438a      	bics	r2, r1
 8006da2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4911      	ldr	r1, [pc, #68]	@ (8006df4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006db0:	400a      	ands	r2, r1
 8006db2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6819      	ldr	r1, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2101      	movs	r1, #1
 8006dd0:	430a      	orrs	r2, r1
 8006dd2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2241      	movs	r2, #65	@ 0x41
 8006dd8:	2120      	movs	r1, #32
 8006dda:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2240      	movs	r2, #64	@ 0x40
 8006de0:	2100      	movs	r1, #0
 8006de2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006de4:	2300      	movs	r3, #0
 8006de6:	e000      	b.n	8006dea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006de8:	2302      	movs	r3, #2
  }
}
 8006dea:	0018      	movs	r0, r3
 8006dec:	46bd      	mov	sp, r7
 8006dee:	b002      	add	sp, #8
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	46c0      	nop			@ (mov r8, r8)
 8006df4:	ffffefff 	.word	0xffffefff

08006df8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2241      	movs	r2, #65	@ 0x41
 8006e06:	5c9b      	ldrb	r3, [r3, r2]
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b20      	cmp	r3, #32
 8006e0c:	d139      	bne.n	8006e82 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2240      	movs	r2, #64	@ 0x40
 8006e12:	5c9b      	ldrb	r3, [r3, r2]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d101      	bne.n	8006e1c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006e18:	2302      	movs	r3, #2
 8006e1a:	e033      	b.n	8006e84 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2240      	movs	r2, #64	@ 0x40
 8006e20:	2101      	movs	r1, #1
 8006e22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2241      	movs	r2, #65	@ 0x41
 8006e28:	2124      	movs	r1, #36	@ 0x24
 8006e2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2101      	movs	r1, #1
 8006e38:	438a      	bics	r2, r1
 8006e3a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4a11      	ldr	r2, [pc, #68]	@ (8006e8c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006e48:	4013      	ands	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	021b      	lsls	r3, r3, #8
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2101      	movs	r1, #1
 8006e6a:	430a      	orrs	r2, r1
 8006e6c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2241      	movs	r2, #65	@ 0x41
 8006e72:	2120      	movs	r1, #32
 8006e74:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2240      	movs	r2, #64	@ 0x40
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	e000      	b.n	8006e84 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006e82:	2302      	movs	r3, #2
  }
}
 8006e84:	0018      	movs	r0, r3
 8006e86:	46bd      	mov	sp, r7
 8006e88:	b004      	add	sp, #16
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	fffff0ff 	.word	0xfffff0ff

08006e90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006e98:	4b19      	ldr	r3, [pc, #100]	@ (8006f00 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a19      	ldr	r2, [pc, #100]	@ (8006f04 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	0019      	movs	r1, r3
 8006ea2:	4b17      	ldr	r3, [pc, #92]	@ (8006f00 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	2380      	movs	r3, #128	@ 0x80
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d11f      	bne.n	8006ef4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006eb4:	4b14      	ldr	r3, [pc, #80]	@ (8006f08 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	0013      	movs	r3, r2
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	189b      	adds	r3, r3, r2
 8006ebe:	005b      	lsls	r3, r3, #1
 8006ec0:	4912      	ldr	r1, [pc, #72]	@ (8006f0c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	f7f9 f91c 	bl	8000100 <__udivsi3>
 8006ec8:	0003      	movs	r3, r0
 8006eca:	3301      	adds	r3, #1
 8006ecc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ece:	e008      	b.n	8006ee2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	3b01      	subs	r3, #1
 8006eda:	60fb      	str	r3, [r7, #12]
 8006edc:	e001      	b.n	8006ee2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e009      	b.n	8006ef6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ee2:	4b07      	ldr	r3, [pc, #28]	@ (8006f00 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006ee4:	695a      	ldr	r2, [r3, #20]
 8006ee6:	2380      	movs	r3, #128	@ 0x80
 8006ee8:	00db      	lsls	r3, r3, #3
 8006eea:	401a      	ands	r2, r3
 8006eec:	2380      	movs	r3, #128	@ 0x80
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d0ed      	beq.n	8006ed0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	0018      	movs	r0, r3
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	b004      	add	sp, #16
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	46c0      	nop			@ (mov r8, r8)
 8006f00:	40007000 	.word	0x40007000
 8006f04:	fffff9ff 	.word	0xfffff9ff
 8006f08:	20000000 	.word	0x20000000
 8006f0c:	000f4240 	.word	0x000f4240

08006f10 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006f14:	4b03      	ldr	r3, [pc, #12]	@ (8006f24 <LL_RCC_GetAPB1Prescaler+0x14>)
 8006f16:	689a      	ldr	r2, [r3, #8]
 8006f18:	23e0      	movs	r3, #224	@ 0xe0
 8006f1a:	01db      	lsls	r3, r3, #7
 8006f1c:	4013      	ands	r3, r2
}
 8006f1e:	0018      	movs	r0, r3
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	40021000 	.word	0x40021000

08006f28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b088      	sub	sp, #32
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e2f3      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4013      	ands	r3, r2
 8006f42:	d100      	bne.n	8006f46 <HAL_RCC_OscConfig+0x1e>
 8006f44:	e07c      	b.n	8007040 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f46:	4bc3      	ldr	r3, [pc, #780]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	2238      	movs	r2, #56	@ 0x38
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f50:	4bc0      	ldr	r3, [pc, #768]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	2203      	movs	r2, #3
 8006f56:	4013      	ands	r3, r2
 8006f58:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	2b10      	cmp	r3, #16
 8006f5e:	d102      	bne.n	8006f66 <HAL_RCC_OscConfig+0x3e>
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	2b03      	cmp	r3, #3
 8006f64:	d002      	beq.n	8006f6c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	2b08      	cmp	r3, #8
 8006f6a:	d10b      	bne.n	8006f84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f6c:	4bb9      	ldr	r3, [pc, #740]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	2380      	movs	r3, #128	@ 0x80
 8006f72:	029b      	lsls	r3, r3, #10
 8006f74:	4013      	ands	r3, r2
 8006f76:	d062      	beq.n	800703e <HAL_RCC_OscConfig+0x116>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d15e      	bne.n	800703e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e2ce      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	2380      	movs	r3, #128	@ 0x80
 8006f8a:	025b      	lsls	r3, r3, #9
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d107      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x78>
 8006f90:	4bb0      	ldr	r3, [pc, #704]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006f92:	681a      	ldr	r2, [r3, #0]
 8006f94:	4baf      	ldr	r3, [pc, #700]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006f96:	2180      	movs	r1, #128	@ 0x80
 8006f98:	0249      	lsls	r1, r1, #9
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	e020      	b.n	8006fe2 <HAL_RCC_OscConfig+0xba>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685a      	ldr	r2, [r3, #4]
 8006fa4:	23a0      	movs	r3, #160	@ 0xa0
 8006fa6:	02db      	lsls	r3, r3, #11
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d10e      	bne.n	8006fca <HAL_RCC_OscConfig+0xa2>
 8006fac:	4ba9      	ldr	r3, [pc, #676]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	4ba8      	ldr	r3, [pc, #672]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fb2:	2180      	movs	r1, #128	@ 0x80
 8006fb4:	02c9      	lsls	r1, r1, #11
 8006fb6:	430a      	orrs	r2, r1
 8006fb8:	601a      	str	r2, [r3, #0]
 8006fba:	4ba6      	ldr	r3, [pc, #664]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	4ba5      	ldr	r3, [pc, #660]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fc0:	2180      	movs	r1, #128	@ 0x80
 8006fc2:	0249      	lsls	r1, r1, #9
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	601a      	str	r2, [r3, #0]
 8006fc8:	e00b      	b.n	8006fe2 <HAL_RCC_OscConfig+0xba>
 8006fca:	4ba2      	ldr	r3, [pc, #648]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	4ba1      	ldr	r3, [pc, #644]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fd0:	49a1      	ldr	r1, [pc, #644]	@ (8007258 <HAL_RCC_OscConfig+0x330>)
 8006fd2:	400a      	ands	r2, r1
 8006fd4:	601a      	str	r2, [r3, #0]
 8006fd6:	4b9f      	ldr	r3, [pc, #636]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	4b9e      	ldr	r3, [pc, #632]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8006fdc:	499f      	ldr	r1, [pc, #636]	@ (800725c <HAL_RCC_OscConfig+0x334>)
 8006fde:	400a      	ands	r2, r1
 8006fe0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d014      	beq.n	8007014 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fea:	f7fd fcab 	bl	8004944 <HAL_GetTick>
 8006fee:	0003      	movs	r3, r0
 8006ff0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ff4:	f7fd fca6 	bl	8004944 <HAL_GetTick>
 8006ff8:	0002      	movs	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b64      	cmp	r3, #100	@ 0x64
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e28d      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007006:	4b93      	ldr	r3, [pc, #588]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	2380      	movs	r3, #128	@ 0x80
 800700c:	029b      	lsls	r3, r3, #10
 800700e:	4013      	ands	r3, r2
 8007010:	d0f0      	beq.n	8006ff4 <HAL_RCC_OscConfig+0xcc>
 8007012:	e015      	b.n	8007040 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007014:	f7fd fc96 	bl	8004944 <HAL_GetTick>
 8007018:	0003      	movs	r3, r0
 800701a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800701c:	e008      	b.n	8007030 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800701e:	f7fd fc91 	bl	8004944 <HAL_GetTick>
 8007022:	0002      	movs	r2, r0
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	2b64      	cmp	r3, #100	@ 0x64
 800702a:	d901      	bls.n	8007030 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e278      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007030:	4b88      	ldr	r3, [pc, #544]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	2380      	movs	r3, #128	@ 0x80
 8007036:	029b      	lsls	r3, r3, #10
 8007038:	4013      	ands	r3, r2
 800703a:	d1f0      	bne.n	800701e <HAL_RCC_OscConfig+0xf6>
 800703c:	e000      	b.n	8007040 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800703e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2202      	movs	r2, #2
 8007046:	4013      	ands	r3, r2
 8007048:	d100      	bne.n	800704c <HAL_RCC_OscConfig+0x124>
 800704a:	e099      	b.n	8007180 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800704c:	4b81      	ldr	r3, [pc, #516]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	2238      	movs	r2, #56	@ 0x38
 8007052:	4013      	ands	r3, r2
 8007054:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007056:	4b7f      	ldr	r3, [pc, #508]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	2203      	movs	r2, #3
 800705c:	4013      	ands	r3, r2
 800705e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2b10      	cmp	r3, #16
 8007064:	d102      	bne.n	800706c <HAL_RCC_OscConfig+0x144>
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b02      	cmp	r3, #2
 800706a:	d002      	beq.n	8007072 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d135      	bne.n	80070de <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007072:	4b78      	ldr	r3, [pc, #480]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	2380      	movs	r3, #128	@ 0x80
 8007078:	00db      	lsls	r3, r3, #3
 800707a:	4013      	ands	r3, r2
 800707c:	d005      	beq.n	800708a <HAL_RCC_OscConfig+0x162>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e24b      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800708a:	4b72      	ldr	r3, [pc, #456]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	4a74      	ldr	r2, [pc, #464]	@ (8007260 <HAL_RCC_OscConfig+0x338>)
 8007090:	4013      	ands	r3, r2
 8007092:	0019      	movs	r1, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	695b      	ldr	r3, [r3, #20]
 8007098:	021a      	lsls	r2, r3, #8
 800709a:	4b6e      	ldr	r3, [pc, #440]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800709c:	430a      	orrs	r2, r1
 800709e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d112      	bne.n	80070cc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80070a6:	4b6b      	ldr	r3, [pc, #428]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a6e      	ldr	r2, [pc, #440]	@ (8007264 <HAL_RCC_OscConfig+0x33c>)
 80070ac:	4013      	ands	r3, r2
 80070ae:	0019      	movs	r1, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	691a      	ldr	r2, [r3, #16]
 80070b4:	4b67      	ldr	r3, [pc, #412]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80070b6:	430a      	orrs	r2, r1
 80070b8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80070ba:	4b66      	ldr	r3, [pc, #408]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	0adb      	lsrs	r3, r3, #11
 80070c0:	2207      	movs	r2, #7
 80070c2:	4013      	ands	r3, r2
 80070c4:	4a68      	ldr	r2, [pc, #416]	@ (8007268 <HAL_RCC_OscConfig+0x340>)
 80070c6:	40da      	lsrs	r2, r3
 80070c8:	4b68      	ldr	r3, [pc, #416]	@ (800726c <HAL_RCC_OscConfig+0x344>)
 80070ca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80070cc:	4b68      	ldr	r3, [pc, #416]	@ (8007270 <HAL_RCC_OscConfig+0x348>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	0018      	movs	r0, r3
 80070d2:	f7fd fbdb 	bl	800488c <HAL_InitTick>
 80070d6:	1e03      	subs	r3, r0, #0
 80070d8:	d051      	beq.n	800717e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e221      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d030      	beq.n	8007148 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80070e6:	4b5b      	ldr	r3, [pc, #364]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a5e      	ldr	r2, [pc, #376]	@ (8007264 <HAL_RCC_OscConfig+0x33c>)
 80070ec:	4013      	ands	r3, r2
 80070ee:	0019      	movs	r1, r3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	691a      	ldr	r2, [r3, #16]
 80070f4:	4b57      	ldr	r3, [pc, #348]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80070f6:	430a      	orrs	r2, r1
 80070f8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80070fa:	4b56      	ldr	r3, [pc, #344]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	4b55      	ldr	r3, [pc, #340]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007100:	2180      	movs	r1, #128	@ 0x80
 8007102:	0049      	lsls	r1, r1, #1
 8007104:	430a      	orrs	r2, r1
 8007106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007108:	f7fd fc1c 	bl	8004944 <HAL_GetTick>
 800710c:	0003      	movs	r3, r0
 800710e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007110:	e008      	b.n	8007124 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007112:	f7fd fc17 	bl	8004944 <HAL_GetTick>
 8007116:	0002      	movs	r2, r0
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	2b02      	cmp	r3, #2
 800711e:	d901      	bls.n	8007124 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e1fe      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007124:	4b4b      	ldr	r3, [pc, #300]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	2380      	movs	r3, #128	@ 0x80
 800712a:	00db      	lsls	r3, r3, #3
 800712c:	4013      	ands	r3, r2
 800712e:	d0f0      	beq.n	8007112 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007130:	4b48      	ldr	r3, [pc, #288]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	4a4a      	ldr	r2, [pc, #296]	@ (8007260 <HAL_RCC_OscConfig+0x338>)
 8007136:	4013      	ands	r3, r2
 8007138:	0019      	movs	r1, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	021a      	lsls	r2, r3, #8
 8007140:	4b44      	ldr	r3, [pc, #272]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
 8007146:	e01b      	b.n	8007180 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8007148:	4b42      	ldr	r3, [pc, #264]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	4b41      	ldr	r3, [pc, #260]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800714e:	4949      	ldr	r1, [pc, #292]	@ (8007274 <HAL_RCC_OscConfig+0x34c>)
 8007150:	400a      	ands	r2, r1
 8007152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007154:	f7fd fbf6 	bl	8004944 <HAL_GetTick>
 8007158:	0003      	movs	r3, r0
 800715a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800715c:	e008      	b.n	8007170 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800715e:	f7fd fbf1 	bl	8004944 <HAL_GetTick>
 8007162:	0002      	movs	r2, r0
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	2b02      	cmp	r3, #2
 800716a:	d901      	bls.n	8007170 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e1d8      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007170:	4b38      	ldr	r3, [pc, #224]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	2380      	movs	r3, #128	@ 0x80
 8007176:	00db      	lsls	r3, r3, #3
 8007178:	4013      	ands	r3, r2
 800717a:	d1f0      	bne.n	800715e <HAL_RCC_OscConfig+0x236>
 800717c:	e000      	b.n	8007180 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800717e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2208      	movs	r2, #8
 8007186:	4013      	ands	r3, r2
 8007188:	d047      	beq.n	800721a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800718a:	4b32      	ldr	r3, [pc, #200]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	2238      	movs	r2, #56	@ 0x38
 8007190:	4013      	ands	r3, r2
 8007192:	2b18      	cmp	r3, #24
 8007194:	d10a      	bne.n	80071ac <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8007196:	4b2f      	ldr	r3, [pc, #188]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800719a:	2202      	movs	r2, #2
 800719c:	4013      	ands	r3, r2
 800719e:	d03c      	beq.n	800721a <HAL_RCC_OscConfig+0x2f2>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d138      	bne.n	800721a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e1ba      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d019      	beq.n	80071e8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80071b4:	4b27      	ldr	r3, [pc, #156]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80071b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80071b8:	4b26      	ldr	r3, [pc, #152]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80071ba:	2101      	movs	r1, #1
 80071bc:	430a      	orrs	r2, r1
 80071be:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071c0:	f7fd fbc0 	bl	8004944 <HAL_GetTick>
 80071c4:	0003      	movs	r3, r0
 80071c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80071c8:	e008      	b.n	80071dc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071ca:	f7fd fbbb 	bl	8004944 <HAL_GetTick>
 80071ce:	0002      	movs	r2, r0
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d901      	bls.n	80071dc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e1a2      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80071dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80071de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e0:	2202      	movs	r2, #2
 80071e2:	4013      	ands	r3, r2
 80071e4:	d0f1      	beq.n	80071ca <HAL_RCC_OscConfig+0x2a2>
 80071e6:	e018      	b.n	800721a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80071e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80071ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80071ec:	4b19      	ldr	r3, [pc, #100]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 80071ee:	2101      	movs	r1, #1
 80071f0:	438a      	bics	r2, r1
 80071f2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071f4:	f7fd fba6 	bl	8004944 <HAL_GetTick>
 80071f8:	0003      	movs	r3, r0
 80071fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80071fc:	e008      	b.n	8007210 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071fe:	f7fd fba1 	bl	8004944 <HAL_GetTick>
 8007202:	0002      	movs	r2, r0
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	2b02      	cmp	r3, #2
 800720a:	d901      	bls.n	8007210 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e188      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007210:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007214:	2202      	movs	r2, #2
 8007216:	4013      	ands	r3, r2
 8007218:	d1f1      	bne.n	80071fe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2204      	movs	r2, #4
 8007220:	4013      	ands	r3, r2
 8007222:	d100      	bne.n	8007226 <HAL_RCC_OscConfig+0x2fe>
 8007224:	e0c6      	b.n	80073b4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007226:	231f      	movs	r3, #31
 8007228:	18fb      	adds	r3, r7, r3
 800722a:	2200      	movs	r2, #0
 800722c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800722e:	4b09      	ldr	r3, [pc, #36]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	2238      	movs	r2, #56	@ 0x38
 8007234:	4013      	ands	r3, r2
 8007236:	2b20      	cmp	r3, #32
 8007238:	d11e      	bne.n	8007278 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800723a:	4b06      	ldr	r3, [pc, #24]	@ (8007254 <HAL_RCC_OscConfig+0x32c>)
 800723c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800723e:	2202      	movs	r2, #2
 8007240:	4013      	ands	r3, r2
 8007242:	d100      	bne.n	8007246 <HAL_RCC_OscConfig+0x31e>
 8007244:	e0b6      	b.n	80073b4 <HAL_RCC_OscConfig+0x48c>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d000      	beq.n	8007250 <HAL_RCC_OscConfig+0x328>
 800724e:	e0b1      	b.n	80073b4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e166      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
 8007254:	40021000 	.word	0x40021000
 8007258:	fffeffff 	.word	0xfffeffff
 800725c:	fffbffff 	.word	0xfffbffff
 8007260:	ffff80ff 	.word	0xffff80ff
 8007264:	ffffc7ff 	.word	0xffffc7ff
 8007268:	00f42400 	.word	0x00f42400
 800726c:	20000000 	.word	0x20000000
 8007270:	20000004 	.word	0x20000004
 8007274:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007278:	4bac      	ldr	r3, [pc, #688]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800727a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800727c:	2380      	movs	r3, #128	@ 0x80
 800727e:	055b      	lsls	r3, r3, #21
 8007280:	4013      	ands	r3, r2
 8007282:	d101      	bne.n	8007288 <HAL_RCC_OscConfig+0x360>
 8007284:	2301      	movs	r3, #1
 8007286:	e000      	b.n	800728a <HAL_RCC_OscConfig+0x362>
 8007288:	2300      	movs	r3, #0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d011      	beq.n	80072b2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800728e:	4ba7      	ldr	r3, [pc, #668]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007290:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007292:	4ba6      	ldr	r3, [pc, #664]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007294:	2180      	movs	r1, #128	@ 0x80
 8007296:	0549      	lsls	r1, r1, #21
 8007298:	430a      	orrs	r2, r1
 800729a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800729c:	4ba3      	ldr	r3, [pc, #652]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800729e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072a0:	2380      	movs	r3, #128	@ 0x80
 80072a2:	055b      	lsls	r3, r3, #21
 80072a4:	4013      	ands	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]
 80072a8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80072aa:	231f      	movs	r3, #31
 80072ac:	18fb      	adds	r3, r7, r3
 80072ae:	2201      	movs	r2, #1
 80072b0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072b2:	4b9f      	ldr	r3, [pc, #636]	@ (8007530 <HAL_RCC_OscConfig+0x608>)
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	2380      	movs	r3, #128	@ 0x80
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	4013      	ands	r3, r2
 80072bc:	d11a      	bne.n	80072f4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072be:	4b9c      	ldr	r3, [pc, #624]	@ (8007530 <HAL_RCC_OscConfig+0x608>)
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	4b9b      	ldr	r3, [pc, #620]	@ (8007530 <HAL_RCC_OscConfig+0x608>)
 80072c4:	2180      	movs	r1, #128	@ 0x80
 80072c6:	0049      	lsls	r1, r1, #1
 80072c8:	430a      	orrs	r2, r1
 80072ca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80072cc:	f7fd fb3a 	bl	8004944 <HAL_GetTick>
 80072d0:	0003      	movs	r3, r0
 80072d2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072d4:	e008      	b.n	80072e8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072d6:	f7fd fb35 	bl	8004944 <HAL_GetTick>
 80072da:	0002      	movs	r2, r0
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	2b02      	cmp	r3, #2
 80072e2:	d901      	bls.n	80072e8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80072e4:	2303      	movs	r3, #3
 80072e6:	e11c      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80072e8:	4b91      	ldr	r3, [pc, #580]	@ (8007530 <HAL_RCC_OscConfig+0x608>)
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	2380      	movs	r3, #128	@ 0x80
 80072ee:	005b      	lsls	r3, r3, #1
 80072f0:	4013      	ands	r3, r2
 80072f2:	d0f0      	beq.n	80072d6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d106      	bne.n	800730a <HAL_RCC_OscConfig+0x3e2>
 80072fc:	4b8b      	ldr	r3, [pc, #556]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80072fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007300:	4b8a      	ldr	r3, [pc, #552]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007302:	2101      	movs	r1, #1
 8007304:	430a      	orrs	r2, r1
 8007306:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007308:	e01c      	b.n	8007344 <HAL_RCC_OscConfig+0x41c>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	2b05      	cmp	r3, #5
 8007310:	d10c      	bne.n	800732c <HAL_RCC_OscConfig+0x404>
 8007312:	4b86      	ldr	r3, [pc, #536]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007314:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007316:	4b85      	ldr	r3, [pc, #532]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007318:	2104      	movs	r1, #4
 800731a:	430a      	orrs	r2, r1
 800731c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800731e:	4b83      	ldr	r3, [pc, #524]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007320:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007322:	4b82      	ldr	r3, [pc, #520]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007324:	2101      	movs	r1, #1
 8007326:	430a      	orrs	r2, r1
 8007328:	65da      	str	r2, [r3, #92]	@ 0x5c
 800732a:	e00b      	b.n	8007344 <HAL_RCC_OscConfig+0x41c>
 800732c:	4b7f      	ldr	r3, [pc, #508]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800732e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007330:	4b7e      	ldr	r3, [pc, #504]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007332:	2101      	movs	r1, #1
 8007334:	438a      	bics	r2, r1
 8007336:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007338:	4b7c      	ldr	r3, [pc, #496]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800733a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800733c:	4b7b      	ldr	r3, [pc, #492]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800733e:	2104      	movs	r1, #4
 8007340:	438a      	bics	r2, r1
 8007342:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d014      	beq.n	8007376 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800734c:	f7fd fafa 	bl	8004944 <HAL_GetTick>
 8007350:	0003      	movs	r3, r0
 8007352:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007354:	e009      	b.n	800736a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007356:	f7fd faf5 	bl	8004944 <HAL_GetTick>
 800735a:	0002      	movs	r2, r0
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	4a74      	ldr	r2, [pc, #464]	@ (8007534 <HAL_RCC_OscConfig+0x60c>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d901      	bls.n	800736a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e0db      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800736a:	4b70      	ldr	r3, [pc, #448]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800736c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800736e:	2202      	movs	r2, #2
 8007370:	4013      	ands	r3, r2
 8007372:	d0f0      	beq.n	8007356 <HAL_RCC_OscConfig+0x42e>
 8007374:	e013      	b.n	800739e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007376:	f7fd fae5 	bl	8004944 <HAL_GetTick>
 800737a:	0003      	movs	r3, r0
 800737c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800737e:	e009      	b.n	8007394 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007380:	f7fd fae0 	bl	8004944 <HAL_GetTick>
 8007384:	0002      	movs	r2, r0
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	4a6a      	ldr	r2, [pc, #424]	@ (8007534 <HAL_RCC_OscConfig+0x60c>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d901      	bls.n	8007394 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e0c6      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007394:	4b65      	ldr	r3, [pc, #404]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007398:	2202      	movs	r2, #2
 800739a:	4013      	ands	r3, r2
 800739c:	d1f0      	bne.n	8007380 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800739e:	231f      	movs	r3, #31
 80073a0:	18fb      	adds	r3, r7, r3
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d105      	bne.n	80073b4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80073a8:	4b60      	ldr	r3, [pc, #384]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80073aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073ac:	4b5f      	ldr	r3, [pc, #380]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80073ae:	4962      	ldr	r1, [pc, #392]	@ (8007538 <HAL_RCC_OscConfig+0x610>)
 80073b0:	400a      	ands	r2, r1
 80073b2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	69db      	ldr	r3, [r3, #28]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d100      	bne.n	80073be <HAL_RCC_OscConfig+0x496>
 80073bc:	e0b0      	b.n	8007520 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073be:	4b5b      	ldr	r3, [pc, #364]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	2238      	movs	r2, #56	@ 0x38
 80073c4:	4013      	ands	r3, r2
 80073c6:	2b10      	cmp	r3, #16
 80073c8:	d100      	bne.n	80073cc <HAL_RCC_OscConfig+0x4a4>
 80073ca:	e078      	b.n	80074be <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	69db      	ldr	r3, [r3, #28]
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d153      	bne.n	800747c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073d4:	4b55      	ldr	r3, [pc, #340]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	4b54      	ldr	r3, [pc, #336]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80073da:	4958      	ldr	r1, [pc, #352]	@ (800753c <HAL_RCC_OscConfig+0x614>)
 80073dc:	400a      	ands	r2, r1
 80073de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e0:	f7fd fab0 	bl	8004944 <HAL_GetTick>
 80073e4:	0003      	movs	r3, r0
 80073e6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073e8:	e008      	b.n	80073fc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073ea:	f7fd faab 	bl	8004944 <HAL_GetTick>
 80073ee:	0002      	movs	r2, r0
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d901      	bls.n	80073fc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	e092      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073fc:	4b4b      	ldr	r3, [pc, #300]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	2380      	movs	r3, #128	@ 0x80
 8007402:	049b      	lsls	r3, r3, #18
 8007404:	4013      	ands	r3, r2
 8007406:	d1f0      	bne.n	80073ea <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007408:	4b48      	ldr	r3, [pc, #288]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	4a4c      	ldr	r2, [pc, #304]	@ (8007540 <HAL_RCC_OscConfig+0x618>)
 800740e:	4013      	ands	r3, r2
 8007410:	0019      	movs	r1, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1a      	ldr	r2, [r3, #32]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741a:	431a      	orrs	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007420:	021b      	lsls	r3, r3, #8
 8007422:	431a      	orrs	r2, r3
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007428:	431a      	orrs	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742e:	431a      	orrs	r2, r3
 8007430:	4b3e      	ldr	r3, [pc, #248]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007432:	430a      	orrs	r2, r1
 8007434:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007436:	4b3d      	ldr	r3, [pc, #244]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	4b3c      	ldr	r3, [pc, #240]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800743c:	2180      	movs	r1, #128	@ 0x80
 800743e:	0449      	lsls	r1, r1, #17
 8007440:	430a      	orrs	r2, r1
 8007442:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8007444:	4b39      	ldr	r3, [pc, #228]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007446:	68da      	ldr	r2, [r3, #12]
 8007448:	4b38      	ldr	r3, [pc, #224]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800744a:	2180      	movs	r1, #128	@ 0x80
 800744c:	0549      	lsls	r1, r1, #21
 800744e:	430a      	orrs	r2, r1
 8007450:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007452:	f7fd fa77 	bl	8004944 <HAL_GetTick>
 8007456:	0003      	movs	r3, r0
 8007458:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800745a:	e008      	b.n	800746e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800745c:	f7fd fa72 	bl	8004944 <HAL_GetTick>
 8007460:	0002      	movs	r2, r0
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	1ad3      	subs	r3, r2, r3
 8007466:	2b02      	cmp	r3, #2
 8007468:	d901      	bls.n	800746e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e059      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800746e:	4b2f      	ldr	r3, [pc, #188]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	2380      	movs	r3, #128	@ 0x80
 8007474:	049b      	lsls	r3, r3, #18
 8007476:	4013      	ands	r3, r2
 8007478:	d0f0      	beq.n	800745c <HAL_RCC_OscConfig+0x534>
 800747a:	e051      	b.n	8007520 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800747c:	4b2b      	ldr	r3, [pc, #172]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	4b2a      	ldr	r3, [pc, #168]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 8007482:	492e      	ldr	r1, [pc, #184]	@ (800753c <HAL_RCC_OscConfig+0x614>)
 8007484:	400a      	ands	r2, r1
 8007486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007488:	f7fd fa5c 	bl	8004944 <HAL_GetTick>
 800748c:	0003      	movs	r3, r0
 800748e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007490:	e008      	b.n	80074a4 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007492:	f7fd fa57 	bl	8004944 <HAL_GetTick>
 8007496:	0002      	movs	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d901      	bls.n	80074a4 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e03e      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074a4:	4b21      	ldr	r3, [pc, #132]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	2380      	movs	r3, #128	@ 0x80
 80074aa:	049b      	lsls	r3, r3, #18
 80074ac:	4013      	ands	r3, r2
 80074ae:	d1f0      	bne.n	8007492 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80074b0:	4b1e      	ldr	r3, [pc, #120]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80074b2:	68da      	ldr	r2, [r3, #12]
 80074b4:	4b1d      	ldr	r3, [pc, #116]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80074b6:	4923      	ldr	r1, [pc, #140]	@ (8007544 <HAL_RCC_OscConfig+0x61c>)
 80074b8:	400a      	ands	r2, r1
 80074ba:	60da      	str	r2, [r3, #12]
 80074bc:	e030      	b.n	8007520 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d101      	bne.n	80074ca <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e02b      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80074ca:	4b18      	ldr	r3, [pc, #96]	@ (800752c <HAL_RCC_OscConfig+0x604>)
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	2203      	movs	r2, #3
 80074d4:	401a      	ands	r2, r3
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a1b      	ldr	r3, [r3, #32]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d11e      	bne.n	800751c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	2270      	movs	r2, #112	@ 0x70
 80074e2:	401a      	ands	r2, r3
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d117      	bne.n	800751c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80074ec:	697a      	ldr	r2, [r7, #20]
 80074ee:	23fe      	movs	r3, #254	@ 0xfe
 80074f0:	01db      	lsls	r3, r3, #7
 80074f2:	401a      	ands	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d10e      	bne.n	800751c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80074fe:	697a      	ldr	r2, [r7, #20]
 8007500:	23f8      	movs	r3, #248	@ 0xf8
 8007502:	039b      	lsls	r3, r3, #14
 8007504:	401a      	ands	r2, r3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800750a:	429a      	cmp	r2, r3
 800750c:	d106      	bne.n	800751c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	0f5b      	lsrs	r3, r3, #29
 8007512:	075a      	lsls	r2, r3, #29
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007518:	429a      	cmp	r2, r3
 800751a:	d001      	beq.n	8007520 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e000      	b.n	8007522 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	0018      	movs	r0, r3
 8007524:	46bd      	mov	sp, r7
 8007526:	b008      	add	sp, #32
 8007528:	bd80      	pop	{r7, pc}
 800752a:	46c0      	nop			@ (mov r8, r8)
 800752c:	40021000 	.word	0x40021000
 8007530:	40007000 	.word	0x40007000
 8007534:	00001388 	.word	0x00001388
 8007538:	efffffff 	.word	0xefffffff
 800753c:	feffffff 	.word	0xfeffffff
 8007540:	1fc1808c 	.word	0x1fc1808c
 8007544:	effefffc 	.word	0xeffefffc

08007548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d101      	bne.n	800755c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e0e9      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800755c:	4b76      	ldr	r3, [pc, #472]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2207      	movs	r2, #7
 8007562:	4013      	ands	r3, r2
 8007564:	683a      	ldr	r2, [r7, #0]
 8007566:	429a      	cmp	r2, r3
 8007568:	d91e      	bls.n	80075a8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800756a:	4b73      	ldr	r3, [pc, #460]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2207      	movs	r2, #7
 8007570:	4393      	bics	r3, r2
 8007572:	0019      	movs	r1, r3
 8007574:	4b70      	ldr	r3, [pc, #448]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 8007576:	683a      	ldr	r2, [r7, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800757c:	f7fd f9e2 	bl	8004944 <HAL_GetTick>
 8007580:	0003      	movs	r3, r0
 8007582:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007584:	e009      	b.n	800759a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007586:	f7fd f9dd 	bl	8004944 <HAL_GetTick>
 800758a:	0002      	movs	r2, r0
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	4a6a      	ldr	r2, [pc, #424]	@ (800773c <HAL_RCC_ClockConfig+0x1f4>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d901      	bls.n	800759a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e0ca      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800759a:	4b67      	ldr	r3, [pc, #412]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2207      	movs	r2, #7
 80075a0:	4013      	ands	r3, r2
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d1ee      	bne.n	8007586 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2202      	movs	r2, #2
 80075ae:	4013      	ands	r3, r2
 80075b0:	d015      	beq.n	80075de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2204      	movs	r2, #4
 80075b8:	4013      	ands	r3, r2
 80075ba:	d006      	beq.n	80075ca <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80075bc:	4b60      	ldr	r3, [pc, #384]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80075be:	689a      	ldr	r2, [r3, #8]
 80075c0:	4b5f      	ldr	r3, [pc, #380]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80075c2:	21e0      	movs	r1, #224	@ 0xe0
 80075c4:	01c9      	lsls	r1, r1, #7
 80075c6:	430a      	orrs	r2, r1
 80075c8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075ca:	4b5d      	ldr	r3, [pc, #372]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	4a5d      	ldr	r2, [pc, #372]	@ (8007744 <HAL_RCC_ClockConfig+0x1fc>)
 80075d0:	4013      	ands	r3, r2
 80075d2:	0019      	movs	r1, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689a      	ldr	r2, [r3, #8]
 80075d8:	4b59      	ldr	r3, [pc, #356]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80075da:	430a      	orrs	r2, r1
 80075dc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2201      	movs	r2, #1
 80075e4:	4013      	ands	r3, r2
 80075e6:	d057      	beq.n	8007698 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d107      	bne.n	8007600 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075f0:	4b53      	ldr	r3, [pc, #332]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	2380      	movs	r3, #128	@ 0x80
 80075f6:	029b      	lsls	r3, r3, #10
 80075f8:	4013      	ands	r3, r2
 80075fa:	d12b      	bne.n	8007654 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e097      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	2b02      	cmp	r3, #2
 8007606:	d107      	bne.n	8007618 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007608:	4b4d      	ldr	r3, [pc, #308]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	2380      	movs	r3, #128	@ 0x80
 800760e:	049b      	lsls	r3, r3, #18
 8007610:	4013      	ands	r3, r2
 8007612:	d11f      	bne.n	8007654 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e08b      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d107      	bne.n	8007630 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007620:	4b47      	ldr	r3, [pc, #284]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	2380      	movs	r3, #128	@ 0x80
 8007626:	00db      	lsls	r3, r3, #3
 8007628:	4013      	ands	r3, r2
 800762a:	d113      	bne.n	8007654 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e07f      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	2b03      	cmp	r3, #3
 8007636:	d106      	bne.n	8007646 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007638:	4b41      	ldr	r3, [pc, #260]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 800763a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800763c:	2202      	movs	r2, #2
 800763e:	4013      	ands	r3, r2
 8007640:	d108      	bne.n	8007654 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e074      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007646:	4b3e      	ldr	r3, [pc, #248]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 8007648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800764a:	2202      	movs	r2, #2
 800764c:	4013      	ands	r3, r2
 800764e:	d101      	bne.n	8007654 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007650:	2301      	movs	r3, #1
 8007652:	e06d      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007654:	4b3a      	ldr	r3, [pc, #232]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	2207      	movs	r2, #7
 800765a:	4393      	bics	r3, r2
 800765c:	0019      	movs	r1, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	685a      	ldr	r2, [r3, #4]
 8007662:	4b37      	ldr	r3, [pc, #220]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 8007664:	430a      	orrs	r2, r1
 8007666:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007668:	f7fd f96c 	bl	8004944 <HAL_GetTick>
 800766c:	0003      	movs	r3, r0
 800766e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007670:	e009      	b.n	8007686 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007672:	f7fd f967 	bl	8004944 <HAL_GetTick>
 8007676:	0002      	movs	r2, r0
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	4a2f      	ldr	r2, [pc, #188]	@ (800773c <HAL_RCC_ClockConfig+0x1f4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d901      	bls.n	8007686 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8007682:	2303      	movs	r3, #3
 8007684:	e054      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007686:	4b2e      	ldr	r3, [pc, #184]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	2238      	movs	r2, #56	@ 0x38
 800768c:	401a      	ands	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	00db      	lsls	r3, r3, #3
 8007694:	429a      	cmp	r2, r3
 8007696:	d1ec      	bne.n	8007672 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007698:	4b27      	ldr	r3, [pc, #156]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2207      	movs	r2, #7
 800769e:	4013      	ands	r3, r2
 80076a0:	683a      	ldr	r2, [r7, #0]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d21e      	bcs.n	80076e4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076a6:	4b24      	ldr	r3, [pc, #144]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2207      	movs	r2, #7
 80076ac:	4393      	bics	r3, r2
 80076ae:	0019      	movs	r1, r3
 80076b0:	4b21      	ldr	r3, [pc, #132]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 80076b2:	683a      	ldr	r2, [r7, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80076b8:	f7fd f944 	bl	8004944 <HAL_GetTick>
 80076bc:	0003      	movs	r3, r0
 80076be:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80076c0:	e009      	b.n	80076d6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076c2:	f7fd f93f 	bl	8004944 <HAL_GetTick>
 80076c6:	0002      	movs	r2, r0
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	4a1b      	ldr	r2, [pc, #108]	@ (800773c <HAL_RCC_ClockConfig+0x1f4>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d901      	bls.n	80076d6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e02c      	b.n	8007730 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80076d6:	4b18      	ldr	r3, [pc, #96]	@ (8007738 <HAL_RCC_ClockConfig+0x1f0>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2207      	movs	r2, #7
 80076dc:	4013      	ands	r3, r2
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d1ee      	bne.n	80076c2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2204      	movs	r2, #4
 80076ea:	4013      	ands	r3, r2
 80076ec:	d009      	beq.n	8007702 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80076ee:	4b14      	ldr	r3, [pc, #80]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	4a15      	ldr	r2, [pc, #84]	@ (8007748 <HAL_RCC_ClockConfig+0x200>)
 80076f4:	4013      	ands	r3, r2
 80076f6:	0019      	movs	r1, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	4b10      	ldr	r3, [pc, #64]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 80076fe:	430a      	orrs	r2, r1
 8007700:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8007702:	f000 f829 	bl	8007758 <HAL_RCC_GetSysClockFreq>
 8007706:	0001      	movs	r1, r0
 8007708:	4b0d      	ldr	r3, [pc, #52]	@ (8007740 <HAL_RCC_ClockConfig+0x1f8>)
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	0a1b      	lsrs	r3, r3, #8
 800770e:	220f      	movs	r2, #15
 8007710:	401a      	ands	r2, r3
 8007712:	4b0e      	ldr	r3, [pc, #56]	@ (800774c <HAL_RCC_ClockConfig+0x204>)
 8007714:	0092      	lsls	r2, r2, #2
 8007716:	58d3      	ldr	r3, [r2, r3]
 8007718:	221f      	movs	r2, #31
 800771a:	4013      	ands	r3, r2
 800771c:	000a      	movs	r2, r1
 800771e:	40da      	lsrs	r2, r3
 8007720:	4b0b      	ldr	r3, [pc, #44]	@ (8007750 <HAL_RCC_ClockConfig+0x208>)
 8007722:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007724:	4b0b      	ldr	r3, [pc, #44]	@ (8007754 <HAL_RCC_ClockConfig+0x20c>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	0018      	movs	r0, r3
 800772a:	f7fd f8af 	bl	800488c <HAL_InitTick>
 800772e:	0003      	movs	r3, r0
}
 8007730:	0018      	movs	r0, r3
 8007732:	46bd      	mov	sp, r7
 8007734:	b004      	add	sp, #16
 8007736:	bd80      	pop	{r7, pc}
 8007738:	40022000 	.word	0x40022000
 800773c:	00001388 	.word	0x00001388
 8007740:	40021000 	.word	0x40021000
 8007744:	fffff0ff 	.word	0xfffff0ff
 8007748:	ffff8fff 	.word	0xffff8fff
 800774c:	0800cfc8 	.word	0x0800cfc8
 8007750:	20000000 	.word	0x20000000
 8007754:	20000004 	.word	0x20000004

08007758 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b086      	sub	sp, #24
 800775c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800775e:	4b3c      	ldr	r3, [pc, #240]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	2238      	movs	r2, #56	@ 0x38
 8007764:	4013      	ands	r3, r2
 8007766:	d10f      	bne.n	8007788 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8007768:	4b39      	ldr	r3, [pc, #228]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	0adb      	lsrs	r3, r3, #11
 800776e:	2207      	movs	r2, #7
 8007770:	4013      	ands	r3, r2
 8007772:	2201      	movs	r2, #1
 8007774:	409a      	lsls	r2, r3
 8007776:	0013      	movs	r3, r2
 8007778:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800777a:	6839      	ldr	r1, [r7, #0]
 800777c:	4835      	ldr	r0, [pc, #212]	@ (8007854 <HAL_RCC_GetSysClockFreq+0xfc>)
 800777e:	f7f8 fcbf 	bl	8000100 <__udivsi3>
 8007782:	0003      	movs	r3, r0
 8007784:	613b      	str	r3, [r7, #16]
 8007786:	e05d      	b.n	8007844 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007788:	4b31      	ldr	r3, [pc, #196]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	2238      	movs	r2, #56	@ 0x38
 800778e:	4013      	ands	r3, r2
 8007790:	2b08      	cmp	r3, #8
 8007792:	d102      	bne.n	800779a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007794:	4b30      	ldr	r3, [pc, #192]	@ (8007858 <HAL_RCC_GetSysClockFreq+0x100>)
 8007796:	613b      	str	r3, [r7, #16]
 8007798:	e054      	b.n	8007844 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800779a:	4b2d      	ldr	r3, [pc, #180]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	2238      	movs	r2, #56	@ 0x38
 80077a0:	4013      	ands	r3, r2
 80077a2:	2b10      	cmp	r3, #16
 80077a4:	d138      	bne.n	8007818 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80077a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 80077a8:	68db      	ldr	r3, [r3, #12]
 80077aa:	2203      	movs	r2, #3
 80077ac:	4013      	ands	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80077b0:	4b27      	ldr	r3, [pc, #156]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	091b      	lsrs	r3, r3, #4
 80077b6:	2207      	movs	r2, #7
 80077b8:	4013      	ands	r3, r2
 80077ba:	3301      	adds	r3, #1
 80077bc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b03      	cmp	r3, #3
 80077c2:	d10d      	bne.n	80077e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80077c4:	68b9      	ldr	r1, [r7, #8]
 80077c6:	4824      	ldr	r0, [pc, #144]	@ (8007858 <HAL_RCC_GetSysClockFreq+0x100>)
 80077c8:	f7f8 fc9a 	bl	8000100 <__udivsi3>
 80077cc:	0003      	movs	r3, r0
 80077ce:	0019      	movs	r1, r3
 80077d0:	4b1f      	ldr	r3, [pc, #124]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	0a1b      	lsrs	r3, r3, #8
 80077d6:	227f      	movs	r2, #127	@ 0x7f
 80077d8:	4013      	ands	r3, r2
 80077da:	434b      	muls	r3, r1
 80077dc:	617b      	str	r3, [r7, #20]
        break;
 80077de:	e00d      	b.n	80077fc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80077e0:	68b9      	ldr	r1, [r7, #8]
 80077e2:	481c      	ldr	r0, [pc, #112]	@ (8007854 <HAL_RCC_GetSysClockFreq+0xfc>)
 80077e4:	f7f8 fc8c 	bl	8000100 <__udivsi3>
 80077e8:	0003      	movs	r3, r0
 80077ea:	0019      	movs	r1, r3
 80077ec:	4b18      	ldr	r3, [pc, #96]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	0a1b      	lsrs	r3, r3, #8
 80077f2:	227f      	movs	r2, #127	@ 0x7f
 80077f4:	4013      	ands	r3, r2
 80077f6:	434b      	muls	r3, r1
 80077f8:	617b      	str	r3, [r7, #20]
        break;
 80077fa:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80077fc:	4b14      	ldr	r3, [pc, #80]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	0f5b      	lsrs	r3, r3, #29
 8007802:	2207      	movs	r2, #7
 8007804:	4013      	ands	r3, r2
 8007806:	3301      	adds	r3, #1
 8007808:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800780a:	6879      	ldr	r1, [r7, #4]
 800780c:	6978      	ldr	r0, [r7, #20]
 800780e:	f7f8 fc77 	bl	8000100 <__udivsi3>
 8007812:	0003      	movs	r3, r0
 8007814:	613b      	str	r3, [r7, #16]
 8007816:	e015      	b.n	8007844 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007818:	4b0d      	ldr	r3, [pc, #52]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	2238      	movs	r2, #56	@ 0x38
 800781e:	4013      	ands	r3, r2
 8007820:	2b20      	cmp	r3, #32
 8007822:	d103      	bne.n	800782c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007824:	2380      	movs	r3, #128	@ 0x80
 8007826:	021b      	lsls	r3, r3, #8
 8007828:	613b      	str	r3, [r7, #16]
 800782a:	e00b      	b.n	8007844 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800782c:	4b08      	ldr	r3, [pc, #32]	@ (8007850 <HAL_RCC_GetSysClockFreq+0xf8>)
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	2238      	movs	r2, #56	@ 0x38
 8007832:	4013      	ands	r3, r2
 8007834:	2b18      	cmp	r3, #24
 8007836:	d103      	bne.n	8007840 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007838:	23fa      	movs	r3, #250	@ 0xfa
 800783a:	01db      	lsls	r3, r3, #7
 800783c:	613b      	str	r3, [r7, #16]
 800783e:	e001      	b.n	8007844 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8007840:	2300      	movs	r3, #0
 8007842:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007844:	693b      	ldr	r3, [r7, #16]
}
 8007846:	0018      	movs	r0, r3
 8007848:	46bd      	mov	sp, r7
 800784a:	b006      	add	sp, #24
 800784c:	bd80      	pop	{r7, pc}
 800784e:	46c0      	nop			@ (mov r8, r8)
 8007850:	40021000 	.word	0x40021000
 8007854:	00f42400 	.word	0x00f42400
 8007858:	007a1200 	.word	0x007a1200

0800785c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007860:	4b02      	ldr	r3, [pc, #8]	@ (800786c <HAL_RCC_GetHCLKFreq+0x10>)
 8007862:	681b      	ldr	r3, [r3, #0]
}
 8007864:	0018      	movs	r0, r3
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	46c0      	nop			@ (mov r8, r8)
 800786c:	20000000 	.word	0x20000000

08007870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007870:	b5b0      	push	{r4, r5, r7, lr}
 8007872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007874:	f7ff fff2 	bl	800785c <HAL_RCC_GetHCLKFreq>
 8007878:	0004      	movs	r4, r0
 800787a:	f7ff fb49 	bl	8006f10 <LL_RCC_GetAPB1Prescaler>
 800787e:	0003      	movs	r3, r0
 8007880:	0b1a      	lsrs	r2, r3, #12
 8007882:	4b05      	ldr	r3, [pc, #20]	@ (8007898 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007884:	0092      	lsls	r2, r2, #2
 8007886:	58d3      	ldr	r3, [r2, r3]
 8007888:	221f      	movs	r2, #31
 800788a:	4013      	ands	r3, r2
 800788c:	40dc      	lsrs	r4, r3
 800788e:	0023      	movs	r3, r4
}
 8007890:	0018      	movs	r0, r3
 8007892:	46bd      	mov	sp, r7
 8007894:	bdb0      	pop	{r4, r5, r7, pc}
 8007896:	46c0      	nop			@ (mov r8, r8)
 8007898:	0800d008 	.word	0x0800d008

0800789c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b086      	sub	sp, #24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80078a4:	2313      	movs	r3, #19
 80078a6:	18fb      	adds	r3, r7, r3
 80078a8:	2200      	movs	r2, #0
 80078aa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80078ac:	2312      	movs	r3, #18
 80078ae:	18fb      	adds	r3, r7, r3
 80078b0:	2200      	movs	r2, #0
 80078b2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	2380      	movs	r3, #128	@ 0x80
 80078ba:	029b      	lsls	r3, r3, #10
 80078bc:	4013      	ands	r3, r2
 80078be:	d100      	bne.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80078c0:	e0a3      	b.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078c2:	2011      	movs	r0, #17
 80078c4:	183b      	adds	r3, r7, r0
 80078c6:	2200      	movs	r2, #0
 80078c8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078ca:	4b7f      	ldr	r3, [pc, #508]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80078cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078ce:	2380      	movs	r3, #128	@ 0x80
 80078d0:	055b      	lsls	r3, r3, #21
 80078d2:	4013      	ands	r3, r2
 80078d4:	d110      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078d6:	4b7c      	ldr	r3, [pc, #496]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80078d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078da:	4b7b      	ldr	r3, [pc, #492]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80078dc:	2180      	movs	r1, #128	@ 0x80
 80078de:	0549      	lsls	r1, r1, #21
 80078e0:	430a      	orrs	r2, r1
 80078e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80078e4:	4b78      	ldr	r3, [pc, #480]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80078e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078e8:	2380      	movs	r3, #128	@ 0x80
 80078ea:	055b      	lsls	r3, r3, #21
 80078ec:	4013      	ands	r3, r2
 80078ee:	60bb      	str	r3, [r7, #8]
 80078f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078f2:	183b      	adds	r3, r7, r0
 80078f4:	2201      	movs	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078f8:	4b74      	ldr	r3, [pc, #464]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	4b73      	ldr	r3, [pc, #460]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80078fe:	2180      	movs	r1, #128	@ 0x80
 8007900:	0049      	lsls	r1, r1, #1
 8007902:	430a      	orrs	r2, r1
 8007904:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007906:	f7fd f81d 	bl	8004944 <HAL_GetTick>
 800790a:	0003      	movs	r3, r0
 800790c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800790e:	e00b      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007910:	f7fd f818 	bl	8004944 <HAL_GetTick>
 8007914:	0002      	movs	r2, r0
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	2b02      	cmp	r3, #2
 800791c:	d904      	bls.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800791e:	2313      	movs	r3, #19
 8007920:	18fb      	adds	r3, r7, r3
 8007922:	2203      	movs	r2, #3
 8007924:	701a      	strb	r2, [r3, #0]
        break;
 8007926:	e005      	b.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007928:	4b68      	ldr	r3, [pc, #416]	@ (8007acc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	2380      	movs	r3, #128	@ 0x80
 800792e:	005b      	lsls	r3, r3, #1
 8007930:	4013      	ands	r3, r2
 8007932:	d0ed      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007934:	2313      	movs	r3, #19
 8007936:	18fb      	adds	r3, r7, r3
 8007938:	781b      	ldrb	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d154      	bne.n	80079e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800793e:	4b62      	ldr	r3, [pc, #392]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007940:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007942:	23c0      	movs	r3, #192	@ 0xc0
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4013      	ands	r3, r2
 8007948:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d019      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	695b      	ldr	r3, [r3, #20]
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	429a      	cmp	r2, r3
 8007958:	d014      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800795a:	4b5b      	ldr	r3, [pc, #364]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800795c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800795e:	4a5c      	ldr	r2, [pc, #368]	@ (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8007960:	4013      	ands	r3, r2
 8007962:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007964:	4b58      	ldr	r3, [pc, #352]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007966:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007968:	4b57      	ldr	r3, [pc, #348]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800796a:	2180      	movs	r1, #128	@ 0x80
 800796c:	0249      	lsls	r1, r1, #9
 800796e:	430a      	orrs	r2, r1
 8007970:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007972:	4b55      	ldr	r3, [pc, #340]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007974:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007976:	4b54      	ldr	r3, [pc, #336]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007978:	4956      	ldr	r1, [pc, #344]	@ (8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800797a:	400a      	ands	r2, r1
 800797c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800797e:	4b52      	ldr	r3, [pc, #328]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007980:	697a      	ldr	r2, [r7, #20]
 8007982:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	2201      	movs	r2, #1
 8007988:	4013      	ands	r3, r2
 800798a:	d016      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800798c:	f7fc ffda 	bl	8004944 <HAL_GetTick>
 8007990:	0003      	movs	r3, r0
 8007992:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007994:	e00c      	b.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007996:	f7fc ffd5 	bl	8004944 <HAL_GetTick>
 800799a:	0002      	movs	r2, r0
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	4a4d      	ldr	r2, [pc, #308]	@ (8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d904      	bls.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80079a6:	2313      	movs	r3, #19
 80079a8:	18fb      	adds	r3, r7, r3
 80079aa:	2203      	movs	r2, #3
 80079ac:	701a      	strb	r2, [r3, #0]
            break;
 80079ae:	e004      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079b0:	4b45      	ldr	r3, [pc, #276]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80079b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079b4:	2202      	movs	r2, #2
 80079b6:	4013      	ands	r3, r2
 80079b8:	d0ed      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80079ba:	2313      	movs	r3, #19
 80079bc:	18fb      	adds	r3, r7, r3
 80079be:	781b      	ldrb	r3, [r3, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d10a      	bne.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079c4:	4b40      	ldr	r3, [pc, #256]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80079c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079c8:	4a41      	ldr	r2, [pc, #260]	@ (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80079ca:	4013      	ands	r3, r2
 80079cc:	0019      	movs	r1, r3
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	695a      	ldr	r2, [r3, #20]
 80079d2:	4b3d      	ldr	r3, [pc, #244]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80079d4:	430a      	orrs	r2, r1
 80079d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80079d8:	e00c      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80079da:	2312      	movs	r3, #18
 80079dc:	18fb      	adds	r3, r7, r3
 80079de:	2213      	movs	r2, #19
 80079e0:	18ba      	adds	r2, r7, r2
 80079e2:	7812      	ldrb	r2, [r2, #0]
 80079e4:	701a      	strb	r2, [r3, #0]
 80079e6:	e005      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079e8:	2312      	movs	r3, #18
 80079ea:	18fb      	adds	r3, r7, r3
 80079ec:	2213      	movs	r2, #19
 80079ee:	18ba      	adds	r2, r7, r2
 80079f0:	7812      	ldrb	r2, [r2, #0]
 80079f2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80079f4:	2311      	movs	r3, #17
 80079f6:	18fb      	adds	r3, r7, r3
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d105      	bne.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079fe:	4b32      	ldr	r3, [pc, #200]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a02:	4b31      	ldr	r3, [pc, #196]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a04:	4935      	ldr	r1, [pc, #212]	@ (8007adc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007a06:	400a      	ands	r2, r1
 8007a08:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	4013      	ands	r3, r2
 8007a12:	d009      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007a14:	4b2c      	ldr	r3, [pc, #176]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a18:	2203      	movs	r2, #3
 8007a1a:	4393      	bics	r3, r2
 8007a1c:	0019      	movs	r1, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685a      	ldr	r2, [r3, #4]
 8007a22:	4b29      	ldr	r3, [pc, #164]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a24:	430a      	orrs	r2, r1
 8007a26:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	4013      	ands	r3, r2
 8007a30:	d009      	beq.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007a32:	4b25      	ldr	r3, [pc, #148]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a36:	4a2a      	ldr	r2, [pc, #168]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8007a38:	4013      	ands	r3, r2
 8007a3a:	0019      	movs	r1, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	689a      	ldr	r2, [r3, #8]
 8007a40:	4b21      	ldr	r3, [pc, #132]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a42:	430a      	orrs	r2, r1
 8007a44:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	2380      	movs	r3, #128	@ 0x80
 8007a4c:	01db      	lsls	r3, r3, #7
 8007a4e:	4013      	ands	r3, r2
 8007a50:	d015      	beq.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007a52:	4b1d      	ldr	r3, [pc, #116]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	0899      	lsrs	r1, r3, #2
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691a      	ldr	r2, [r3, #16]
 8007a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a60:	430a      	orrs	r2, r1
 8007a62:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	691a      	ldr	r2, [r3, #16]
 8007a68:	2380      	movs	r3, #128	@ 0x80
 8007a6a:	05db      	lsls	r3, r3, #23
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d106      	bne.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007a70:	4b15      	ldr	r3, [pc, #84]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a72:	68da      	ldr	r2, [r3, #12]
 8007a74:	4b14      	ldr	r3, [pc, #80]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a76:	2180      	movs	r1, #128	@ 0x80
 8007a78:	0249      	lsls	r1, r1, #9
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	2380      	movs	r3, #128	@ 0x80
 8007a84:	011b      	lsls	r3, r3, #4
 8007a86:	4013      	ands	r3, r2
 8007a88:	d016      	beq.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8007a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a8e:	4a15      	ldr	r2, [pc, #84]	@ (8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007a90:	4013      	ands	r3, r2
 8007a92:	0019      	movs	r1, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	68da      	ldr	r2, [r3, #12]
 8007a98:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68da      	ldr	r2, [r3, #12]
 8007aa2:	2380      	movs	r3, #128	@ 0x80
 8007aa4:	01db      	lsls	r3, r3, #7
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d106      	bne.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007aaa:	4b07      	ldr	r3, [pc, #28]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007aac:	68da      	ldr	r2, [r3, #12]
 8007aae:	4b06      	ldr	r3, [pc, #24]	@ (8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8007ab0:	2180      	movs	r1, #128	@ 0x80
 8007ab2:	0249      	lsls	r1, r1, #9
 8007ab4:	430a      	orrs	r2, r1
 8007ab6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8007ab8:	2312      	movs	r3, #18
 8007aba:	18fb      	adds	r3, r7, r3
 8007abc:	781b      	ldrb	r3, [r3, #0]
}
 8007abe:	0018      	movs	r0, r3
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	b006      	add	sp, #24
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	46c0      	nop			@ (mov r8, r8)
 8007ac8:	40021000 	.word	0x40021000
 8007acc:	40007000 	.word	0x40007000
 8007ad0:	fffffcff 	.word	0xfffffcff
 8007ad4:	fffeffff 	.word	0xfffeffff
 8007ad8:	00001388 	.word	0x00001388
 8007adc:	efffffff 	.word	0xefffffff
 8007ae0:	ffffcfff 	.word	0xffffcfff
 8007ae4:	ffff3fff 	.word	0xffff3fff

08007ae8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007ae8:	b5b0      	push	{r4, r5, r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007af0:	230f      	movs	r3, #15
 8007af2:	18fb      	adds	r3, r7, r3
 8007af4:	2201      	movs	r2, #1
 8007af6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d100      	bne.n	8007b00 <HAL_RTC_Init+0x18>
 8007afe:	e08c      	b.n	8007c1a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2229      	movs	r2, #41	@ 0x29
 8007b04:	5c9b      	ldrb	r3, [r3, r2]
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10b      	bne.n	8007b24 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2228      	movs	r2, #40	@ 0x28
 8007b10:	2100      	movs	r1, #0
 8007b12:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2288      	movs	r2, #136	@ 0x88
 8007b18:	0212      	lsls	r2, r2, #8
 8007b1a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	0018      	movs	r0, r3
 8007b20:	f7fc fcbc 	bl	800449c <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2229      	movs	r2, #41	@ 0x29
 8007b28:	2102      	movs	r1, #2
 8007b2a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	2210      	movs	r2, #16
 8007b34:	4013      	ands	r3, r2
 8007b36:	2b10      	cmp	r3, #16
 8007b38:	d062      	beq.n	8007c00 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	22ca      	movs	r2, #202	@ 0xca
 8007b40:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2253      	movs	r2, #83	@ 0x53
 8007b48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007b4a:	250f      	movs	r5, #15
 8007b4c:	197c      	adds	r4, r7, r5
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	0018      	movs	r0, r3
 8007b52:	f000 f891 	bl	8007c78 <RTC_EnterInitMode>
 8007b56:	0003      	movs	r3, r0
 8007b58:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8007b5a:	0028      	movs	r0, r5
 8007b5c:	183b      	adds	r3, r7, r0
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d12c      	bne.n	8007bbe <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	699a      	ldr	r2, [r3, #24]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	492e      	ldr	r1, [pc, #184]	@ (8007c28 <HAL_RTC_Init+0x140>)
 8007b70:	400a      	ands	r2, r1
 8007b72:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	6999      	ldr	r1, [r3, #24]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	689a      	ldr	r2, [r3, #8]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	695b      	ldr	r3, [r3, #20]
 8007b82:	431a      	orrs	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	69db      	ldr	r3, [r3, #28]
 8007b88:	431a      	orrs	r2, r3
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	430a      	orrs	r2, r1
 8007b90:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	6912      	ldr	r2, [r2, #16]
 8007b9a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	6919      	ldr	r1, [r3, #16]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	041a      	lsls	r2, r3, #16
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	430a      	orrs	r2, r1
 8007bae:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007bb0:	183c      	adds	r4, r7, r0
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	0018      	movs	r0, r3
 8007bb6:	f000 f8a1 	bl	8007cfc <RTC_ExitInitMode>
 8007bba:	0003      	movs	r3, r0
 8007bbc:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8007bbe:	230f      	movs	r3, #15
 8007bc0:	18fb      	adds	r3, r7, r3
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d116      	bne.n	8007bf6 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	699a      	ldr	r2, [r3, #24]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	00d2      	lsls	r2, r2, #3
 8007bd4:	08d2      	lsrs	r2, r2, #3
 8007bd6:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6999      	ldr	r1, [r3, #24]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	431a      	orrs	r2, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	699b      	ldr	r3, [r3, #24]
 8007bec:	431a      	orrs	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	22ff      	movs	r2, #255	@ 0xff
 8007bfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8007bfe:	e003      	b.n	8007c08 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007c00:	230f      	movs	r3, #15
 8007c02:	18fb      	adds	r3, r7, r3
 8007c04:	2200      	movs	r2, #0
 8007c06:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8007c08:	230f      	movs	r3, #15
 8007c0a:	18fb      	adds	r3, r7, r3
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d103      	bne.n	8007c1a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2229      	movs	r2, #41	@ 0x29
 8007c16:	2101      	movs	r1, #1
 8007c18:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8007c1a:	230f      	movs	r3, #15
 8007c1c:	18fb      	adds	r3, r7, r3
 8007c1e:	781b      	ldrb	r3, [r3, #0]
}
 8007c20:	0018      	movs	r0, r3
 8007c22:	46bd      	mov	sp, r7
 8007c24:	b004      	add	sp, #16
 8007c26:	bdb0      	pop	{r4, r5, r7, pc}
 8007c28:	fb8fffbf 	.word	0xfb8fffbf

08007c2c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	4a0e      	ldr	r2, [pc, #56]	@ (8007c74 <HAL_RTC_WaitForSynchro+0x48>)
 8007c3a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007c3c:	f7fc fe82 	bl	8004944 <HAL_GetTick>
 8007c40:	0003      	movs	r3, r0
 8007c42:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8007c44:	e00a      	b.n	8007c5c <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007c46:	f7fc fe7d 	bl	8004944 <HAL_GetTick>
 8007c4a:	0002      	movs	r2, r0
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	1ad2      	subs	r2, r2, r3
 8007c50:	23fa      	movs	r3, #250	@ 0xfa
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d901      	bls.n	8007c5c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007c58:	2303      	movs	r3, #3
 8007c5a:	e006      	b.n	8007c6a <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	2220      	movs	r2, #32
 8007c64:	4013      	ands	r3, r2
 8007c66:	d0ee      	beq.n	8007c46 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8007c68:	2300      	movs	r3, #0
}
 8007c6a:	0018      	movs	r0, r3
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b004      	add	sp, #16
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	46c0      	nop			@ (mov r8, r8)
 8007c74:	0001005f 	.word	0x0001005f

08007c78 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8007c80:	230f      	movs	r3, #15
 8007c82:	18fb      	adds	r3, r7, r3
 8007c84:	2200      	movs	r2, #0
 8007c86:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	2240      	movs	r2, #64	@ 0x40
 8007c90:	4013      	ands	r3, r2
 8007c92:	d12c      	bne.n	8007cee <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2180      	movs	r1, #128	@ 0x80
 8007ca0:	430a      	orrs	r2, r1
 8007ca2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007ca4:	f7fc fe4e 	bl	8004944 <HAL_GetTick>
 8007ca8:	0003      	movs	r3, r0
 8007caa:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007cac:	e014      	b.n	8007cd8 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8007cae:	f7fc fe49 	bl	8004944 <HAL_GetTick>
 8007cb2:	0002      	movs	r2, r0
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	1ad2      	subs	r2, r2, r3
 8007cb8:	200f      	movs	r0, #15
 8007cba:	183b      	adds	r3, r7, r0
 8007cbc:	1839      	adds	r1, r7, r0
 8007cbe:	7809      	ldrb	r1, [r1, #0]
 8007cc0:	7019      	strb	r1, [r3, #0]
 8007cc2:	23fa      	movs	r3, #250	@ 0xfa
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d906      	bls.n	8007cd8 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8007cca:	183b      	adds	r3, r7, r0
 8007ccc:	2203      	movs	r2, #3
 8007cce:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2229      	movs	r2, #41	@ 0x29
 8007cd4:	2103      	movs	r1, #3
 8007cd6:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68db      	ldr	r3, [r3, #12]
 8007cde:	2240      	movs	r2, #64	@ 0x40
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	d104      	bne.n	8007cee <RTC_EnterInitMode+0x76>
 8007ce4:	230f      	movs	r3, #15
 8007ce6:	18fb      	adds	r3, r7, r3
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	2b03      	cmp	r3, #3
 8007cec:	d1df      	bne.n	8007cae <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007cee:	230f      	movs	r3, #15
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	781b      	ldrb	r3, [r3, #0]
}
 8007cf4:	0018      	movs	r0, r3
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	b004      	add	sp, #16
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007cfc:	b590      	push	{r4, r7, lr}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d04:	240f      	movs	r4, #15
 8007d06:	193b      	adds	r3, r7, r4
 8007d08:	2200      	movs	r2, #0
 8007d0a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d0e:	68da      	ldr	r2, [r3, #12]
 8007d10:	4b1b      	ldr	r3, [pc, #108]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d12:	2180      	movs	r1, #128	@ 0x80
 8007d14:	438a      	bics	r2, r1
 8007d16:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007d18:	4b19      	ldr	r3, [pc, #100]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d1a:	699b      	ldr	r3, [r3, #24]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	4013      	ands	r3, r2
 8007d20:	d10d      	bne.n	8007d3e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	0018      	movs	r0, r3
 8007d26:	f7ff ff81 	bl	8007c2c <HAL_RTC_WaitForSynchro>
 8007d2a:	1e03      	subs	r3, r0, #0
 8007d2c:	d021      	beq.n	8007d72 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2229      	movs	r2, #41	@ 0x29
 8007d32:	2103      	movs	r1, #3
 8007d34:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8007d36:	193b      	adds	r3, r7, r4
 8007d38:	2203      	movs	r2, #3
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	e019      	b.n	8007d72 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007d3e:	4b10      	ldr	r3, [pc, #64]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d40:	699a      	ldr	r2, [r3, #24]
 8007d42:	4b0f      	ldr	r3, [pc, #60]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d44:	2120      	movs	r1, #32
 8007d46:	438a      	bics	r2, r1
 8007d48:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	f7ff ff6d 	bl	8007c2c <HAL_RTC_WaitForSynchro>
 8007d52:	1e03      	subs	r3, r0, #0
 8007d54:	d007      	beq.n	8007d66 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2229      	movs	r2, #41	@ 0x29
 8007d5a:	2103      	movs	r1, #3
 8007d5c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8007d5e:	230f      	movs	r3, #15
 8007d60:	18fb      	adds	r3, r7, r3
 8007d62:	2203      	movs	r2, #3
 8007d64:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007d66:	4b06      	ldr	r3, [pc, #24]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d68:	699a      	ldr	r2, [r3, #24]
 8007d6a:	4b05      	ldr	r3, [pc, #20]	@ (8007d80 <RTC_ExitInitMode+0x84>)
 8007d6c:	2120      	movs	r1, #32
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	619a      	str	r2, [r3, #24]
  }

  return status;
 8007d72:	230f      	movs	r3, #15
 8007d74:	18fb      	adds	r3, r7, r3
 8007d76:	781b      	ldrb	r3, [r3, #0]
}
 8007d78:	0018      	movs	r0, r3
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	b005      	add	sp, #20
 8007d7e:	bd90      	pop	{r4, r7, pc}
 8007d80:	40002800 	.word	0x40002800

08007d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b082      	sub	sp, #8
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e04a      	b.n	8007e2c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	223d      	movs	r2, #61	@ 0x3d
 8007d9a:	5c9b      	ldrb	r3, [r3, r2]
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d107      	bne.n	8007db2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	223c      	movs	r2, #60	@ 0x3c
 8007da6:	2100      	movs	r1, #0
 8007da8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	0018      	movs	r0, r3
 8007dae:	f7fc fbd3 	bl	8004558 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	223d      	movs	r2, #61	@ 0x3d
 8007db6:	2102      	movs	r1, #2
 8007db8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	3304      	adds	r3, #4
 8007dc2:	0019      	movs	r1, r3
 8007dc4:	0010      	movs	r0, r2
 8007dc6:	f000 fa65 	bl	8008294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2248      	movs	r2, #72	@ 0x48
 8007dce:	2101      	movs	r1, #1
 8007dd0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	223e      	movs	r2, #62	@ 0x3e
 8007dd6:	2101      	movs	r1, #1
 8007dd8:	5499      	strb	r1, [r3, r2]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	223f      	movs	r2, #63	@ 0x3f
 8007dde:	2101      	movs	r1, #1
 8007de0:	5499      	strb	r1, [r3, r2]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2240      	movs	r2, #64	@ 0x40
 8007de6:	2101      	movs	r1, #1
 8007de8:	5499      	strb	r1, [r3, r2]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2241      	movs	r2, #65	@ 0x41
 8007dee:	2101      	movs	r1, #1
 8007df0:	5499      	strb	r1, [r3, r2]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2242      	movs	r2, #66	@ 0x42
 8007df6:	2101      	movs	r1, #1
 8007df8:	5499      	strb	r1, [r3, r2]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2243      	movs	r2, #67	@ 0x43
 8007dfe:	2101      	movs	r1, #1
 8007e00:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2244      	movs	r2, #68	@ 0x44
 8007e06:	2101      	movs	r1, #1
 8007e08:	5499      	strb	r1, [r3, r2]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2245      	movs	r2, #69	@ 0x45
 8007e0e:	2101      	movs	r1, #1
 8007e10:	5499      	strb	r1, [r3, r2]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2246      	movs	r2, #70	@ 0x46
 8007e16:	2101      	movs	r1, #1
 8007e18:	5499      	strb	r1, [r3, r2]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2247      	movs	r2, #71	@ 0x47
 8007e1e:	2101      	movs	r1, #1
 8007e20:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	223d      	movs	r2, #61	@ 0x3d
 8007e26:	2101      	movs	r1, #1
 8007e28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	0018      	movs	r0, r3
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	b002      	add	sp, #8
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e04a      	b.n	8007edc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	223d      	movs	r2, #61	@ 0x3d
 8007e4a:	5c9b      	ldrb	r3, [r3, r2]
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d107      	bne.n	8007e62 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	223c      	movs	r2, #60	@ 0x3c
 8007e56:	2100      	movs	r1, #0
 8007e58:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	f7fc fb5b 	bl	8004518 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	223d      	movs	r2, #61	@ 0x3d
 8007e66:	2102      	movs	r1, #2
 8007e68:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	3304      	adds	r3, #4
 8007e72:	0019      	movs	r1, r3
 8007e74:	0010      	movs	r0, r2
 8007e76:	f000 fa0d 	bl	8008294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2248      	movs	r2, #72	@ 0x48
 8007e7e:	2101      	movs	r1, #1
 8007e80:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	223e      	movs	r2, #62	@ 0x3e
 8007e86:	2101      	movs	r1, #1
 8007e88:	5499      	strb	r1, [r3, r2]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	223f      	movs	r2, #63	@ 0x3f
 8007e8e:	2101      	movs	r1, #1
 8007e90:	5499      	strb	r1, [r3, r2]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2240      	movs	r2, #64	@ 0x40
 8007e96:	2101      	movs	r1, #1
 8007e98:	5499      	strb	r1, [r3, r2]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2241      	movs	r2, #65	@ 0x41
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	5499      	strb	r1, [r3, r2]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2242      	movs	r2, #66	@ 0x42
 8007ea6:	2101      	movs	r1, #1
 8007ea8:	5499      	strb	r1, [r3, r2]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2243      	movs	r2, #67	@ 0x43
 8007eae:	2101      	movs	r1, #1
 8007eb0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2244      	movs	r2, #68	@ 0x44
 8007eb6:	2101      	movs	r1, #1
 8007eb8:	5499      	strb	r1, [r3, r2]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2245      	movs	r2, #69	@ 0x45
 8007ebe:	2101      	movs	r1, #1
 8007ec0:	5499      	strb	r1, [r3, r2]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2246      	movs	r2, #70	@ 0x46
 8007ec6:	2101      	movs	r1, #1
 8007ec8:	5499      	strb	r1, [r3, r2]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2247      	movs	r2, #71	@ 0x47
 8007ece:	2101      	movs	r1, #1
 8007ed0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	223d      	movs	r2, #61	@ 0x3d
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	0018      	movs	r0, r3
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	b002      	add	sp, #8
 8007ee2:	bd80      	pop	{r7, pc}

08007ee4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d108      	bne.n	8007f06 <HAL_TIM_PWM_Start+0x22>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	223e      	movs	r2, #62	@ 0x3e
 8007ef8:	5c9b      	ldrb	r3, [r3, r2]
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	3b01      	subs	r3, #1
 8007efe:	1e5a      	subs	r2, r3, #1
 8007f00:	4193      	sbcs	r3, r2
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	e037      	b.n	8007f76 <HAL_TIM_PWM_Start+0x92>
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	2b04      	cmp	r3, #4
 8007f0a:	d108      	bne.n	8007f1e <HAL_TIM_PWM_Start+0x3a>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	223f      	movs	r2, #63	@ 0x3f
 8007f10:	5c9b      	ldrb	r3, [r3, r2]
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	3b01      	subs	r3, #1
 8007f16:	1e5a      	subs	r2, r3, #1
 8007f18:	4193      	sbcs	r3, r2
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	e02b      	b.n	8007f76 <HAL_TIM_PWM_Start+0x92>
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	2b08      	cmp	r3, #8
 8007f22:	d108      	bne.n	8007f36 <HAL_TIM_PWM_Start+0x52>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2240      	movs	r2, #64	@ 0x40
 8007f28:	5c9b      	ldrb	r3, [r3, r2]
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	3b01      	subs	r3, #1
 8007f2e:	1e5a      	subs	r2, r3, #1
 8007f30:	4193      	sbcs	r3, r2
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	e01f      	b.n	8007f76 <HAL_TIM_PWM_Start+0x92>
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	2b0c      	cmp	r3, #12
 8007f3a:	d108      	bne.n	8007f4e <HAL_TIM_PWM_Start+0x6a>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2241      	movs	r2, #65	@ 0x41
 8007f40:	5c9b      	ldrb	r3, [r3, r2]
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	3b01      	subs	r3, #1
 8007f46:	1e5a      	subs	r2, r3, #1
 8007f48:	4193      	sbcs	r3, r2
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	e013      	b.n	8007f76 <HAL_TIM_PWM_Start+0x92>
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b10      	cmp	r3, #16
 8007f52:	d108      	bne.n	8007f66 <HAL_TIM_PWM_Start+0x82>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2242      	movs	r2, #66	@ 0x42
 8007f58:	5c9b      	ldrb	r3, [r3, r2]
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	1e5a      	subs	r2, r3, #1
 8007f60:	4193      	sbcs	r3, r2
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	e007      	b.n	8007f76 <HAL_TIM_PWM_Start+0x92>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2243      	movs	r2, #67	@ 0x43
 8007f6a:	5c9b      	ldrb	r3, [r3, r2]
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	1e5a      	subs	r2, r3, #1
 8007f72:	4193      	sbcs	r3, r2
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d001      	beq.n	8007f7e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e07b      	b.n	8008076 <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d104      	bne.n	8007f8e <HAL_TIM_PWM_Start+0xaa>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	223e      	movs	r2, #62	@ 0x3e
 8007f88:	2102      	movs	r1, #2
 8007f8a:	5499      	strb	r1, [r3, r2]
 8007f8c:	e023      	b.n	8007fd6 <HAL_TIM_PWM_Start+0xf2>
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	2b04      	cmp	r3, #4
 8007f92:	d104      	bne.n	8007f9e <HAL_TIM_PWM_Start+0xba>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	223f      	movs	r2, #63	@ 0x3f
 8007f98:	2102      	movs	r1, #2
 8007f9a:	5499      	strb	r1, [r3, r2]
 8007f9c:	e01b      	b.n	8007fd6 <HAL_TIM_PWM_Start+0xf2>
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	2b08      	cmp	r3, #8
 8007fa2:	d104      	bne.n	8007fae <HAL_TIM_PWM_Start+0xca>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2240      	movs	r2, #64	@ 0x40
 8007fa8:	2102      	movs	r1, #2
 8007faa:	5499      	strb	r1, [r3, r2]
 8007fac:	e013      	b.n	8007fd6 <HAL_TIM_PWM_Start+0xf2>
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	2b0c      	cmp	r3, #12
 8007fb2:	d104      	bne.n	8007fbe <HAL_TIM_PWM_Start+0xda>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2241      	movs	r2, #65	@ 0x41
 8007fb8:	2102      	movs	r1, #2
 8007fba:	5499      	strb	r1, [r3, r2]
 8007fbc:	e00b      	b.n	8007fd6 <HAL_TIM_PWM_Start+0xf2>
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	2b10      	cmp	r3, #16
 8007fc2:	d104      	bne.n	8007fce <HAL_TIM_PWM_Start+0xea>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2242      	movs	r2, #66	@ 0x42
 8007fc8:	2102      	movs	r1, #2
 8007fca:	5499      	strb	r1, [r3, r2]
 8007fcc:	e003      	b.n	8007fd6 <HAL_TIM_PWM_Start+0xf2>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2243      	movs	r2, #67	@ 0x43
 8007fd2:	2102      	movs	r1, #2
 8007fd4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	0018      	movs	r0, r3
 8007fe0:	f000 fc6e 	bl	80088c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a25      	ldr	r2, [pc, #148]	@ (8008080 <HAL_TIM_PWM_Start+0x19c>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d009      	beq.n	8008002 <HAL_TIM_PWM_Start+0x11e>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a24      	ldr	r2, [pc, #144]	@ (8008084 <HAL_TIM_PWM_Start+0x1a0>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d004      	beq.n	8008002 <HAL_TIM_PWM_Start+0x11e>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a22      	ldr	r2, [pc, #136]	@ (8008088 <HAL_TIM_PWM_Start+0x1a4>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d101      	bne.n	8008006 <HAL_TIM_PWM_Start+0x122>
 8008002:	2301      	movs	r3, #1
 8008004:	e000      	b.n	8008008 <HAL_TIM_PWM_Start+0x124>
 8008006:	2300      	movs	r3, #0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d008      	beq.n	800801e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2180      	movs	r1, #128	@ 0x80
 8008018:	0209      	lsls	r1, r1, #8
 800801a:	430a      	orrs	r2, r1
 800801c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a17      	ldr	r2, [pc, #92]	@ (8008080 <HAL_TIM_PWM_Start+0x19c>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d004      	beq.n	8008032 <HAL_TIM_PWM_Start+0x14e>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a17      	ldr	r2, [pc, #92]	@ (800808c <HAL_TIM_PWM_Start+0x1a8>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d116      	bne.n	8008060 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	4a15      	ldr	r2, [pc, #84]	@ (8008090 <HAL_TIM_PWM_Start+0x1ac>)
 800803a:	4013      	ands	r3, r2
 800803c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2b06      	cmp	r3, #6
 8008042:	d016      	beq.n	8008072 <HAL_TIM_PWM_Start+0x18e>
 8008044:	68fa      	ldr	r2, [r7, #12]
 8008046:	2380      	movs	r3, #128	@ 0x80
 8008048:	025b      	lsls	r3, r3, #9
 800804a:	429a      	cmp	r2, r3
 800804c:	d011      	beq.n	8008072 <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2101      	movs	r1, #1
 800805a:	430a      	orrs	r2, r1
 800805c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800805e:	e008      	b.n	8008072 <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2101      	movs	r1, #1
 800806c:	430a      	orrs	r2, r1
 800806e:	601a      	str	r2, [r3, #0]
 8008070:	e000      	b.n	8008074 <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008072:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	0018      	movs	r0, r3
 8008078:	46bd      	mov	sp, r7
 800807a:	b004      	add	sp, #16
 800807c:	bd80      	pop	{r7, pc}
 800807e:	46c0      	nop			@ (mov r8, r8)
 8008080:	40012c00 	.word	0x40012c00
 8008084:	40014400 	.word	0x40014400
 8008088:	40014800 	.word	0x40014800
 800808c:	40000400 	.word	0x40000400
 8008090:	00010007 	.word	0x00010007

08008094 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080a0:	2317      	movs	r3, #23
 80080a2:	18fb      	adds	r3, r7, r3
 80080a4:	2200      	movs	r2, #0
 80080a6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	223c      	movs	r2, #60	@ 0x3c
 80080ac:	5c9b      	ldrb	r3, [r3, r2]
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d101      	bne.n	80080b6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80080b2:	2302      	movs	r3, #2
 80080b4:	e0e5      	b.n	8008282 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	223c      	movs	r2, #60	@ 0x3c
 80080ba:	2101      	movs	r1, #1
 80080bc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b14      	cmp	r3, #20
 80080c2:	d900      	bls.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80080c4:	e0d1      	b.n	800826a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	009a      	lsls	r2, r3, #2
 80080ca:	4b70      	ldr	r3, [pc, #448]	@ (800828c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80080cc:	18d3      	adds	r3, r2, r3
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	68ba      	ldr	r2, [r7, #8]
 80080d8:	0011      	movs	r1, r2
 80080da:	0018      	movs	r0, r3
 80080dc:	f000 f954 	bl	8008388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	699a      	ldr	r2, [r3, #24]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2108      	movs	r1, #8
 80080ec:	430a      	orrs	r2, r1
 80080ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	699a      	ldr	r2, [r3, #24]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2104      	movs	r1, #4
 80080fc:	438a      	bics	r2, r1
 80080fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	6999      	ldr	r1, [r3, #24]
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	691a      	ldr	r2, [r3, #16]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	430a      	orrs	r2, r1
 8008110:	619a      	str	r2, [r3, #24]
      break;
 8008112:	e0af      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	68ba      	ldr	r2, [r7, #8]
 800811a:	0011      	movs	r1, r2
 800811c:	0018      	movs	r0, r3
 800811e:	f000 f9b3 	bl	8008488 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	699a      	ldr	r2, [r3, #24]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2180      	movs	r1, #128	@ 0x80
 800812e:	0109      	lsls	r1, r1, #4
 8008130:	430a      	orrs	r2, r1
 8008132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	699a      	ldr	r2, [r3, #24]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4954      	ldr	r1, [pc, #336]	@ (8008290 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008140:	400a      	ands	r2, r1
 8008142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6999      	ldr	r1, [r3, #24]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	021a      	lsls	r2, r3, #8
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	430a      	orrs	r2, r1
 8008156:	619a      	str	r2, [r3, #24]
      break;
 8008158:	e08c      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	0011      	movs	r1, r2
 8008162:	0018      	movs	r0, r3
 8008164:	f000 fa0e 	bl	8008584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	69da      	ldr	r2, [r3, #28]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2108      	movs	r1, #8
 8008174:	430a      	orrs	r2, r1
 8008176:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	69da      	ldr	r2, [r3, #28]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	2104      	movs	r1, #4
 8008184:	438a      	bics	r2, r1
 8008186:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	69d9      	ldr	r1, [r3, #28]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	691a      	ldr	r2, [r3, #16]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	430a      	orrs	r2, r1
 8008198:	61da      	str	r2, [r3, #28]
      break;
 800819a:	e06b      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68ba      	ldr	r2, [r7, #8]
 80081a2:	0011      	movs	r1, r2
 80081a4:	0018      	movs	r0, r3
 80081a6:	f000 fa6f 	bl	8008688 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	69da      	ldr	r2, [r3, #28]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	2180      	movs	r1, #128	@ 0x80
 80081b6:	0109      	lsls	r1, r1, #4
 80081b8:	430a      	orrs	r2, r1
 80081ba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	69da      	ldr	r2, [r3, #28]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4932      	ldr	r1, [pc, #200]	@ (8008290 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80081c8:	400a      	ands	r2, r1
 80081ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	69d9      	ldr	r1, [r3, #28]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	021a      	lsls	r2, r3, #8
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	430a      	orrs	r2, r1
 80081de:	61da      	str	r2, [r3, #28]
      break;
 80081e0:	e048      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	0011      	movs	r1, r2
 80081ea:	0018      	movs	r0, r3
 80081ec:	f000 fab0 	bl	8008750 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	2108      	movs	r1, #8
 80081fc:	430a      	orrs	r2, r1
 80081fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2104      	movs	r1, #4
 800820c:	438a      	bics	r2, r1
 800820e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	691a      	ldr	r2, [r3, #16]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	430a      	orrs	r2, r1
 8008220:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008222:	e027      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	68ba      	ldr	r2, [r7, #8]
 800822a:	0011      	movs	r1, r2
 800822c:	0018      	movs	r0, r3
 800822e:	f000 fae9 	bl	8008804 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2180      	movs	r1, #128	@ 0x80
 800823e:	0109      	lsls	r1, r1, #4
 8008240:	430a      	orrs	r2, r1
 8008242:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4910      	ldr	r1, [pc, #64]	@ (8008290 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8008250:	400a      	ands	r2, r1
 8008252:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	021a      	lsls	r2, r3, #8
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	430a      	orrs	r2, r1
 8008266:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008268:	e004      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800826a:	2317      	movs	r3, #23
 800826c:	18fb      	adds	r3, r7, r3
 800826e:	2201      	movs	r2, #1
 8008270:	701a      	strb	r2, [r3, #0]
      break;
 8008272:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	223c      	movs	r2, #60	@ 0x3c
 8008278:	2100      	movs	r1, #0
 800827a:	5499      	strb	r1, [r3, r2]

  return status;
 800827c:	2317      	movs	r3, #23
 800827e:	18fb      	adds	r3, r7, r3
 8008280:	781b      	ldrb	r3, [r3, #0]
}
 8008282:	0018      	movs	r0, r3
 8008284:	46bd      	mov	sp, r7
 8008286:	b006      	add	sp, #24
 8008288:	bd80      	pop	{r7, pc}
 800828a:	46c0      	nop			@ (mov r8, r8)
 800828c:	0800d028 	.word	0x0800d028
 8008290:	fffffbff 	.word	0xfffffbff

08008294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a32      	ldr	r2, [pc, #200]	@ (8008370 <TIM_Base_SetConfig+0xdc>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d003      	beq.n	80082b4 <TIM_Base_SetConfig+0x20>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a31      	ldr	r2, [pc, #196]	@ (8008374 <TIM_Base_SetConfig+0xe0>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d108      	bne.n	80082c6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2270      	movs	r2, #112	@ 0x70
 80082b8:	4393      	bics	r3, r2
 80082ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a29      	ldr	r2, [pc, #164]	@ (8008370 <TIM_Base_SetConfig+0xdc>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d00f      	beq.n	80082ee <TIM_Base_SetConfig+0x5a>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a28      	ldr	r2, [pc, #160]	@ (8008374 <TIM_Base_SetConfig+0xe0>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d00b      	beq.n	80082ee <TIM_Base_SetConfig+0x5a>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a27      	ldr	r2, [pc, #156]	@ (8008378 <TIM_Base_SetConfig+0xe4>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d007      	beq.n	80082ee <TIM_Base_SetConfig+0x5a>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a26      	ldr	r2, [pc, #152]	@ (800837c <TIM_Base_SetConfig+0xe8>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d003      	beq.n	80082ee <TIM_Base_SetConfig+0x5a>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a25      	ldr	r2, [pc, #148]	@ (8008380 <TIM_Base_SetConfig+0xec>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d108      	bne.n	8008300 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	4a24      	ldr	r2, [pc, #144]	@ (8008384 <TIM_Base_SetConfig+0xf0>)
 80082f2:	4013      	ands	r3, r2
 80082f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	68fa      	ldr	r2, [r7, #12]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2280      	movs	r2, #128	@ 0x80
 8008304:	4393      	bics	r3, r2
 8008306:	001a      	movs	r2, r3
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	695b      	ldr	r3, [r3, #20]
 800830c:	4313      	orrs	r3, r2
 800830e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	68fa      	ldr	r2, [r7, #12]
 8008314:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	689a      	ldr	r2, [r3, #8]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a11      	ldr	r2, [pc, #68]	@ (8008370 <TIM_Base_SetConfig+0xdc>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d007      	beq.n	800833e <TIM_Base_SetConfig+0xaa>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a12      	ldr	r2, [pc, #72]	@ (800837c <TIM_Base_SetConfig+0xe8>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d003      	beq.n	800833e <TIM_Base_SetConfig+0xaa>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4a11      	ldr	r2, [pc, #68]	@ (8008380 <TIM_Base_SetConfig+0xec>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d103      	bne.n	8008346 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	691a      	ldr	r2, [r3, #16]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2201      	movs	r2, #1
 800834a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	2201      	movs	r2, #1
 8008352:	4013      	ands	r3, r2
 8008354:	2b01      	cmp	r3, #1
 8008356:	d106      	bne.n	8008366 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	691b      	ldr	r3, [r3, #16]
 800835c:	2201      	movs	r2, #1
 800835e:	4393      	bics	r3, r2
 8008360:	001a      	movs	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	611a      	str	r2, [r3, #16]
  }
}
 8008366:	46c0      	nop			@ (mov r8, r8)
 8008368:	46bd      	mov	sp, r7
 800836a:	b004      	add	sp, #16
 800836c:	bd80      	pop	{r7, pc}
 800836e:	46c0      	nop			@ (mov r8, r8)
 8008370:	40012c00 	.word	0x40012c00
 8008374:	40000400 	.word	0x40000400
 8008378:	40002000 	.word	0x40002000
 800837c:	40014400 	.word	0x40014400
 8008380:	40014800 	.word	0x40014800
 8008384:	fffffcff 	.word	0xfffffcff

08008388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b086      	sub	sp, #24
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6a1b      	ldr	r3, [r3, #32]
 800839c:	2201      	movs	r2, #1
 800839e:	4393      	bics	r3, r2
 80083a0:	001a      	movs	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	699b      	ldr	r3, [r3, #24]
 80083b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	4a2e      	ldr	r2, [pc, #184]	@ (8008470 <TIM_OC1_SetConfig+0xe8>)
 80083b6:	4013      	ands	r3, r2
 80083b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2203      	movs	r2, #3
 80083be:	4393      	bics	r3, r2
 80083c0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	2202      	movs	r2, #2
 80083d0:	4393      	bics	r3, r2
 80083d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	4313      	orrs	r3, r2
 80083dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	4a24      	ldr	r2, [pc, #144]	@ (8008474 <TIM_OC1_SetConfig+0xec>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d007      	beq.n	80083f6 <TIM_OC1_SetConfig+0x6e>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	4a23      	ldr	r2, [pc, #140]	@ (8008478 <TIM_OC1_SetConfig+0xf0>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d003      	beq.n	80083f6 <TIM_OC1_SetConfig+0x6e>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	4a22      	ldr	r2, [pc, #136]	@ (800847c <TIM_OC1_SetConfig+0xf4>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d10c      	bne.n	8008410 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	2208      	movs	r2, #8
 80083fa:	4393      	bics	r3, r2
 80083fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	4313      	orrs	r3, r2
 8008406:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	2204      	movs	r2, #4
 800840c:	4393      	bics	r3, r2
 800840e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a18      	ldr	r2, [pc, #96]	@ (8008474 <TIM_OC1_SetConfig+0xec>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d007      	beq.n	8008428 <TIM_OC1_SetConfig+0xa0>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a17      	ldr	r2, [pc, #92]	@ (8008478 <TIM_OC1_SetConfig+0xf0>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d003      	beq.n	8008428 <TIM_OC1_SetConfig+0xa0>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a16      	ldr	r2, [pc, #88]	@ (800847c <TIM_OC1_SetConfig+0xf4>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d111      	bne.n	800844c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	4a15      	ldr	r2, [pc, #84]	@ (8008480 <TIM_OC1_SetConfig+0xf8>)
 800842c:	4013      	ands	r3, r2
 800842e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	4a14      	ldr	r2, [pc, #80]	@ (8008484 <TIM_OC1_SetConfig+0xfc>)
 8008434:	4013      	ands	r3, r2
 8008436:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	693a      	ldr	r2, [r7, #16]
 800843e:	4313      	orrs	r3, r2
 8008440:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	693a      	ldr	r2, [r7, #16]
 8008448:	4313      	orrs	r3, r2
 800844a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	693a      	ldr	r2, [r7, #16]
 8008450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685a      	ldr	r2, [r3, #4]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	621a      	str	r2, [r3, #32]
}
 8008466:	46c0      	nop			@ (mov r8, r8)
 8008468:	46bd      	mov	sp, r7
 800846a:	b006      	add	sp, #24
 800846c:	bd80      	pop	{r7, pc}
 800846e:	46c0      	nop			@ (mov r8, r8)
 8008470:	fffeff8f 	.word	0xfffeff8f
 8008474:	40012c00 	.word	0x40012c00
 8008478:	40014400 	.word	0x40014400
 800847c:	40014800 	.word	0x40014800
 8008480:	fffffeff 	.word	0xfffffeff
 8008484:	fffffdff 	.word	0xfffffdff

08008488 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b086      	sub	sp, #24
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a1b      	ldr	r3, [r3, #32]
 8008496:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	2210      	movs	r2, #16
 800849e:	4393      	bics	r3, r2
 80084a0:	001a      	movs	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	4a2c      	ldr	r2, [pc, #176]	@ (8008568 <TIM_OC2_SetConfig+0xe0>)
 80084b6:	4013      	ands	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	4a2b      	ldr	r2, [pc, #172]	@ (800856c <TIM_OC2_SetConfig+0xe4>)
 80084be:	4013      	ands	r3, r2
 80084c0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	021b      	lsls	r3, r3, #8
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	2220      	movs	r2, #32
 80084d2:	4393      	bics	r3, r2
 80084d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	011b      	lsls	r3, r3, #4
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	4313      	orrs	r3, r2
 80084e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4a22      	ldr	r2, [pc, #136]	@ (8008570 <TIM_OC2_SetConfig+0xe8>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d10d      	bne.n	8008506 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	2280      	movs	r2, #128	@ 0x80
 80084ee:	4393      	bics	r3, r2
 80084f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	68db      	ldr	r3, [r3, #12]
 80084f6:	011b      	lsls	r3, r3, #4
 80084f8:	697a      	ldr	r2, [r7, #20]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	2240      	movs	r2, #64	@ 0x40
 8008502:	4393      	bics	r3, r2
 8008504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	4a19      	ldr	r2, [pc, #100]	@ (8008570 <TIM_OC2_SetConfig+0xe8>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d007      	beq.n	800851e <TIM_OC2_SetConfig+0x96>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a18      	ldr	r2, [pc, #96]	@ (8008574 <TIM_OC2_SetConfig+0xec>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d003      	beq.n	800851e <TIM_OC2_SetConfig+0x96>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	4a17      	ldr	r2, [pc, #92]	@ (8008578 <TIM_OC2_SetConfig+0xf0>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d113      	bne.n	8008546 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	4a16      	ldr	r2, [pc, #88]	@ (800857c <TIM_OC2_SetConfig+0xf4>)
 8008522:	4013      	ands	r3, r2
 8008524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	4a15      	ldr	r2, [pc, #84]	@ (8008580 <TIM_OC2_SetConfig+0xf8>)
 800852a:	4013      	ands	r3, r2
 800852c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	695b      	ldr	r3, [r3, #20]
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	4313      	orrs	r3, r2
 8008538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	4313      	orrs	r3, r2
 8008544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	693a      	ldr	r2, [r7, #16]
 800854a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	68fa      	ldr	r2, [r7, #12]
 8008550:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	697a      	ldr	r2, [r7, #20]
 800855e:	621a      	str	r2, [r3, #32]
}
 8008560:	46c0      	nop			@ (mov r8, r8)
 8008562:	46bd      	mov	sp, r7
 8008564:	b006      	add	sp, #24
 8008566:	bd80      	pop	{r7, pc}
 8008568:	feff8fff 	.word	0xfeff8fff
 800856c:	fffffcff 	.word	0xfffffcff
 8008570:	40012c00 	.word	0x40012c00
 8008574:	40014400 	.word	0x40014400
 8008578:	40014800 	.word	0x40014800
 800857c:	fffffbff 	.word	0xfffffbff
 8008580:	fffff7ff 	.word	0xfffff7ff

08008584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b086      	sub	sp, #24
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a1b      	ldr	r3, [r3, #32]
 8008592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6a1b      	ldr	r3, [r3, #32]
 8008598:	4a31      	ldr	r2, [pc, #196]	@ (8008660 <TIM_OC3_SetConfig+0xdc>)
 800859a:	401a      	ands	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	69db      	ldr	r3, [r3, #28]
 80085aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	4a2d      	ldr	r2, [pc, #180]	@ (8008664 <TIM_OC3_SetConfig+0xe0>)
 80085b0:	4013      	ands	r3, r2
 80085b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2203      	movs	r2, #3
 80085b8:	4393      	bics	r3, r2
 80085ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68fa      	ldr	r2, [r7, #12]
 80085c2:	4313      	orrs	r3, r2
 80085c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	4a27      	ldr	r2, [pc, #156]	@ (8008668 <TIM_OC3_SetConfig+0xe4>)
 80085ca:	4013      	ands	r3, r2
 80085cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	021b      	lsls	r3, r3, #8
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a23      	ldr	r2, [pc, #140]	@ (800866c <TIM_OC3_SetConfig+0xe8>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d10d      	bne.n	80085fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	4a22      	ldr	r2, [pc, #136]	@ (8008670 <TIM_OC3_SetConfig+0xec>)
 80085e6:	4013      	ands	r3, r2
 80085e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	68db      	ldr	r3, [r3, #12]
 80085ee:	021b      	lsls	r3, r3, #8
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	4313      	orrs	r3, r2
 80085f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	4a1e      	ldr	r2, [pc, #120]	@ (8008674 <TIM_OC3_SetConfig+0xf0>)
 80085fa:	4013      	ands	r3, r2
 80085fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a1a      	ldr	r2, [pc, #104]	@ (800866c <TIM_OC3_SetConfig+0xe8>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d007      	beq.n	8008616 <TIM_OC3_SetConfig+0x92>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	4a1b      	ldr	r2, [pc, #108]	@ (8008678 <TIM_OC3_SetConfig+0xf4>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d003      	beq.n	8008616 <TIM_OC3_SetConfig+0x92>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	4a1a      	ldr	r2, [pc, #104]	@ (800867c <TIM_OC3_SetConfig+0xf8>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d113      	bne.n	800863e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	4a19      	ldr	r2, [pc, #100]	@ (8008680 <TIM_OC3_SetConfig+0xfc>)
 800861a:	4013      	ands	r3, r2
 800861c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	4a18      	ldr	r2, [pc, #96]	@ (8008684 <TIM_OC3_SetConfig+0x100>)
 8008622:	4013      	ands	r3, r2
 8008624:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	695b      	ldr	r3, [r3, #20]
 800862a:	011b      	lsls	r3, r3, #4
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	4313      	orrs	r3, r2
 8008630:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	011b      	lsls	r3, r3, #4
 8008638:	693a      	ldr	r2, [r7, #16]
 800863a:	4313      	orrs	r3, r2
 800863c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	693a      	ldr	r2, [r7, #16]
 8008642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	685a      	ldr	r2, [r3, #4]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	697a      	ldr	r2, [r7, #20]
 8008656:	621a      	str	r2, [r3, #32]
}
 8008658:	46c0      	nop			@ (mov r8, r8)
 800865a:	46bd      	mov	sp, r7
 800865c:	b006      	add	sp, #24
 800865e:	bd80      	pop	{r7, pc}
 8008660:	fffffeff 	.word	0xfffffeff
 8008664:	fffeff8f 	.word	0xfffeff8f
 8008668:	fffffdff 	.word	0xfffffdff
 800866c:	40012c00 	.word	0x40012c00
 8008670:	fffff7ff 	.word	0xfffff7ff
 8008674:	fffffbff 	.word	0xfffffbff
 8008678:	40014400 	.word	0x40014400
 800867c:	40014800 	.word	0x40014800
 8008680:	ffffefff 	.word	0xffffefff
 8008684:	ffffdfff 	.word	0xffffdfff

08008688 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b086      	sub	sp, #24
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a1b      	ldr	r3, [r3, #32]
 8008696:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6a1b      	ldr	r3, [r3, #32]
 800869c:	4a24      	ldr	r2, [pc, #144]	@ (8008730 <TIM_OC4_SetConfig+0xa8>)
 800869e:	401a      	ands	r2, r3
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	69db      	ldr	r3, [r3, #28]
 80086ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4a20      	ldr	r2, [pc, #128]	@ (8008734 <TIM_OC4_SetConfig+0xac>)
 80086b4:	4013      	ands	r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008738 <TIM_OC4_SetConfig+0xb0>)
 80086bc:	4013      	ands	r3, r2
 80086be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	021b      	lsls	r3, r3, #8
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	4a1b      	ldr	r2, [pc, #108]	@ (800873c <TIM_OC4_SetConfig+0xb4>)
 80086d0:	4013      	ands	r3, r2
 80086d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	031b      	lsls	r3, r3, #12
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	4313      	orrs	r3, r2
 80086de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a17      	ldr	r2, [pc, #92]	@ (8008740 <TIM_OC4_SetConfig+0xb8>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d007      	beq.n	80086f8 <TIM_OC4_SetConfig+0x70>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a16      	ldr	r2, [pc, #88]	@ (8008744 <TIM_OC4_SetConfig+0xbc>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d003      	beq.n	80086f8 <TIM_OC4_SetConfig+0x70>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a15      	ldr	r2, [pc, #84]	@ (8008748 <TIM_OC4_SetConfig+0xc0>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d109      	bne.n	800870c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	4a14      	ldr	r2, [pc, #80]	@ (800874c <TIM_OC4_SetConfig+0xc4>)
 80086fc:	4013      	ands	r3, r2
 80086fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	019b      	lsls	r3, r3, #6
 8008706:	697a      	ldr	r2, [r7, #20]
 8008708:	4313      	orrs	r3, r2
 800870a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	697a      	ldr	r2, [r7, #20]
 8008710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	621a      	str	r2, [r3, #32]
}
 8008726:	46c0      	nop			@ (mov r8, r8)
 8008728:	46bd      	mov	sp, r7
 800872a:	b006      	add	sp, #24
 800872c:	bd80      	pop	{r7, pc}
 800872e:	46c0      	nop			@ (mov r8, r8)
 8008730:	ffffefff 	.word	0xffffefff
 8008734:	feff8fff 	.word	0xfeff8fff
 8008738:	fffffcff 	.word	0xfffffcff
 800873c:	ffffdfff 	.word	0xffffdfff
 8008740:	40012c00 	.word	0x40012c00
 8008744:	40014400 	.word	0x40014400
 8008748:	40014800 	.word	0x40014800
 800874c:	ffffbfff 	.word	0xffffbfff

08008750 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a1b      	ldr	r3, [r3, #32]
 800875e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a1b      	ldr	r3, [r3, #32]
 8008764:	4a21      	ldr	r2, [pc, #132]	@ (80087ec <TIM_OC5_SetConfig+0x9c>)
 8008766:	401a      	ands	r2, r3
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	4a1d      	ldr	r2, [pc, #116]	@ (80087f0 <TIM_OC5_SetConfig+0xa0>)
 800877c:	4013      	ands	r3, r2
 800877e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	4313      	orrs	r3, r2
 8008788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	4a19      	ldr	r2, [pc, #100]	@ (80087f4 <TIM_OC5_SetConfig+0xa4>)
 800878e:	4013      	ands	r3, r2
 8008790:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	041b      	lsls	r3, r3, #16
 8008798:	693a      	ldr	r2, [r7, #16]
 800879a:	4313      	orrs	r3, r2
 800879c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	4a15      	ldr	r2, [pc, #84]	@ (80087f8 <TIM_OC5_SetConfig+0xa8>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d007      	beq.n	80087b6 <TIM_OC5_SetConfig+0x66>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a14      	ldr	r2, [pc, #80]	@ (80087fc <TIM_OC5_SetConfig+0xac>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d003      	beq.n	80087b6 <TIM_OC5_SetConfig+0x66>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a13      	ldr	r2, [pc, #76]	@ (8008800 <TIM_OC5_SetConfig+0xb0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d109      	bne.n	80087ca <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	4a0c      	ldr	r2, [pc, #48]	@ (80087ec <TIM_OC5_SetConfig+0x9c>)
 80087ba:	4013      	ands	r3, r2
 80087bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	021b      	lsls	r3, r3, #8
 80087c4:	697a      	ldr	r2, [r7, #20]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	697a      	ldr	r2, [r7, #20]
 80087ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	685a      	ldr	r2, [r3, #4]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	693a      	ldr	r2, [r7, #16]
 80087e2:	621a      	str	r2, [r3, #32]
}
 80087e4:	46c0      	nop			@ (mov r8, r8)
 80087e6:	46bd      	mov	sp, r7
 80087e8:	b006      	add	sp, #24
 80087ea:	bd80      	pop	{r7, pc}
 80087ec:	fffeffff 	.word	0xfffeffff
 80087f0:	fffeff8f 	.word	0xfffeff8f
 80087f4:	fffdffff 	.word	0xfffdffff
 80087f8:	40012c00 	.word	0x40012c00
 80087fc:	40014400 	.word	0x40014400
 8008800:	40014800 	.word	0x40014800

08008804 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	4a22      	ldr	r2, [pc, #136]	@ (80088a4 <TIM_OC6_SetConfig+0xa0>)
 800881a:	401a      	ands	r2, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800882a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	4a1e      	ldr	r2, [pc, #120]	@ (80088a8 <TIM_OC6_SetConfig+0xa4>)
 8008830:	4013      	ands	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	021b      	lsls	r3, r3, #8
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	4313      	orrs	r3, r2
 800883e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	4a1a      	ldr	r2, [pc, #104]	@ (80088ac <TIM_OC6_SetConfig+0xa8>)
 8008844:	4013      	ands	r3, r2
 8008846:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	051b      	lsls	r3, r3, #20
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	4313      	orrs	r3, r2
 8008852:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a16      	ldr	r2, [pc, #88]	@ (80088b0 <TIM_OC6_SetConfig+0xac>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d007      	beq.n	800886c <TIM_OC6_SetConfig+0x68>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a15      	ldr	r2, [pc, #84]	@ (80088b4 <TIM_OC6_SetConfig+0xb0>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d003      	beq.n	800886c <TIM_OC6_SetConfig+0x68>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a14      	ldr	r2, [pc, #80]	@ (80088b8 <TIM_OC6_SetConfig+0xb4>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d109      	bne.n	8008880 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	4a13      	ldr	r2, [pc, #76]	@ (80088bc <TIM_OC6_SetConfig+0xb8>)
 8008870:	4013      	ands	r3, r2
 8008872:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	695b      	ldr	r3, [r3, #20]
 8008878:	029b      	lsls	r3, r3, #10
 800887a:	697a      	ldr	r2, [r7, #20]
 800887c:	4313      	orrs	r3, r2
 800887e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	68fa      	ldr	r2, [r7, #12]
 800888a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	685a      	ldr	r2, [r3, #4]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	693a      	ldr	r2, [r7, #16]
 8008898:	621a      	str	r2, [r3, #32]
}
 800889a:	46c0      	nop			@ (mov r8, r8)
 800889c:	46bd      	mov	sp, r7
 800889e:	b006      	add	sp, #24
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	46c0      	nop			@ (mov r8, r8)
 80088a4:	ffefffff 	.word	0xffefffff
 80088a8:	feff8fff 	.word	0xfeff8fff
 80088ac:	ffdfffff 	.word	0xffdfffff
 80088b0:	40012c00 	.word	0x40012c00
 80088b4:	40014400 	.word	0x40014400
 80088b8:	40014800 	.word	0x40014800
 80088bc:	fffbffff 	.word	0xfffbffff

080088c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b086      	sub	sp, #24
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	221f      	movs	r2, #31
 80088d0:	4013      	ands	r3, r2
 80088d2:	2201      	movs	r2, #1
 80088d4:	409a      	lsls	r2, r3
 80088d6:	0013      	movs	r3, r2
 80088d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6a1b      	ldr	r3, [r3, #32]
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	43d2      	mvns	r2, r2
 80088e2:	401a      	ands	r2, r3
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6a1a      	ldr	r2, [r3, #32]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	211f      	movs	r1, #31
 80088f0:	400b      	ands	r3, r1
 80088f2:	6879      	ldr	r1, [r7, #4]
 80088f4:	4099      	lsls	r1, r3
 80088f6:	000b      	movs	r3, r1
 80088f8:	431a      	orrs	r2, r3
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	621a      	str	r2, [r3, #32]
}
 80088fe:	46c0      	nop			@ (mov r8, r8)
 8008900:	46bd      	mov	sp, r7
 8008902:	b006      	add	sp, #24
 8008904:	bd80      	pop	{r7, pc}
	...

08008908 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	223c      	movs	r2, #60	@ 0x3c
 8008916:	5c9b      	ldrb	r3, [r3, r2]
 8008918:	2b01      	cmp	r3, #1
 800891a:	d101      	bne.n	8008920 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800891c:	2302      	movs	r3, #2
 800891e:	e04a      	b.n	80089b6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	223c      	movs	r2, #60	@ 0x3c
 8008924:	2101      	movs	r1, #1
 8008926:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	223d      	movs	r2, #61	@ 0x3d
 800892c:	2102      	movs	r1, #2
 800892e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a1e      	ldr	r2, [pc, #120]	@ (80089c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d108      	bne.n	800895c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	4a1d      	ldr	r2, [pc, #116]	@ (80089c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800894e:	4013      	ands	r3, r2
 8008950:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	685b      	ldr	r3, [r3, #4]
 8008956:	68fa      	ldr	r2, [r7, #12]
 8008958:	4313      	orrs	r3, r2
 800895a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2270      	movs	r2, #112	@ 0x70
 8008960:	4393      	bics	r3, r2
 8008962:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	4313      	orrs	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68fa      	ldr	r2, [r7, #12]
 8008974:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a11      	ldr	r2, [pc, #68]	@ (80089c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d004      	beq.n	800898a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a10      	ldr	r2, [pc, #64]	@ (80089c8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d10c      	bne.n	80089a4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	2280      	movs	r2, #128	@ 0x80
 800898e:	4393      	bics	r3, r2
 8008990:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	4313      	orrs	r3, r2
 800899a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	223d      	movs	r2, #61	@ 0x3d
 80089a8:	2101      	movs	r1, #1
 80089aa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	223c      	movs	r2, #60	@ 0x3c
 80089b0:	2100      	movs	r1, #0
 80089b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80089b4:	2300      	movs	r3, #0
}
 80089b6:	0018      	movs	r0, r3
 80089b8:	46bd      	mov	sp, r7
 80089ba:	b004      	add	sp, #16
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	46c0      	nop			@ (mov r8, r8)
 80089c0:	40012c00 	.word	0x40012c00
 80089c4:	ff0fffff 	.word	0xff0fffff
 80089c8:	40000400 	.word	0x40000400

080089cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80089d6:	2300      	movs	r3, #0
 80089d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	223c      	movs	r2, #60	@ 0x3c
 80089de:	5c9b      	ldrb	r3, [r3, r2]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d101      	bne.n	80089e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80089e4:	2302      	movs	r3, #2
 80089e6:	e06f      	b.n	8008ac8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	223c      	movs	r2, #60	@ 0x3c
 80089ec:	2101      	movs	r1, #1
 80089ee:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	22ff      	movs	r2, #255	@ 0xff
 80089f4:	4393      	bics	r3, r2
 80089f6:	001a      	movs	r2, r3
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	4a33      	ldr	r2, [pc, #204]	@ (8008ad0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8008a04:	401a      	ands	r2, r3
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	4a30      	ldr	r2, [pc, #192]	@ (8008ad4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8008a12:	401a      	ands	r2, r3
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	4a2e      	ldr	r2, [pc, #184]	@ (8008ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8008a20:	401a      	ands	r2, r3
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8008adc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8008a2e:	401a      	ands	r2, r3
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	4313      	orrs	r3, r2
 8008a36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	4a29      	ldr	r2, [pc, #164]	@ (8008ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8008a3c:	401a      	ands	r2, r3
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	4a26      	ldr	r2, [pc, #152]	@ (8008ae4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8008a4a:	401a      	ands	r2, r3
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a50:	4313      	orrs	r3, r2
 8008a52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	4a24      	ldr	r2, [pc, #144]	@ (8008ae8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008a58:	401a      	ands	r2, r3
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	699b      	ldr	r3, [r3, #24]
 8008a5e:	041b      	lsls	r3, r3, #16
 8008a60:	4313      	orrs	r3, r2
 8008a62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4a21      	ldr	r2, [pc, #132]	@ (8008aec <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008a68:	401a      	ands	r2, r3
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	69db      	ldr	r3, [r3, #28]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a1e      	ldr	r2, [pc, #120]	@ (8008af0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d11c      	bne.n	8008ab6 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	4a1d      	ldr	r2, [pc, #116]	@ (8008af4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8008a80:	401a      	ands	r2, r3
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a86:	051b      	lsls	r3, r3, #20
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	4a1a      	ldr	r2, [pc, #104]	@ (8008af8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8008a90:	401a      	ands	r2, r3
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	6a1b      	ldr	r3, [r3, #32]
 8008a96:	4313      	orrs	r3, r2
 8008a98:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	4a17      	ldr	r2, [pc, #92]	@ (8008afc <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8008a9e:	401a      	ands	r2, r3
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	4a15      	ldr	r2, [pc, #84]	@ (8008b00 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8008aac:	401a      	ands	r2, r3
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	223c      	movs	r2, #60	@ 0x3c
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	0018      	movs	r0, r3
 8008aca:	46bd      	mov	sp, r7
 8008acc:	b004      	add	sp, #16
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	fffffcff 	.word	0xfffffcff
 8008ad4:	fffffbff 	.word	0xfffffbff
 8008ad8:	fffff7ff 	.word	0xfffff7ff
 8008adc:	ffffefff 	.word	0xffffefff
 8008ae0:	ffffdfff 	.word	0xffffdfff
 8008ae4:	ffffbfff 	.word	0xffffbfff
 8008ae8:	fff0ffff 	.word	0xfff0ffff
 8008aec:	efffffff 	.word	0xefffffff
 8008af0:	40012c00 	.word	0x40012c00
 8008af4:	ff0fffff 	.word	0xff0fffff
 8008af8:	feffffff 	.word	0xfeffffff
 8008afc:	fdffffff 	.word	0xfdffffff
 8008b00:	dfffffff 	.word	0xdfffffff

08008b04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e046      	b.n	8008ba4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2288      	movs	r2, #136	@ 0x88
 8008b1a:	589b      	ldr	r3, [r3, r2]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d107      	bne.n	8008b30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2284      	movs	r2, #132	@ 0x84
 8008b24:	2100      	movs	r1, #0
 8008b26:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	0018      	movs	r0, r3
 8008b2c:	f7fb fdc0 	bl	80046b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2288      	movs	r2, #136	@ 0x88
 8008b34:	2124      	movs	r1, #36	@ 0x24
 8008b36:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681a      	ldr	r2, [r3, #0]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2101      	movs	r1, #1
 8008b44:	438a      	bics	r2, r1
 8008b46:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d003      	beq.n	8008b58 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	0018      	movs	r0, r3
 8008b54:	f000 fd78 	bl	8009648 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	0018      	movs	r0, r3
 8008b5c:	f000 fc0a 	bl	8009374 <UART_SetConfig>
 8008b60:	0003      	movs	r3, r0
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d101      	bne.n	8008b6a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	e01c      	b.n	8008ba4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	685a      	ldr	r2, [r3, #4]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	490d      	ldr	r1, [pc, #52]	@ (8008bac <HAL_UART_Init+0xa8>)
 8008b76:	400a      	ands	r2, r1
 8008b78:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	689a      	ldr	r2, [r3, #8]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	212a      	movs	r1, #42	@ 0x2a
 8008b86:	438a      	bics	r2, r1
 8008b88:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2101      	movs	r1, #1
 8008b96:	430a      	orrs	r2, r1
 8008b98:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	0018      	movs	r0, r3
 8008b9e:	f000 fe07 	bl	80097b0 <UART_CheckIdleState>
 8008ba2:	0003      	movs	r3, r0
}
 8008ba4:	0018      	movs	r0, r3
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	b002      	add	sp, #8
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	ffffb7ff 	.word	0xffffb7ff

08008bb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b08a      	sub	sp, #40	@ 0x28
 8008bb4:	af02      	add	r7, sp, #8
 8008bb6:	60f8      	str	r0, [r7, #12]
 8008bb8:	60b9      	str	r1, [r7, #8]
 8008bba:	603b      	str	r3, [r7, #0]
 8008bbc:	1dbb      	adds	r3, r7, #6
 8008bbe:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2288      	movs	r2, #136	@ 0x88
 8008bc4:	589b      	ldr	r3, [r3, r2]
 8008bc6:	2b20      	cmp	r3, #32
 8008bc8:	d000      	beq.n	8008bcc <HAL_UART_Transmit+0x1c>
 8008bca:	e090      	b.n	8008cee <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <HAL_UART_Transmit+0x2a>
 8008bd2:	1dbb      	adds	r3, r7, #6
 8008bd4:	881b      	ldrh	r3, [r3, #0]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d101      	bne.n	8008bde <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e088      	b.n	8008cf0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	689a      	ldr	r2, [r3, #8]
 8008be2:	2380      	movs	r3, #128	@ 0x80
 8008be4:	015b      	lsls	r3, r3, #5
 8008be6:	429a      	cmp	r2, r3
 8008be8:	d109      	bne.n	8008bfe <HAL_UART_Transmit+0x4e>
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	691b      	ldr	r3, [r3, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d105      	bne.n	8008bfe <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	d001      	beq.n	8008bfe <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e078      	b.n	8008cf0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2290      	movs	r2, #144	@ 0x90
 8008c02:	2100      	movs	r1, #0
 8008c04:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2288      	movs	r2, #136	@ 0x88
 8008c0a:	2121      	movs	r1, #33	@ 0x21
 8008c0c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c0e:	f7fb fe99 	bl	8004944 <HAL_GetTick>
 8008c12:	0003      	movs	r3, r0
 8008c14:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	1dba      	adds	r2, r7, #6
 8008c1a:	2154      	movs	r1, #84	@ 0x54
 8008c1c:	8812      	ldrh	r2, [r2, #0]
 8008c1e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	1dba      	adds	r2, r7, #6
 8008c24:	2156      	movs	r1, #86	@ 0x56
 8008c26:	8812      	ldrh	r2, [r2, #0]
 8008c28:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	689a      	ldr	r2, [r3, #8]
 8008c2e:	2380      	movs	r3, #128	@ 0x80
 8008c30:	015b      	lsls	r3, r3, #5
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d108      	bne.n	8008c48 <HAL_UART_Transmit+0x98>
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d104      	bne.n	8008c48 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	61bb      	str	r3, [r7, #24]
 8008c46:	e003      	b.n	8008c50 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c50:	e030      	b.n	8008cb4 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c52:	697a      	ldr	r2, [r7, #20]
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	0013      	movs	r3, r2
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	2180      	movs	r1, #128	@ 0x80
 8008c60:	f000 fe50 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 8008c64:	1e03      	subs	r3, r0, #0
 8008c66:	d005      	beq.n	8008c74 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2288      	movs	r2, #136	@ 0x88
 8008c6c:	2120      	movs	r1, #32
 8008c6e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e03d      	b.n	8008cf0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d10b      	bne.n	8008c92 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	881b      	ldrh	r3, [r3, #0]
 8008c7e:	001a      	movs	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	05d2      	lsls	r2, r2, #23
 8008c86:	0dd2      	lsrs	r2, r2, #23
 8008c88:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	3302      	adds	r3, #2
 8008c8e:	61bb      	str	r3, [r7, #24]
 8008c90:	e007      	b.n	8008ca2 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	781a      	ldrb	r2, [r3, #0]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008c9c:	69fb      	ldr	r3, [r7, #28]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2256      	movs	r2, #86	@ 0x56
 8008ca6:	5a9b      	ldrh	r3, [r3, r2]
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	3b01      	subs	r3, #1
 8008cac:	b299      	uxth	r1, r3
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2256      	movs	r2, #86	@ 0x56
 8008cb2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2256      	movs	r2, #86	@ 0x56
 8008cb8:	5a9b      	ldrh	r3, [r3, r2]
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1c8      	bne.n	8008c52 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008cc0:	697a      	ldr	r2, [r7, #20]
 8008cc2:	68f8      	ldr	r0, [r7, #12]
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	0013      	movs	r3, r2
 8008cca:	2200      	movs	r2, #0
 8008ccc:	2140      	movs	r1, #64	@ 0x40
 8008cce:	f000 fe19 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 8008cd2:	1e03      	subs	r3, r0, #0
 8008cd4:	d005      	beq.n	8008ce2 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2288      	movs	r2, #136	@ 0x88
 8008cda:	2120      	movs	r1, #32
 8008cdc:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e006      	b.n	8008cf0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2288      	movs	r2, #136	@ 0x88
 8008ce6:	2120      	movs	r1, #32
 8008ce8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8008cea:	2300      	movs	r3, #0
 8008cec:	e000      	b.n	8008cf0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8008cee:	2302      	movs	r3, #2
  }
}
 8008cf0:	0018      	movs	r0, r3
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	b008      	add	sp, #32
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008cf8:	b5b0      	push	{r4, r5, r7, lr}
 8008cfa:	b0aa      	sub	sp, #168	@ 0xa8
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	69db      	ldr	r3, [r3, #28]
 8008d06:	22a4      	movs	r2, #164	@ 0xa4
 8008d08:	18b9      	adds	r1, r7, r2
 8008d0a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	20a0      	movs	r0, #160	@ 0xa0
 8008d14:	1839      	adds	r1, r7, r0
 8008d16:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	249c      	movs	r4, #156	@ 0x9c
 8008d20:	1939      	adds	r1, r7, r4
 8008d22:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008d24:	0011      	movs	r1, r2
 8008d26:	18bb      	adds	r3, r7, r2
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4aa2      	ldr	r2, [pc, #648]	@ (8008fb4 <HAL_UART_IRQHandler+0x2bc>)
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	2298      	movs	r2, #152	@ 0x98
 8008d30:	18bd      	adds	r5, r7, r2
 8008d32:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8008d34:	18bb      	adds	r3, r7, r2
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d11a      	bne.n	8008d72 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d3c:	187b      	adds	r3, r7, r1
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2220      	movs	r2, #32
 8008d42:	4013      	ands	r3, r2
 8008d44:	d015      	beq.n	8008d72 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d46:	183b      	adds	r3, r7, r0
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2220      	movs	r2, #32
 8008d4c:	4013      	ands	r3, r2
 8008d4e:	d105      	bne.n	8008d5c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d50:	193b      	adds	r3, r7, r4
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	2380      	movs	r3, #128	@ 0x80
 8008d56:	055b      	lsls	r3, r3, #21
 8008d58:	4013      	ands	r3, r2
 8008d5a:	d00a      	beq.n	8008d72 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d100      	bne.n	8008d66 <HAL_UART_IRQHandler+0x6e>
 8008d64:	e2dc      	b.n	8009320 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	0010      	movs	r0, r2
 8008d6e:	4798      	blx	r3
      }
      return;
 8008d70:	e2d6      	b.n	8009320 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008d72:	2398      	movs	r3, #152	@ 0x98
 8008d74:	18fb      	adds	r3, r7, r3
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d100      	bne.n	8008d7e <HAL_UART_IRQHandler+0x86>
 8008d7c:	e122      	b.n	8008fc4 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008d7e:	239c      	movs	r3, #156	@ 0x9c
 8008d80:	18fb      	adds	r3, r7, r3
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a8c      	ldr	r2, [pc, #560]	@ (8008fb8 <HAL_UART_IRQHandler+0x2c0>)
 8008d86:	4013      	ands	r3, r2
 8008d88:	d106      	bne.n	8008d98 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008d8a:	23a0      	movs	r3, #160	@ 0xa0
 8008d8c:	18fb      	adds	r3, r7, r3
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a8a      	ldr	r2, [pc, #552]	@ (8008fbc <HAL_UART_IRQHandler+0x2c4>)
 8008d92:	4013      	ands	r3, r2
 8008d94:	d100      	bne.n	8008d98 <HAL_UART_IRQHandler+0xa0>
 8008d96:	e115      	b.n	8008fc4 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008d98:	23a4      	movs	r3, #164	@ 0xa4
 8008d9a:	18fb      	adds	r3, r7, r3
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	4013      	ands	r3, r2
 8008da2:	d012      	beq.n	8008dca <HAL_UART_IRQHandler+0xd2>
 8008da4:	23a0      	movs	r3, #160	@ 0xa0
 8008da6:	18fb      	adds	r3, r7, r3
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	2380      	movs	r3, #128	@ 0x80
 8008dac:	005b      	lsls	r3, r3, #1
 8008dae:	4013      	ands	r3, r2
 8008db0:	d00b      	beq.n	8008dca <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	2201      	movs	r2, #1
 8008db8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2290      	movs	r2, #144	@ 0x90
 8008dbe:	589b      	ldr	r3, [r3, r2]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	431a      	orrs	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2190      	movs	r1, #144	@ 0x90
 8008dc8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008dca:	23a4      	movs	r3, #164	@ 0xa4
 8008dcc:	18fb      	adds	r3, r7, r3
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	4013      	ands	r3, r2
 8008dd4:	d011      	beq.n	8008dfa <HAL_UART_IRQHandler+0x102>
 8008dd6:	239c      	movs	r3, #156	@ 0x9c
 8008dd8:	18fb      	adds	r3, r7, r3
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	4013      	ands	r3, r2
 8008de0:	d00b      	beq.n	8008dfa <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2202      	movs	r2, #2
 8008de8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2290      	movs	r2, #144	@ 0x90
 8008dee:	589b      	ldr	r3, [r3, r2]
 8008df0:	2204      	movs	r2, #4
 8008df2:	431a      	orrs	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2190      	movs	r1, #144	@ 0x90
 8008df8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008dfa:	23a4      	movs	r3, #164	@ 0xa4
 8008dfc:	18fb      	adds	r3, r7, r3
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2204      	movs	r2, #4
 8008e02:	4013      	ands	r3, r2
 8008e04:	d011      	beq.n	8008e2a <HAL_UART_IRQHandler+0x132>
 8008e06:	239c      	movs	r3, #156	@ 0x9c
 8008e08:	18fb      	adds	r3, r7, r3
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	4013      	ands	r3, r2
 8008e10:	d00b      	beq.n	8008e2a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2204      	movs	r2, #4
 8008e18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2290      	movs	r2, #144	@ 0x90
 8008e1e:	589b      	ldr	r3, [r3, r2]
 8008e20:	2202      	movs	r2, #2
 8008e22:	431a      	orrs	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2190      	movs	r1, #144	@ 0x90
 8008e28:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008e2a:	23a4      	movs	r3, #164	@ 0xa4
 8008e2c:	18fb      	adds	r3, r7, r3
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2208      	movs	r2, #8
 8008e32:	4013      	ands	r3, r2
 8008e34:	d017      	beq.n	8008e66 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008e36:	23a0      	movs	r3, #160	@ 0xa0
 8008e38:	18fb      	adds	r3, r7, r3
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2220      	movs	r2, #32
 8008e3e:	4013      	ands	r3, r2
 8008e40:	d105      	bne.n	8008e4e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008e42:	239c      	movs	r3, #156	@ 0x9c
 8008e44:	18fb      	adds	r3, r7, r3
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4a5b      	ldr	r2, [pc, #364]	@ (8008fb8 <HAL_UART_IRQHandler+0x2c0>)
 8008e4a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008e4c:	d00b      	beq.n	8008e66 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2208      	movs	r2, #8
 8008e54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2290      	movs	r2, #144	@ 0x90
 8008e5a:	589b      	ldr	r3, [r3, r2]
 8008e5c:	2208      	movs	r2, #8
 8008e5e:	431a      	orrs	r2, r3
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2190      	movs	r1, #144	@ 0x90
 8008e64:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008e66:	23a4      	movs	r3, #164	@ 0xa4
 8008e68:	18fb      	adds	r3, r7, r3
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	2380      	movs	r3, #128	@ 0x80
 8008e6e:	011b      	lsls	r3, r3, #4
 8008e70:	4013      	ands	r3, r2
 8008e72:	d013      	beq.n	8008e9c <HAL_UART_IRQHandler+0x1a4>
 8008e74:	23a0      	movs	r3, #160	@ 0xa0
 8008e76:	18fb      	adds	r3, r7, r3
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	2380      	movs	r3, #128	@ 0x80
 8008e7c:	04db      	lsls	r3, r3, #19
 8008e7e:	4013      	ands	r3, r2
 8008e80:	d00c      	beq.n	8008e9c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2280      	movs	r2, #128	@ 0x80
 8008e88:	0112      	lsls	r2, r2, #4
 8008e8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2290      	movs	r2, #144	@ 0x90
 8008e90:	589b      	ldr	r3, [r3, r2]
 8008e92:	2220      	movs	r2, #32
 8008e94:	431a      	orrs	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2190      	movs	r1, #144	@ 0x90
 8008e9a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2290      	movs	r2, #144	@ 0x90
 8008ea0:	589b      	ldr	r3, [r3, r2]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d100      	bne.n	8008ea8 <HAL_UART_IRQHandler+0x1b0>
 8008ea6:	e23d      	b.n	8009324 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ea8:	23a4      	movs	r3, #164	@ 0xa4
 8008eaa:	18fb      	adds	r3, r7, r3
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2220      	movs	r2, #32
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	d015      	beq.n	8008ee0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008eb4:	23a0      	movs	r3, #160	@ 0xa0
 8008eb6:	18fb      	adds	r3, r7, r3
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	4013      	ands	r3, r2
 8008ebe:	d106      	bne.n	8008ece <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ec0:	239c      	movs	r3, #156	@ 0x9c
 8008ec2:	18fb      	adds	r3, r7, r3
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	2380      	movs	r3, #128	@ 0x80
 8008ec8:	055b      	lsls	r3, r3, #21
 8008eca:	4013      	ands	r3, r2
 8008ecc:	d008      	beq.n	8008ee0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d004      	beq.n	8008ee0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	0010      	movs	r0, r2
 8008ede:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2290      	movs	r2, #144	@ 0x90
 8008ee4:	589b      	ldr	r3, [r3, r2]
 8008ee6:	2194      	movs	r1, #148	@ 0x94
 8008ee8:	187a      	adds	r2, r7, r1
 8008eea:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	2240      	movs	r2, #64	@ 0x40
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	2b40      	cmp	r3, #64	@ 0x40
 8008ef8:	d004      	beq.n	8008f04 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008efa:	187b      	adds	r3, r7, r1
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2228      	movs	r2, #40	@ 0x28
 8008f00:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008f02:	d04c      	beq.n	8008f9e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	0018      	movs	r0, r3
 8008f08:	f000 fe90 	bl	8009c2c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	2240      	movs	r2, #64	@ 0x40
 8008f14:	4013      	ands	r3, r2
 8008f16:	2b40      	cmp	r3, #64	@ 0x40
 8008f18:	d13c      	bne.n	8008f94 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f1a:	f3ef 8310 	mrs	r3, PRIMASK
 8008f1e:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008f20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f22:	2090      	movs	r0, #144	@ 0x90
 8008f24:	183a      	adds	r2, r7, r0
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	2301      	movs	r3, #1
 8008f2a:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f2e:	f383 8810 	msr	PRIMASK, r3
}
 8008f32:	46c0      	nop			@ (mov r8, r8)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	689a      	ldr	r2, [r3, #8]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2140      	movs	r1, #64	@ 0x40
 8008f40:	438a      	bics	r2, r1
 8008f42:	609a      	str	r2, [r3, #8]
 8008f44:	183b      	adds	r3, r7, r0
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008f4c:	f383 8810 	msr	PRIMASK, r3
}
 8008f50:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2280      	movs	r2, #128	@ 0x80
 8008f56:	589b      	ldr	r3, [r3, r2]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d016      	beq.n	8008f8a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2280      	movs	r2, #128	@ 0x80
 8008f60:	589b      	ldr	r3, [r3, r2]
 8008f62:	4a17      	ldr	r2, [pc, #92]	@ (8008fc0 <HAL_UART_IRQHandler+0x2c8>)
 8008f64:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2280      	movs	r2, #128	@ 0x80
 8008f6a:	589b      	ldr	r3, [r3, r2]
 8008f6c:	0018      	movs	r0, r3
 8008f6e:	f7fc fdc5 	bl	8005afc <HAL_DMA_Abort_IT>
 8008f72:	1e03      	subs	r3, r0, #0
 8008f74:	d01c      	beq.n	8008fb0 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2280      	movs	r2, #128	@ 0x80
 8008f7a:	589b      	ldr	r3, [r3, r2]
 8008f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	2180      	movs	r1, #128	@ 0x80
 8008f82:	5852      	ldr	r2, [r2, r1]
 8008f84:	0010      	movs	r0, r2
 8008f86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f88:	e012      	b.n	8008fb0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	0018      	movs	r0, r3
 8008f8e:	f000 f9e9 	bl	8009364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f92:	e00d      	b.n	8008fb0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	0018      	movs	r0, r3
 8008f98:	f000 f9e4 	bl	8009364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f9c:	e008      	b.n	8008fb0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	0018      	movs	r0, r3
 8008fa2:	f000 f9df 	bl	8009364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2290      	movs	r2, #144	@ 0x90
 8008faa:	2100      	movs	r1, #0
 8008fac:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008fae:	e1b9      	b.n	8009324 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fb0:	46c0      	nop			@ (mov r8, r8)
    return;
 8008fb2:	e1b7      	b.n	8009324 <HAL_UART_IRQHandler+0x62c>
 8008fb4:	0000080f 	.word	0x0000080f
 8008fb8:	10000001 	.word	0x10000001
 8008fbc:	04000120 	.word	0x04000120
 8008fc0:	08009cf9 	.word	0x08009cf9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d000      	beq.n	8008fce <HAL_UART_IRQHandler+0x2d6>
 8008fcc:	e13e      	b.n	800924c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008fce:	23a4      	movs	r3, #164	@ 0xa4
 8008fd0:	18fb      	adds	r3, r7, r3
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2210      	movs	r2, #16
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	d100      	bne.n	8008fdc <HAL_UART_IRQHandler+0x2e4>
 8008fda:	e137      	b.n	800924c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008fdc:	23a0      	movs	r3, #160	@ 0xa0
 8008fde:	18fb      	adds	r3, r7, r3
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	2210      	movs	r2, #16
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	d100      	bne.n	8008fea <HAL_UART_IRQHandler+0x2f2>
 8008fe8:	e130      	b.n	800924c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2210      	movs	r2, #16
 8008ff0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	2240      	movs	r2, #64	@ 0x40
 8008ffa:	4013      	ands	r3, r2
 8008ffc:	2b40      	cmp	r3, #64	@ 0x40
 8008ffe:	d000      	beq.n	8009002 <HAL_UART_IRQHandler+0x30a>
 8009000:	e0a4      	b.n	800914c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2280      	movs	r2, #128	@ 0x80
 8009006:	589b      	ldr	r3, [r3, r2]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	685a      	ldr	r2, [r3, #4]
 800900c:	217e      	movs	r1, #126	@ 0x7e
 800900e:	187b      	adds	r3, r7, r1
 8009010:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8009012:	187b      	adds	r3, r7, r1
 8009014:	881b      	ldrh	r3, [r3, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d100      	bne.n	800901c <HAL_UART_IRQHandler+0x324>
 800901a:	e185      	b.n	8009328 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	225c      	movs	r2, #92	@ 0x5c
 8009020:	5a9b      	ldrh	r3, [r3, r2]
 8009022:	187a      	adds	r2, r7, r1
 8009024:	8812      	ldrh	r2, [r2, #0]
 8009026:	429a      	cmp	r2, r3
 8009028:	d300      	bcc.n	800902c <HAL_UART_IRQHandler+0x334>
 800902a:	e17d      	b.n	8009328 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	187a      	adds	r2, r7, r1
 8009030:	215e      	movs	r1, #94	@ 0x5e
 8009032:	8812      	ldrh	r2, [r2, #0]
 8009034:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2280      	movs	r2, #128	@ 0x80
 800903a:	589b      	ldr	r3, [r3, r2]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2220      	movs	r2, #32
 8009042:	4013      	ands	r3, r2
 8009044:	d170      	bne.n	8009128 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009046:	f3ef 8310 	mrs	r3, PRIMASK
 800904a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800904c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800904e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009050:	2301      	movs	r3, #1
 8009052:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009056:	f383 8810 	msr	PRIMASK, r3
}
 800905a:	46c0      	nop			@ (mov r8, r8)
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	49b4      	ldr	r1, [pc, #720]	@ (8009338 <HAL_UART_IRQHandler+0x640>)
 8009068:	400a      	ands	r2, r1
 800906a:	601a      	str	r2, [r3, #0]
 800906c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800906e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009070:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009072:	f383 8810 	msr	PRIMASK, r3
}
 8009076:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009078:	f3ef 8310 	mrs	r3, PRIMASK
 800907c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800907e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009080:	677b      	str	r3, [r7, #116]	@ 0x74
 8009082:	2301      	movs	r3, #1
 8009084:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009088:	f383 8810 	msr	PRIMASK, r3
}
 800908c:	46c0      	nop			@ (mov r8, r8)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	689a      	ldr	r2, [r3, #8]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2101      	movs	r1, #1
 800909a:	438a      	bics	r2, r1
 800909c:	609a      	str	r2, [r3, #8]
 800909e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80090a0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090a4:	f383 8810 	msr	PRIMASK, r3
}
 80090a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090aa:	f3ef 8310 	mrs	r3, PRIMASK
 80090ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80090b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80090b4:	2301      	movs	r3, #1
 80090b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090ba:	f383 8810 	msr	PRIMASK, r3
}
 80090be:	46c0      	nop			@ (mov r8, r8)
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	689a      	ldr	r2, [r3, #8]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	2140      	movs	r1, #64	@ 0x40
 80090cc:	438a      	bics	r2, r1
 80090ce:	609a      	str	r2, [r3, #8]
 80090d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80090d2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090d6:	f383 8810 	msr	PRIMASK, r3
}
 80090da:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	228c      	movs	r2, #140	@ 0x8c
 80090e0:	2120      	movs	r1, #32
 80090e2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090ea:	f3ef 8310 	mrs	r3, PRIMASK
 80090ee:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80090f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80090f4:	2301      	movs	r3, #1
 80090f6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090fa:	f383 8810 	msr	PRIMASK, r3
}
 80090fe:	46c0      	nop			@ (mov r8, r8)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2110      	movs	r1, #16
 800910c:	438a      	bics	r2, r1
 800910e:	601a      	str	r2, [r3, #0]
 8009110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009112:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009114:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009116:	f383 8810 	msr	PRIMASK, r3
}
 800911a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2280      	movs	r2, #128	@ 0x80
 8009120:	589b      	ldr	r3, [r3, r2]
 8009122:	0018      	movs	r0, r3
 8009124:	f7fc fc88 	bl	8005a38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2202      	movs	r2, #2
 800912c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	225c      	movs	r2, #92	@ 0x5c
 8009132:	5a9a      	ldrh	r2, [r3, r2]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	215e      	movs	r1, #94	@ 0x5e
 8009138:	5a5b      	ldrh	r3, [r3, r1]
 800913a:	b29b      	uxth	r3, r3
 800913c:	1ad3      	subs	r3, r2, r3
 800913e:	b29a      	uxth	r2, r3
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	0011      	movs	r1, r2
 8009144:	0018      	movs	r0, r3
 8009146:	f7fa fbb3 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800914a:	e0ed      	b.n	8009328 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	225c      	movs	r2, #92	@ 0x5c
 8009150:	5a99      	ldrh	r1, [r3, r2]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	225e      	movs	r2, #94	@ 0x5e
 8009156:	5a9b      	ldrh	r3, [r3, r2]
 8009158:	b29a      	uxth	r2, r3
 800915a:	208e      	movs	r0, #142	@ 0x8e
 800915c:	183b      	adds	r3, r7, r0
 800915e:	1a8a      	subs	r2, r1, r2
 8009160:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	225e      	movs	r2, #94	@ 0x5e
 8009166:	5a9b      	ldrh	r3, [r3, r2]
 8009168:	b29b      	uxth	r3, r3
 800916a:	2b00      	cmp	r3, #0
 800916c:	d100      	bne.n	8009170 <HAL_UART_IRQHandler+0x478>
 800916e:	e0dd      	b.n	800932c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8009170:	183b      	adds	r3, r7, r0
 8009172:	881b      	ldrh	r3, [r3, #0]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d100      	bne.n	800917a <HAL_UART_IRQHandler+0x482>
 8009178:	e0d8      	b.n	800932c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800917a:	f3ef 8310 	mrs	r3, PRIMASK
 800917e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009180:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009182:	2488      	movs	r4, #136	@ 0x88
 8009184:	193a      	adds	r2, r7, r4
 8009186:	6013      	str	r3, [r2, #0]
 8009188:	2301      	movs	r3, #1
 800918a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	f383 8810 	msr	PRIMASK, r3
}
 8009192:	46c0      	nop			@ (mov r8, r8)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4967      	ldr	r1, [pc, #412]	@ (800933c <HAL_UART_IRQHandler+0x644>)
 80091a0:	400a      	ands	r2, r1
 80091a2:	601a      	str	r2, [r3, #0]
 80091a4:	193b      	adds	r3, r7, r4
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	f383 8810 	msr	PRIMASK, r3
}
 80091b0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091b2:	f3ef 8310 	mrs	r3, PRIMASK
 80091b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80091b8:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091ba:	2484      	movs	r4, #132	@ 0x84
 80091bc:	193a      	adds	r2, r7, r4
 80091be:	6013      	str	r3, [r2, #0]
 80091c0:	2301      	movs	r3, #1
 80091c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091c4:	69fb      	ldr	r3, [r7, #28]
 80091c6:	f383 8810 	msr	PRIMASK, r3
}
 80091ca:	46c0      	nop			@ (mov r8, r8)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	689a      	ldr	r2, [r3, #8]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	495a      	ldr	r1, [pc, #360]	@ (8009340 <HAL_UART_IRQHandler+0x648>)
 80091d8:	400a      	ands	r2, r1
 80091da:	609a      	str	r2, [r3, #8]
 80091dc:	193b      	adds	r3, r7, r4
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	f383 8810 	msr	PRIMASK, r3
}
 80091e8:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	228c      	movs	r2, #140	@ 0x8c
 80091ee:	2120      	movs	r1, #32
 80091f0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009202:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009206:	2480      	movs	r4, #128	@ 0x80
 8009208:	193a      	adds	r2, r7, r4
 800920a:	6013      	str	r3, [r2, #0]
 800920c:	2301      	movs	r3, #1
 800920e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009212:	f383 8810 	msr	PRIMASK, r3
}
 8009216:	46c0      	nop			@ (mov r8, r8)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2110      	movs	r1, #16
 8009224:	438a      	bics	r2, r1
 8009226:	601a      	str	r2, [r3, #0]
 8009228:	193b      	adds	r3, r7, r4
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800922e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009230:	f383 8810 	msr	PRIMASK, r3
}
 8009234:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2202      	movs	r2, #2
 800923a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800923c:	183b      	adds	r3, r7, r0
 800923e:	881a      	ldrh	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	0011      	movs	r1, r2
 8009244:	0018      	movs	r0, r3
 8009246:	f7fa fb33 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800924a:	e06f      	b.n	800932c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800924c:	23a4      	movs	r3, #164	@ 0xa4
 800924e:	18fb      	adds	r3, r7, r3
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	2380      	movs	r3, #128	@ 0x80
 8009254:	035b      	lsls	r3, r3, #13
 8009256:	4013      	ands	r3, r2
 8009258:	d010      	beq.n	800927c <HAL_UART_IRQHandler+0x584>
 800925a:	239c      	movs	r3, #156	@ 0x9c
 800925c:	18fb      	adds	r3, r7, r3
 800925e:	681a      	ldr	r2, [r3, #0]
 8009260:	2380      	movs	r3, #128	@ 0x80
 8009262:	03db      	lsls	r3, r3, #15
 8009264:	4013      	ands	r3, r2
 8009266:	d009      	beq.n	800927c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2280      	movs	r2, #128	@ 0x80
 800926e:	0352      	lsls	r2, r2, #13
 8009270:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	0018      	movs	r0, r3
 8009276:	f001 fa77 	bl	800a768 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800927a:	e05a      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800927c:	23a4      	movs	r3, #164	@ 0xa4
 800927e:	18fb      	adds	r3, r7, r3
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2280      	movs	r2, #128	@ 0x80
 8009284:	4013      	ands	r3, r2
 8009286:	d016      	beq.n	80092b6 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009288:	23a0      	movs	r3, #160	@ 0xa0
 800928a:	18fb      	adds	r3, r7, r3
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	2280      	movs	r2, #128	@ 0x80
 8009290:	4013      	ands	r3, r2
 8009292:	d106      	bne.n	80092a2 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009294:	239c      	movs	r3, #156	@ 0x9c
 8009296:	18fb      	adds	r3, r7, r3
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	2380      	movs	r3, #128	@ 0x80
 800929c:	041b      	lsls	r3, r3, #16
 800929e:	4013      	ands	r3, r2
 80092a0:	d009      	beq.n	80092b6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d042      	beq.n	8009330 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80092ae:	687a      	ldr	r2, [r7, #4]
 80092b0:	0010      	movs	r0, r2
 80092b2:	4798      	blx	r3
    }
    return;
 80092b4:	e03c      	b.n	8009330 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80092b6:	23a4      	movs	r3, #164	@ 0xa4
 80092b8:	18fb      	adds	r3, r7, r3
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	2240      	movs	r2, #64	@ 0x40
 80092be:	4013      	ands	r3, r2
 80092c0:	d00a      	beq.n	80092d8 <HAL_UART_IRQHandler+0x5e0>
 80092c2:	23a0      	movs	r3, #160	@ 0xa0
 80092c4:	18fb      	adds	r3, r7, r3
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2240      	movs	r2, #64	@ 0x40
 80092ca:	4013      	ands	r3, r2
 80092cc:	d004      	beq.n	80092d8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	0018      	movs	r0, r3
 80092d2:	f000 fd28 	bl	8009d26 <UART_EndTransmit_IT>
    return;
 80092d6:	e02c      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80092d8:	23a4      	movs	r3, #164	@ 0xa4
 80092da:	18fb      	adds	r3, r7, r3
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	2380      	movs	r3, #128	@ 0x80
 80092e0:	041b      	lsls	r3, r3, #16
 80092e2:	4013      	ands	r3, r2
 80092e4:	d00b      	beq.n	80092fe <HAL_UART_IRQHandler+0x606>
 80092e6:	23a0      	movs	r3, #160	@ 0xa0
 80092e8:	18fb      	adds	r3, r7, r3
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	2380      	movs	r3, #128	@ 0x80
 80092ee:	05db      	lsls	r3, r3, #23
 80092f0:	4013      	ands	r3, r2
 80092f2:	d004      	beq.n	80092fe <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	0018      	movs	r0, r3
 80092f8:	f001 fa46 	bl	800a788 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092fc:	e019      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80092fe:	23a4      	movs	r3, #164	@ 0xa4
 8009300:	18fb      	adds	r3, r7, r3
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	2380      	movs	r3, #128	@ 0x80
 8009306:	045b      	lsls	r3, r3, #17
 8009308:	4013      	ands	r3, r2
 800930a:	d012      	beq.n	8009332 <HAL_UART_IRQHandler+0x63a>
 800930c:	23a0      	movs	r3, #160	@ 0xa0
 800930e:	18fb      	adds	r3, r7, r3
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	da0d      	bge.n	8009332 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	0018      	movs	r0, r3
 800931a:	f001 fa2d 	bl	800a778 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800931e:	e008      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
      return;
 8009320:	46c0      	nop			@ (mov r8, r8)
 8009322:	e006      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
    return;
 8009324:	46c0      	nop			@ (mov r8, r8)
 8009326:	e004      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
      return;
 8009328:	46c0      	nop			@ (mov r8, r8)
 800932a:	e002      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
      return;
 800932c:	46c0      	nop			@ (mov r8, r8)
 800932e:	e000      	b.n	8009332 <HAL_UART_IRQHandler+0x63a>
    return;
 8009330:	46c0      	nop			@ (mov r8, r8)
  }
}
 8009332:	46bd      	mov	sp, r7
 8009334:	b02a      	add	sp, #168	@ 0xa8
 8009336:	bdb0      	pop	{r4, r5, r7, pc}
 8009338:	fffffeff 	.word	0xfffffeff
 800933c:	fffffedf 	.word	0xfffffedf
 8009340:	effffffe 	.word	0xeffffffe

08009344 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800934c:	46c0      	nop			@ (mov r8, r8)
 800934e:	46bd      	mov	sp, r7
 8009350:	b002      	add	sp, #8
 8009352:	bd80      	pop	{r7, pc}

08009354 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800935c:	46c0      	nop			@ (mov r8, r8)
 800935e:	46bd      	mov	sp, r7
 8009360:	b002      	add	sp, #8
 8009362:	bd80      	pop	{r7, pc}

08009364 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b082      	sub	sp, #8
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800936c:	46c0      	nop			@ (mov r8, r8)
 800936e:	46bd      	mov	sp, r7
 8009370:	b002      	add	sp, #8
 8009372:	bd80      	pop	{r7, pc}

08009374 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b088      	sub	sp, #32
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800937c:	231a      	movs	r3, #26
 800937e:	18fb      	adds	r3, r7, r3
 8009380:	2200      	movs	r2, #0
 8009382:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	689a      	ldr	r2, [r3, #8]
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	431a      	orrs	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	431a      	orrs	r2, r3
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	69db      	ldr	r3, [r3, #28]
 8009398:	4313      	orrs	r3, r2
 800939a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4aa1      	ldr	r2, [pc, #644]	@ (8009628 <UART_SetConfig+0x2b4>)
 80093a4:	4013      	ands	r3, r2
 80093a6:	0019      	movs	r1, r3
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	69fa      	ldr	r2, [r7, #28]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	4a9c      	ldr	r2, [pc, #624]	@ (800962c <UART_SetConfig+0x2b8>)
 80093ba:	4013      	ands	r3, r2
 80093bc:	0019      	movs	r1, r3
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	68da      	ldr	r2, [r3, #12]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	430a      	orrs	r2, r1
 80093c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	699b      	ldr	r3, [r3, #24]
 80093ce:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
 80093d4:	69fa      	ldr	r2, [r7, #28]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	689b      	ldr	r3, [r3, #8]
 80093e0:	4a93      	ldr	r2, [pc, #588]	@ (8009630 <UART_SetConfig+0x2bc>)
 80093e2:	4013      	ands	r3, r2
 80093e4:	0019      	movs	r1, r3
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	69fa      	ldr	r2, [r7, #28]
 80093ec:	430a      	orrs	r2, r1
 80093ee:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f6:	220f      	movs	r2, #15
 80093f8:	4393      	bics	r3, r2
 80093fa:	0019      	movs	r1, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	430a      	orrs	r2, r1
 8009406:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a89      	ldr	r2, [pc, #548]	@ (8009634 <UART_SetConfig+0x2c0>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d127      	bne.n	8009462 <UART_SetConfig+0xee>
 8009412:	4b89      	ldr	r3, [pc, #548]	@ (8009638 <UART_SetConfig+0x2c4>)
 8009414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009416:	2203      	movs	r2, #3
 8009418:	4013      	ands	r3, r2
 800941a:	2b03      	cmp	r3, #3
 800941c:	d017      	beq.n	800944e <UART_SetConfig+0xda>
 800941e:	d81b      	bhi.n	8009458 <UART_SetConfig+0xe4>
 8009420:	2b02      	cmp	r3, #2
 8009422:	d00a      	beq.n	800943a <UART_SetConfig+0xc6>
 8009424:	d818      	bhi.n	8009458 <UART_SetConfig+0xe4>
 8009426:	2b00      	cmp	r3, #0
 8009428:	d002      	beq.n	8009430 <UART_SetConfig+0xbc>
 800942a:	2b01      	cmp	r3, #1
 800942c:	d00a      	beq.n	8009444 <UART_SetConfig+0xd0>
 800942e:	e013      	b.n	8009458 <UART_SetConfig+0xe4>
 8009430:	231b      	movs	r3, #27
 8009432:	18fb      	adds	r3, r7, r3
 8009434:	2200      	movs	r2, #0
 8009436:	701a      	strb	r2, [r3, #0]
 8009438:	e021      	b.n	800947e <UART_SetConfig+0x10a>
 800943a:	231b      	movs	r3, #27
 800943c:	18fb      	adds	r3, r7, r3
 800943e:	2202      	movs	r2, #2
 8009440:	701a      	strb	r2, [r3, #0]
 8009442:	e01c      	b.n	800947e <UART_SetConfig+0x10a>
 8009444:	231b      	movs	r3, #27
 8009446:	18fb      	adds	r3, r7, r3
 8009448:	2204      	movs	r2, #4
 800944a:	701a      	strb	r2, [r3, #0]
 800944c:	e017      	b.n	800947e <UART_SetConfig+0x10a>
 800944e:	231b      	movs	r3, #27
 8009450:	18fb      	adds	r3, r7, r3
 8009452:	2208      	movs	r2, #8
 8009454:	701a      	strb	r2, [r3, #0]
 8009456:	e012      	b.n	800947e <UART_SetConfig+0x10a>
 8009458:	231b      	movs	r3, #27
 800945a:	18fb      	adds	r3, r7, r3
 800945c:	2210      	movs	r2, #16
 800945e:	701a      	strb	r2, [r3, #0]
 8009460:	e00d      	b.n	800947e <UART_SetConfig+0x10a>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a75      	ldr	r2, [pc, #468]	@ (800963c <UART_SetConfig+0x2c8>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d104      	bne.n	8009476 <UART_SetConfig+0x102>
 800946c:	231b      	movs	r3, #27
 800946e:	18fb      	adds	r3, r7, r3
 8009470:	2200      	movs	r2, #0
 8009472:	701a      	strb	r2, [r3, #0]
 8009474:	e003      	b.n	800947e <UART_SetConfig+0x10a>
 8009476:	231b      	movs	r3, #27
 8009478:	18fb      	adds	r3, r7, r3
 800947a:	2210      	movs	r2, #16
 800947c:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	69da      	ldr	r2, [r3, #28]
 8009482:	2380      	movs	r3, #128	@ 0x80
 8009484:	021b      	lsls	r3, r3, #8
 8009486:	429a      	cmp	r2, r3
 8009488:	d000      	beq.n	800948c <UART_SetConfig+0x118>
 800948a:	e065      	b.n	8009558 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 800948c:	231b      	movs	r3, #27
 800948e:	18fb      	adds	r3, r7, r3
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b08      	cmp	r3, #8
 8009494:	d015      	beq.n	80094c2 <UART_SetConfig+0x14e>
 8009496:	dc18      	bgt.n	80094ca <UART_SetConfig+0x156>
 8009498:	2b04      	cmp	r3, #4
 800949a:	d00d      	beq.n	80094b8 <UART_SetConfig+0x144>
 800949c:	dc15      	bgt.n	80094ca <UART_SetConfig+0x156>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d002      	beq.n	80094a8 <UART_SetConfig+0x134>
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	d005      	beq.n	80094b2 <UART_SetConfig+0x13e>
 80094a6:	e010      	b.n	80094ca <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094a8:	f7fe f9e2 	bl	8007870 <HAL_RCC_GetPCLK1Freq>
 80094ac:	0003      	movs	r3, r0
 80094ae:	617b      	str	r3, [r7, #20]
        break;
 80094b0:	e012      	b.n	80094d8 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094b2:	4b63      	ldr	r3, [pc, #396]	@ (8009640 <UART_SetConfig+0x2cc>)
 80094b4:	617b      	str	r3, [r7, #20]
        break;
 80094b6:	e00f      	b.n	80094d8 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094b8:	f7fe f94e 	bl	8007758 <HAL_RCC_GetSysClockFreq>
 80094bc:	0003      	movs	r3, r0
 80094be:	617b      	str	r3, [r7, #20]
        break;
 80094c0:	e00a      	b.n	80094d8 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094c2:	2380      	movs	r3, #128	@ 0x80
 80094c4:	021b      	lsls	r3, r3, #8
 80094c6:	617b      	str	r3, [r7, #20]
        break;
 80094c8:	e006      	b.n	80094d8 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 80094ca:	2300      	movs	r3, #0
 80094cc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80094ce:	231a      	movs	r3, #26
 80094d0:	18fb      	adds	r3, r7, r3
 80094d2:	2201      	movs	r2, #1
 80094d4:	701a      	strb	r2, [r3, #0]
        break;
 80094d6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d100      	bne.n	80094e0 <UART_SetConfig+0x16c>
 80094de:	e08d      	b.n	80095fc <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094e4:	4b57      	ldr	r3, [pc, #348]	@ (8009644 <UART_SetConfig+0x2d0>)
 80094e6:	0052      	lsls	r2, r2, #1
 80094e8:	5ad3      	ldrh	r3, [r2, r3]
 80094ea:	0019      	movs	r1, r3
 80094ec:	6978      	ldr	r0, [r7, #20]
 80094ee:	f7f6 fe07 	bl	8000100 <__udivsi3>
 80094f2:	0003      	movs	r3, r0
 80094f4:	005a      	lsls	r2, r3, #1
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	085b      	lsrs	r3, r3, #1
 80094fc:	18d2      	adds	r2, r2, r3
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	0019      	movs	r1, r3
 8009504:	0010      	movs	r0, r2
 8009506:	f7f6 fdfb 	bl	8000100 <__udivsi3>
 800950a:	0003      	movs	r3, r0
 800950c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	2b0f      	cmp	r3, #15
 8009512:	d91c      	bls.n	800954e <UART_SetConfig+0x1da>
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	2380      	movs	r3, #128	@ 0x80
 8009518:	025b      	lsls	r3, r3, #9
 800951a:	429a      	cmp	r2, r3
 800951c:	d217      	bcs.n	800954e <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	b29a      	uxth	r2, r3
 8009522:	200e      	movs	r0, #14
 8009524:	183b      	adds	r3, r7, r0
 8009526:	210f      	movs	r1, #15
 8009528:	438a      	bics	r2, r1
 800952a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	085b      	lsrs	r3, r3, #1
 8009530:	b29b      	uxth	r3, r3
 8009532:	2207      	movs	r2, #7
 8009534:	4013      	ands	r3, r2
 8009536:	b299      	uxth	r1, r3
 8009538:	183b      	adds	r3, r7, r0
 800953a:	183a      	adds	r2, r7, r0
 800953c:	8812      	ldrh	r2, [r2, #0]
 800953e:	430a      	orrs	r2, r1
 8009540:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	183a      	adds	r2, r7, r0
 8009548:	8812      	ldrh	r2, [r2, #0]
 800954a:	60da      	str	r2, [r3, #12]
 800954c:	e056      	b.n	80095fc <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 800954e:	231a      	movs	r3, #26
 8009550:	18fb      	adds	r3, r7, r3
 8009552:	2201      	movs	r2, #1
 8009554:	701a      	strb	r2, [r3, #0]
 8009556:	e051      	b.n	80095fc <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009558:	231b      	movs	r3, #27
 800955a:	18fb      	adds	r3, r7, r3
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	2b08      	cmp	r3, #8
 8009560:	d015      	beq.n	800958e <UART_SetConfig+0x21a>
 8009562:	dc18      	bgt.n	8009596 <UART_SetConfig+0x222>
 8009564:	2b04      	cmp	r3, #4
 8009566:	d00d      	beq.n	8009584 <UART_SetConfig+0x210>
 8009568:	dc15      	bgt.n	8009596 <UART_SetConfig+0x222>
 800956a:	2b00      	cmp	r3, #0
 800956c:	d002      	beq.n	8009574 <UART_SetConfig+0x200>
 800956e:	2b02      	cmp	r3, #2
 8009570:	d005      	beq.n	800957e <UART_SetConfig+0x20a>
 8009572:	e010      	b.n	8009596 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009574:	f7fe f97c 	bl	8007870 <HAL_RCC_GetPCLK1Freq>
 8009578:	0003      	movs	r3, r0
 800957a:	617b      	str	r3, [r7, #20]
        break;
 800957c:	e012      	b.n	80095a4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800957e:	4b30      	ldr	r3, [pc, #192]	@ (8009640 <UART_SetConfig+0x2cc>)
 8009580:	617b      	str	r3, [r7, #20]
        break;
 8009582:	e00f      	b.n	80095a4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009584:	f7fe f8e8 	bl	8007758 <HAL_RCC_GetSysClockFreq>
 8009588:	0003      	movs	r3, r0
 800958a:	617b      	str	r3, [r7, #20]
        break;
 800958c:	e00a      	b.n	80095a4 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800958e:	2380      	movs	r3, #128	@ 0x80
 8009590:	021b      	lsls	r3, r3, #8
 8009592:	617b      	str	r3, [r7, #20]
        break;
 8009594:	e006      	b.n	80095a4 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8009596:	2300      	movs	r3, #0
 8009598:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800959a:	231a      	movs	r3, #26
 800959c:	18fb      	adds	r3, r7, r3
 800959e:	2201      	movs	r2, #1
 80095a0:	701a      	strb	r2, [r3, #0]
        break;
 80095a2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80095a4:	697b      	ldr	r3, [r7, #20]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d028      	beq.n	80095fc <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095ae:	4b25      	ldr	r3, [pc, #148]	@ (8009644 <UART_SetConfig+0x2d0>)
 80095b0:	0052      	lsls	r2, r2, #1
 80095b2:	5ad3      	ldrh	r3, [r2, r3]
 80095b4:	0019      	movs	r1, r3
 80095b6:	6978      	ldr	r0, [r7, #20]
 80095b8:	f7f6 fda2 	bl	8000100 <__udivsi3>
 80095bc:	0003      	movs	r3, r0
 80095be:	001a      	movs	r2, r3
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	085b      	lsrs	r3, r3, #1
 80095c6:	18d2      	adds	r2, r2, r3
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	0019      	movs	r1, r3
 80095ce:	0010      	movs	r0, r2
 80095d0:	f7f6 fd96 	bl	8000100 <__udivsi3>
 80095d4:	0003      	movs	r3, r0
 80095d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	2b0f      	cmp	r3, #15
 80095dc:	d90a      	bls.n	80095f4 <UART_SetConfig+0x280>
 80095de:	693a      	ldr	r2, [r7, #16]
 80095e0:	2380      	movs	r3, #128	@ 0x80
 80095e2:	025b      	lsls	r3, r3, #9
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d205      	bcs.n	80095f4 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	b29a      	uxth	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	60da      	str	r2, [r3, #12]
 80095f2:	e003      	b.n	80095fc <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80095f4:	231a      	movs	r3, #26
 80095f6:	18fb      	adds	r3, r7, r3
 80095f8:	2201      	movs	r2, #1
 80095fa:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	226a      	movs	r2, #106	@ 0x6a
 8009600:	2101      	movs	r1, #1
 8009602:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2268      	movs	r2, #104	@ 0x68
 8009608:	2101      	movs	r1, #1
 800960a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009618:	231a      	movs	r3, #26
 800961a:	18fb      	adds	r3, r7, r3
 800961c:	781b      	ldrb	r3, [r3, #0]
}
 800961e:	0018      	movs	r0, r3
 8009620:	46bd      	mov	sp, r7
 8009622:	b008      	add	sp, #32
 8009624:	bd80      	pop	{r7, pc}
 8009626:	46c0      	nop			@ (mov r8, r8)
 8009628:	cfff69f3 	.word	0xcfff69f3
 800962c:	ffffcfff 	.word	0xffffcfff
 8009630:	11fff4ff 	.word	0x11fff4ff
 8009634:	40013800 	.word	0x40013800
 8009638:	40021000 	.word	0x40021000
 800963c:	40004400 	.word	0x40004400
 8009640:	00f42400 	.word	0x00f42400
 8009644:	0800d07c 	.word	0x0800d07c

08009648 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009654:	2208      	movs	r2, #8
 8009656:	4013      	ands	r3, r2
 8009658:	d00b      	beq.n	8009672 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	685b      	ldr	r3, [r3, #4]
 8009660:	4a4a      	ldr	r2, [pc, #296]	@ (800978c <UART_AdvFeatureConfig+0x144>)
 8009662:	4013      	ands	r3, r2
 8009664:	0019      	movs	r1, r3
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	430a      	orrs	r2, r1
 8009670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009676:	2201      	movs	r2, #1
 8009678:	4013      	ands	r3, r2
 800967a:	d00b      	beq.n	8009694 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	4a43      	ldr	r2, [pc, #268]	@ (8009790 <UART_AdvFeatureConfig+0x148>)
 8009684:	4013      	ands	r3, r2
 8009686:	0019      	movs	r1, r3
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	430a      	orrs	r2, r1
 8009692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009698:	2202      	movs	r2, #2
 800969a:	4013      	ands	r3, r2
 800969c:	d00b      	beq.n	80096b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	4a3b      	ldr	r2, [pc, #236]	@ (8009794 <UART_AdvFeatureConfig+0x14c>)
 80096a6:	4013      	ands	r3, r2
 80096a8:	0019      	movs	r1, r3
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	430a      	orrs	r2, r1
 80096b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ba:	2204      	movs	r2, #4
 80096bc:	4013      	ands	r3, r2
 80096be:	d00b      	beq.n	80096d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	4a34      	ldr	r2, [pc, #208]	@ (8009798 <UART_AdvFeatureConfig+0x150>)
 80096c8:	4013      	ands	r3, r2
 80096ca:	0019      	movs	r1, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	430a      	orrs	r2, r1
 80096d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096dc:	2210      	movs	r2, #16
 80096de:	4013      	ands	r3, r2
 80096e0:	d00b      	beq.n	80096fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	4a2c      	ldr	r2, [pc, #176]	@ (800979c <UART_AdvFeatureConfig+0x154>)
 80096ea:	4013      	ands	r3, r2
 80096ec:	0019      	movs	r1, r3
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	430a      	orrs	r2, r1
 80096f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096fe:	2220      	movs	r2, #32
 8009700:	4013      	ands	r3, r2
 8009702:	d00b      	beq.n	800971c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	4a25      	ldr	r2, [pc, #148]	@ (80097a0 <UART_AdvFeatureConfig+0x158>)
 800970c:	4013      	ands	r3, r2
 800970e:	0019      	movs	r1, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	430a      	orrs	r2, r1
 800971a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009720:	2240      	movs	r2, #64	@ 0x40
 8009722:	4013      	ands	r3, r2
 8009724:	d01d      	beq.n	8009762 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	4a1d      	ldr	r2, [pc, #116]	@ (80097a4 <UART_AdvFeatureConfig+0x15c>)
 800972e:	4013      	ands	r3, r2
 8009730:	0019      	movs	r1, r3
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	430a      	orrs	r2, r1
 800973c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009742:	2380      	movs	r3, #128	@ 0x80
 8009744:	035b      	lsls	r3, r3, #13
 8009746:	429a      	cmp	r2, r3
 8009748:	d10b      	bne.n	8009762 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	4a15      	ldr	r2, [pc, #84]	@ (80097a8 <UART_AdvFeatureConfig+0x160>)
 8009752:	4013      	ands	r3, r2
 8009754:	0019      	movs	r1, r3
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	430a      	orrs	r2, r1
 8009760:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009766:	2280      	movs	r2, #128	@ 0x80
 8009768:	4013      	ands	r3, r2
 800976a:	d00b      	beq.n	8009784 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	4a0e      	ldr	r2, [pc, #56]	@ (80097ac <UART_AdvFeatureConfig+0x164>)
 8009774:	4013      	ands	r3, r2
 8009776:	0019      	movs	r1, r3
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	430a      	orrs	r2, r1
 8009782:	605a      	str	r2, [r3, #4]
  }
}
 8009784:	46c0      	nop			@ (mov r8, r8)
 8009786:	46bd      	mov	sp, r7
 8009788:	b002      	add	sp, #8
 800978a:	bd80      	pop	{r7, pc}
 800978c:	ffff7fff 	.word	0xffff7fff
 8009790:	fffdffff 	.word	0xfffdffff
 8009794:	fffeffff 	.word	0xfffeffff
 8009798:	fffbffff 	.word	0xfffbffff
 800979c:	ffffefff 	.word	0xffffefff
 80097a0:	ffffdfff 	.word	0xffffdfff
 80097a4:	ffefffff 	.word	0xffefffff
 80097a8:	ff9fffff 	.word	0xff9fffff
 80097ac:	fff7ffff 	.word	0xfff7ffff

080097b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b092      	sub	sp, #72	@ 0x48
 80097b4:	af02      	add	r7, sp, #8
 80097b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2290      	movs	r2, #144	@ 0x90
 80097bc:	2100      	movs	r1, #0
 80097be:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097c0:	f7fb f8c0 	bl	8004944 <HAL_GetTick>
 80097c4:	0003      	movs	r3, r0
 80097c6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2208      	movs	r2, #8
 80097d0:	4013      	ands	r3, r2
 80097d2:	2b08      	cmp	r3, #8
 80097d4:	d12d      	bne.n	8009832 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097d8:	2280      	movs	r2, #128	@ 0x80
 80097da:	0391      	lsls	r1, r2, #14
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	4a47      	ldr	r2, [pc, #284]	@ (80098fc <UART_CheckIdleState+0x14c>)
 80097e0:	9200      	str	r2, [sp, #0]
 80097e2:	2200      	movs	r2, #0
 80097e4:	f000 f88e 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 80097e8:	1e03      	subs	r3, r0, #0
 80097ea:	d022      	beq.n	8009832 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097ec:	f3ef 8310 	mrs	r3, PRIMASK
 80097f0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80097f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80097f6:	2301      	movs	r3, #1
 80097f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097fc:	f383 8810 	msr	PRIMASK, r3
}
 8009800:	46c0      	nop			@ (mov r8, r8)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2180      	movs	r1, #128	@ 0x80
 800980e:	438a      	bics	r2, r1
 8009810:	601a      	str	r2, [r3, #0]
 8009812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009814:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009818:	f383 8810 	msr	PRIMASK, r3
}
 800981c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2288      	movs	r2, #136	@ 0x88
 8009822:	2120      	movs	r1, #32
 8009824:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2284      	movs	r2, #132	@ 0x84
 800982a:	2100      	movs	r1, #0
 800982c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e060      	b.n	80098f4 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	2204      	movs	r2, #4
 800983a:	4013      	ands	r3, r2
 800983c:	2b04      	cmp	r3, #4
 800983e:	d146      	bne.n	80098ce <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009842:	2280      	movs	r2, #128	@ 0x80
 8009844:	03d1      	lsls	r1, r2, #15
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	4a2c      	ldr	r2, [pc, #176]	@ (80098fc <UART_CheckIdleState+0x14c>)
 800984a:	9200      	str	r2, [sp, #0]
 800984c:	2200      	movs	r2, #0
 800984e:	f000 f859 	bl	8009904 <UART_WaitOnFlagUntilTimeout>
 8009852:	1e03      	subs	r3, r0, #0
 8009854:	d03b      	beq.n	80098ce <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009856:	f3ef 8310 	mrs	r3, PRIMASK
 800985a:	60fb      	str	r3, [r7, #12]
  return(result);
 800985c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800985e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009860:	2301      	movs	r3, #1
 8009862:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	f383 8810 	msr	PRIMASK, r3
}
 800986a:	46c0      	nop			@ (mov r8, r8)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4922      	ldr	r1, [pc, #136]	@ (8009900 <UART_CheckIdleState+0x150>)
 8009878:	400a      	ands	r2, r1
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800987e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009880:	697b      	ldr	r3, [r7, #20]
 8009882:	f383 8810 	msr	PRIMASK, r3
}
 8009886:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009888:	f3ef 8310 	mrs	r3, PRIMASK
 800988c:	61bb      	str	r3, [r7, #24]
  return(result);
 800988e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009890:	633b      	str	r3, [r7, #48]	@ 0x30
 8009892:	2301      	movs	r3, #1
 8009894:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	f383 8810 	msr	PRIMASK, r3
}
 800989c:	46c0      	nop			@ (mov r8, r8)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	689a      	ldr	r2, [r3, #8]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	2101      	movs	r1, #1
 80098aa:	438a      	bics	r2, r1
 80098ac:	609a      	str	r2, [r3, #8]
 80098ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098b2:	6a3b      	ldr	r3, [r7, #32]
 80098b4:	f383 8810 	msr	PRIMASK, r3
}
 80098b8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	228c      	movs	r2, #140	@ 0x8c
 80098be:	2120      	movs	r1, #32
 80098c0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2284      	movs	r2, #132	@ 0x84
 80098c6:	2100      	movs	r1, #0
 80098c8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098ca:	2303      	movs	r3, #3
 80098cc:	e012      	b.n	80098f4 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2288      	movs	r2, #136	@ 0x88
 80098d2:	2120      	movs	r1, #32
 80098d4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	228c      	movs	r2, #140	@ 0x8c
 80098da:	2120      	movs	r1, #32
 80098dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2200      	movs	r2, #0
 80098e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2200      	movs	r2, #0
 80098e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2284      	movs	r2, #132	@ 0x84
 80098ee:	2100      	movs	r1, #0
 80098f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80098f2:	2300      	movs	r3, #0
}
 80098f4:	0018      	movs	r0, r3
 80098f6:	46bd      	mov	sp, r7
 80098f8:	b010      	add	sp, #64	@ 0x40
 80098fa:	bd80      	pop	{r7, pc}
 80098fc:	01ffffff 	.word	0x01ffffff
 8009900:	fffffedf 	.word	0xfffffedf

08009904 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	603b      	str	r3, [r7, #0]
 8009910:	1dfb      	adds	r3, r7, #7
 8009912:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009914:	e051      	b.n	80099ba <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	3301      	adds	r3, #1
 800991a:	d04e      	beq.n	80099ba <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800991c:	f7fb f812 	bl	8004944 <HAL_GetTick>
 8009920:	0002      	movs	r2, r0
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	1ad3      	subs	r3, r2, r3
 8009926:	69ba      	ldr	r2, [r7, #24]
 8009928:	429a      	cmp	r2, r3
 800992a:	d302      	bcc.n	8009932 <UART_WaitOnFlagUntilTimeout+0x2e>
 800992c:	69bb      	ldr	r3, [r7, #24]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d101      	bne.n	8009936 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009932:	2303      	movs	r3, #3
 8009934:	e051      	b.n	80099da <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	2204      	movs	r2, #4
 800993e:	4013      	ands	r3, r2
 8009940:	d03b      	beq.n	80099ba <UART_WaitOnFlagUntilTimeout+0xb6>
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	2b80      	cmp	r3, #128	@ 0x80
 8009946:	d038      	beq.n	80099ba <UART_WaitOnFlagUntilTimeout+0xb6>
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	2b40      	cmp	r3, #64	@ 0x40
 800994c:	d035      	beq.n	80099ba <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	69db      	ldr	r3, [r3, #28]
 8009954:	2208      	movs	r2, #8
 8009956:	4013      	ands	r3, r2
 8009958:	2b08      	cmp	r3, #8
 800995a:	d111      	bne.n	8009980 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2208      	movs	r2, #8
 8009962:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	0018      	movs	r0, r3
 8009968:	f000 f960 	bl	8009c2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2290      	movs	r2, #144	@ 0x90
 8009970:	2108      	movs	r1, #8
 8009972:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2284      	movs	r2, #132	@ 0x84
 8009978:	2100      	movs	r1, #0
 800997a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800997c:	2301      	movs	r3, #1
 800997e:	e02c      	b.n	80099da <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	69da      	ldr	r2, [r3, #28]
 8009986:	2380      	movs	r3, #128	@ 0x80
 8009988:	011b      	lsls	r3, r3, #4
 800998a:	401a      	ands	r2, r3
 800998c:	2380      	movs	r3, #128	@ 0x80
 800998e:	011b      	lsls	r3, r3, #4
 8009990:	429a      	cmp	r2, r3
 8009992:	d112      	bne.n	80099ba <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2280      	movs	r2, #128	@ 0x80
 800999a:	0112      	lsls	r2, r2, #4
 800999c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	0018      	movs	r0, r3
 80099a2:	f000 f943 	bl	8009c2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2290      	movs	r2, #144	@ 0x90
 80099aa:	2120      	movs	r1, #32
 80099ac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2284      	movs	r2, #132	@ 0x84
 80099b2:	2100      	movs	r1, #0
 80099b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80099b6:	2303      	movs	r3, #3
 80099b8:	e00f      	b.n	80099da <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	69db      	ldr	r3, [r3, #28]
 80099c0:	68ba      	ldr	r2, [r7, #8]
 80099c2:	4013      	ands	r3, r2
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	1ad3      	subs	r3, r2, r3
 80099c8:	425a      	negs	r2, r3
 80099ca:	4153      	adcs	r3, r2
 80099cc:	b2db      	uxtb	r3, r3
 80099ce:	001a      	movs	r2, r3
 80099d0:	1dfb      	adds	r3, r7, #7
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d09e      	beq.n	8009916 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099d8:	2300      	movs	r3, #0
}
 80099da:	0018      	movs	r0, r3
 80099dc:	46bd      	mov	sp, r7
 80099de:	b004      	add	sp, #16
 80099e0:	bd80      	pop	{r7, pc}
	...

080099e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b098      	sub	sp, #96	@ 0x60
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	1dbb      	adds	r3, r7, #6
 80099f0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	1dba      	adds	r2, r7, #6
 80099fc:	215c      	movs	r1, #92	@ 0x5c
 80099fe:	8812      	ldrh	r2, [r2, #0]
 8009a00:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	1dba      	adds	r2, r7, #6
 8009a06:	215e      	movs	r1, #94	@ 0x5e
 8009a08:	8812      	ldrh	r2, [r2, #0]
 8009a0a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	689a      	ldr	r2, [r3, #8]
 8009a16:	2380      	movs	r3, #128	@ 0x80
 8009a18:	015b      	lsls	r3, r3, #5
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d10d      	bne.n	8009a3a <UART_Start_Receive_IT+0x56>
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	691b      	ldr	r3, [r3, #16]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d104      	bne.n	8009a30 <UART_Start_Receive_IT+0x4c>
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2260      	movs	r2, #96	@ 0x60
 8009a2a:	497b      	ldr	r1, [pc, #492]	@ (8009c18 <UART_Start_Receive_IT+0x234>)
 8009a2c:	5299      	strh	r1, [r3, r2]
 8009a2e:	e02e      	b.n	8009a8e <UART_Start_Receive_IT+0xaa>
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2260      	movs	r2, #96	@ 0x60
 8009a34:	21ff      	movs	r1, #255	@ 0xff
 8009a36:	5299      	strh	r1, [r3, r2]
 8009a38:	e029      	b.n	8009a8e <UART_Start_Receive_IT+0xaa>
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d10d      	bne.n	8009a5e <UART_Start_Receive_IT+0x7a>
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	691b      	ldr	r3, [r3, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d104      	bne.n	8009a54 <UART_Start_Receive_IT+0x70>
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2260      	movs	r2, #96	@ 0x60
 8009a4e:	21ff      	movs	r1, #255	@ 0xff
 8009a50:	5299      	strh	r1, [r3, r2]
 8009a52:	e01c      	b.n	8009a8e <UART_Start_Receive_IT+0xaa>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2260      	movs	r2, #96	@ 0x60
 8009a58:	217f      	movs	r1, #127	@ 0x7f
 8009a5a:	5299      	strh	r1, [r3, r2]
 8009a5c:	e017      	b.n	8009a8e <UART_Start_Receive_IT+0xaa>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	689a      	ldr	r2, [r3, #8]
 8009a62:	2380      	movs	r3, #128	@ 0x80
 8009a64:	055b      	lsls	r3, r3, #21
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d10d      	bne.n	8009a86 <UART_Start_Receive_IT+0xa2>
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d104      	bne.n	8009a7c <UART_Start_Receive_IT+0x98>
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2260      	movs	r2, #96	@ 0x60
 8009a76:	217f      	movs	r1, #127	@ 0x7f
 8009a78:	5299      	strh	r1, [r3, r2]
 8009a7a:	e008      	b.n	8009a8e <UART_Start_Receive_IT+0xaa>
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2260      	movs	r2, #96	@ 0x60
 8009a80:	213f      	movs	r1, #63	@ 0x3f
 8009a82:	5299      	strh	r1, [r3, r2]
 8009a84:	e003      	b.n	8009a8e <UART_Start_Receive_IT+0xaa>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2260      	movs	r2, #96	@ 0x60
 8009a8a:	2100      	movs	r1, #0
 8009a8c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2290      	movs	r2, #144	@ 0x90
 8009a92:	2100      	movs	r1, #0
 8009a94:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	228c      	movs	r2, #140	@ 0x8c
 8009a9a:	2122      	movs	r1, #34	@ 0x22
 8009a9c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a9e:	f3ef 8310 	mrs	r3, PRIMASK
 8009aa2:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 8009aa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009aac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009aae:	f383 8810 	msr	PRIMASK, r3
}
 8009ab2:	46c0      	nop			@ (mov r8, r8)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	689a      	ldr	r2, [r3, #8]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2101      	movs	r1, #1
 8009ac0:	430a      	orrs	r2, r1
 8009ac2:	609a      	str	r2, [r3, #8]
 8009ac4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ac8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009aca:	f383 8810 	msr	PRIMASK, r3
}
 8009ace:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009ad4:	2380      	movs	r3, #128	@ 0x80
 8009ad6:	059b      	lsls	r3, r3, #22
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d150      	bne.n	8009b7e <UART_Start_Receive_IT+0x19a>
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2268      	movs	r2, #104	@ 0x68
 8009ae0:	5a9b      	ldrh	r3, [r3, r2]
 8009ae2:	1dba      	adds	r2, r7, #6
 8009ae4:	8812      	ldrh	r2, [r2, #0]
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	d349      	bcc.n	8009b7e <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	689a      	ldr	r2, [r3, #8]
 8009aee:	2380      	movs	r3, #128	@ 0x80
 8009af0:	015b      	lsls	r3, r3, #5
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d107      	bne.n	8009b06 <UART_Start_Receive_IT+0x122>
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d103      	bne.n	8009b06 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	4a46      	ldr	r2, [pc, #280]	@ (8009c1c <UART_Start_Receive_IT+0x238>)
 8009b02:	675a      	str	r2, [r3, #116]	@ 0x74
 8009b04:	e002      	b.n	8009b0c <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	4a45      	ldr	r2, [pc, #276]	@ (8009c20 <UART_Start_Receive_IT+0x23c>)
 8009b0a:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	691b      	ldr	r3, [r3, #16]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d019      	beq.n	8009b48 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b14:	f3ef 8310 	mrs	r3, PRIMASK
 8009b18:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 8009b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009b1e:	2301      	movs	r3, #1
 8009b20:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b24:	f383 8810 	msr	PRIMASK, r3
}
 8009b28:	46c0      	nop			@ (mov r8, r8)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2180      	movs	r1, #128	@ 0x80
 8009b36:	0049      	lsls	r1, r1, #1
 8009b38:	430a      	orrs	r2, r1
 8009b3a:	601a      	str	r2, [r3, #0]
 8009b3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b42:	f383 8810 	msr	PRIMASK, r3
}
 8009b46:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b48:	f3ef 8310 	mrs	r3, PRIMASK
 8009b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8009b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b50:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b52:	2301      	movs	r3, #1
 8009b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b58:	f383 8810 	msr	PRIMASK, r3
}
 8009b5c:	46c0      	nop			@ (mov r8, r8)
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	689a      	ldr	r2, [r3, #8]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2180      	movs	r1, #128	@ 0x80
 8009b6a:	0549      	lsls	r1, r1, #21
 8009b6c:	430a      	orrs	r2, r1
 8009b6e:	609a      	str	r2, [r3, #8]
 8009b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b72:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b76:	f383 8810 	msr	PRIMASK, r3
}
 8009b7a:	46c0      	nop			@ (mov r8, r8)
 8009b7c:	e047      	b.n	8009c0e <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	689a      	ldr	r2, [r3, #8]
 8009b82:	2380      	movs	r3, #128	@ 0x80
 8009b84:	015b      	lsls	r3, r3, #5
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d107      	bne.n	8009b9a <UART_Start_Receive_IT+0x1b6>
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	691b      	ldr	r3, [r3, #16]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d103      	bne.n	8009b9a <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	4a23      	ldr	r2, [pc, #140]	@ (8009c24 <UART_Start_Receive_IT+0x240>)
 8009b96:	675a      	str	r2, [r3, #116]	@ 0x74
 8009b98:	e002      	b.n	8009ba0 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	4a22      	ldr	r2, [pc, #136]	@ (8009c28 <UART_Start_Receive_IT+0x244>)
 8009b9e:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	691b      	ldr	r3, [r3, #16]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d019      	beq.n	8009bdc <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8009bac:	61fb      	str	r3, [r7, #28]
  return(result);
 8009bae:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009bb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bb6:	6a3b      	ldr	r3, [r7, #32]
 8009bb8:	f383 8810 	msr	PRIMASK, r3
}
 8009bbc:	46c0      	nop			@ (mov r8, r8)
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	681a      	ldr	r2, [r3, #0]
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2190      	movs	r1, #144	@ 0x90
 8009bca:	0049      	lsls	r1, r1, #1
 8009bcc:	430a      	orrs	r2, r1
 8009bce:	601a      	str	r2, [r3, #0]
 8009bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd6:	f383 8810 	msr	PRIMASK, r3
}
 8009bda:	e018      	b.n	8009c0e <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009bdc:	f3ef 8310 	mrs	r3, PRIMASK
 8009be0:	613b      	str	r3, [r7, #16]
  return(result);
 8009be2:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009be4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009be6:	2301      	movs	r3, #1
 8009be8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	f383 8810 	msr	PRIMASK, r3
}
 8009bf0:	46c0      	nop			@ (mov r8, r8)
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	2120      	movs	r1, #32
 8009bfe:	430a      	orrs	r2, r1
 8009c00:	601a      	str	r2, [r3, #0]
 8009c02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c04:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c06:	69bb      	ldr	r3, [r7, #24]
 8009c08:	f383 8810 	msr	PRIMASK, r3
}
 8009c0c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 8009c0e:	2300      	movs	r3, #0
}
 8009c10:	0018      	movs	r0, r3
 8009c12:	46bd      	mov	sp, r7
 8009c14:	b018      	add	sp, #96	@ 0x60
 8009c16:	bd80      	pop	{r7, pc}
 8009c18:	000001ff 	.word	0x000001ff
 8009c1c:	0800a421 	.word	0x0800a421
 8009c20:	0800a0f1 	.word	0x0800a0f1
 8009c24:	08009f39 	.word	0x08009f39
 8009c28:	08009d81 	.word	0x08009d81

08009c2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b08e      	sub	sp, #56	@ 0x38
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c34:	f3ef 8310 	mrs	r3, PRIMASK
 8009c38:	617b      	str	r3, [r7, #20]
  return(result);
 8009c3a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c3e:	2301      	movs	r3, #1
 8009c40:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	f383 8810 	msr	PRIMASK, r3
}
 8009c48:	46c0      	nop			@ (mov r8, r8)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	4926      	ldr	r1, [pc, #152]	@ (8009cf0 <UART_EndRxTransfer+0xc4>)
 8009c56:	400a      	ands	r2, r1
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c5e:	69fb      	ldr	r3, [r7, #28]
 8009c60:	f383 8810 	msr	PRIMASK, r3
}
 8009c64:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c66:	f3ef 8310 	mrs	r3, PRIMASK
 8009c6a:	623b      	str	r3, [r7, #32]
  return(result);
 8009c6c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c70:	2301      	movs	r3, #1
 8009c72:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c76:	f383 8810 	msr	PRIMASK, r3
}
 8009c7a:	46c0      	nop			@ (mov r8, r8)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	689a      	ldr	r2, [r3, #8]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	491b      	ldr	r1, [pc, #108]	@ (8009cf4 <UART_EndRxTransfer+0xc8>)
 8009c88:	400a      	ands	r2, r1
 8009c8a:	609a      	str	r2, [r3, #8]
 8009c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c92:	f383 8810 	msr	PRIMASK, r3
}
 8009c96:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d118      	bne.n	8009cd2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8009ca4:	60bb      	str	r3, [r7, #8]
  return(result);
 8009ca6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009caa:	2301      	movs	r3, #1
 8009cac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f383 8810 	msr	PRIMASK, r3
}
 8009cb4:	46c0      	nop			@ (mov r8, r8)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2110      	movs	r1, #16
 8009cc2:	438a      	bics	r2, r1
 8009cc4:	601a      	str	r2, [r3, #0]
 8009cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	f383 8810 	msr	PRIMASK, r3
}
 8009cd0:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	228c      	movs	r2, #140	@ 0x8c
 8009cd6:	2120      	movs	r1, #32
 8009cd8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009ce6:	46c0      	nop			@ (mov r8, r8)
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	b00e      	add	sp, #56	@ 0x38
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	46c0      	nop			@ (mov r8, r8)
 8009cf0:	fffffedf 	.word	0xfffffedf
 8009cf4:	effffffe 	.word	0xeffffffe

08009cf8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	225e      	movs	r2, #94	@ 0x5e
 8009d0a:	2100      	movs	r1, #0
 8009d0c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2256      	movs	r2, #86	@ 0x56
 8009d12:	2100      	movs	r1, #0
 8009d14:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	0018      	movs	r0, r3
 8009d1a:	f7ff fb23 	bl	8009364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d1e:	46c0      	nop			@ (mov r8, r8)
 8009d20:	46bd      	mov	sp, r7
 8009d22:	b004      	add	sp, #16
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d26:	b580      	push	{r7, lr}
 8009d28:	b086      	sub	sp, #24
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d2e:	f3ef 8310 	mrs	r3, PRIMASK
 8009d32:	60bb      	str	r3, [r7, #8]
  return(result);
 8009d34:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d36:	617b      	str	r3, [r7, #20]
 8009d38:	2301      	movs	r3, #1
 8009d3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f383 8810 	msr	PRIMASK, r3
}
 8009d42:	46c0      	nop			@ (mov r8, r8)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	681a      	ldr	r2, [r3, #0]
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2140      	movs	r1, #64	@ 0x40
 8009d50:	438a      	bics	r2, r1
 8009d52:	601a      	str	r2, [r3, #0]
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	f383 8810 	msr	PRIMASK, r3
}
 8009d5e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2288      	movs	r2, #136	@ 0x88
 8009d64:	2120      	movs	r1, #32
 8009d66:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	0018      	movs	r0, r3
 8009d72:	f7ff fae7 	bl	8009344 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d76:	46c0      	nop			@ (mov r8, r8)
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	b006      	add	sp, #24
 8009d7c:	bd80      	pop	{r7, pc}
	...

08009d80 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b094      	sub	sp, #80	@ 0x50
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009d88:	204e      	movs	r0, #78	@ 0x4e
 8009d8a:	183b      	adds	r3, r7, r0
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	2160      	movs	r1, #96	@ 0x60
 8009d90:	5a52      	ldrh	r2, [r2, r1]
 8009d92:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	228c      	movs	r2, #140	@ 0x8c
 8009d98:	589b      	ldr	r3, [r3, r2]
 8009d9a:	2b22      	cmp	r3, #34	@ 0x22
 8009d9c:	d000      	beq.n	8009da0 <UART_RxISR_8BIT+0x20>
 8009d9e:	e0ba      	b.n	8009f16 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009da6:	214c      	movs	r1, #76	@ 0x4c
 8009da8:	187b      	adds	r3, r7, r1
 8009daa:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009dac:	187b      	adds	r3, r7, r1
 8009dae:	881b      	ldrh	r3, [r3, #0]
 8009db0:	b2da      	uxtb	r2, r3
 8009db2:	183b      	adds	r3, r7, r0
 8009db4:	881b      	ldrh	r3, [r3, #0]
 8009db6:	b2d9      	uxtb	r1, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dbc:	400a      	ands	r2, r1
 8009dbe:	b2d2      	uxtb	r2, r2
 8009dc0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc6:	1c5a      	adds	r2, r3, #1
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	225e      	movs	r2, #94	@ 0x5e
 8009dd0:	5a9b      	ldrh	r3, [r3, r2]
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	b299      	uxth	r1, r3
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	225e      	movs	r2, #94	@ 0x5e
 8009ddc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	225e      	movs	r2, #94	@ 0x5e
 8009de2:	5a9b      	ldrh	r3, [r3, r2]
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d000      	beq.n	8009dec <UART_RxISR_8BIT+0x6c>
 8009dea:	e09c      	b.n	8009f26 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009dec:	f3ef 8310 	mrs	r3, PRIMASK
 8009df0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009df4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009df6:	2301      	movs	r3, #1
 8009df8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfc:	f383 8810 	msr	PRIMASK, r3
}
 8009e00:	46c0      	nop			@ (mov r8, r8)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	681a      	ldr	r2, [r3, #0]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4948      	ldr	r1, [pc, #288]	@ (8009f30 <UART_RxISR_8BIT+0x1b0>)
 8009e0e:	400a      	ands	r2, r1
 8009e10:	601a      	str	r2, [r3, #0]
 8009e12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e18:	f383 8810 	msr	PRIMASK, r3
}
 8009e1c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e1e:	f3ef 8310 	mrs	r3, PRIMASK
 8009e22:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e26:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e28:	2301      	movs	r3, #1
 8009e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e2e:	f383 8810 	msr	PRIMASK, r3
}
 8009e32:	46c0      	nop			@ (mov r8, r8)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	689a      	ldr	r2, [r3, #8]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	2101      	movs	r1, #1
 8009e40:	438a      	bics	r2, r1
 8009e42:	609a      	str	r2, [r3, #8]
 8009e44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e46:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e4a:	f383 8810 	msr	PRIMASK, r3
}
 8009e4e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	228c      	movs	r2, #140	@ 0x8c
 8009e54:	2120      	movs	r1, #32
 8009e56:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	685a      	ldr	r2, [r3, #4]
 8009e6a:	2380      	movs	r3, #128	@ 0x80
 8009e6c:	041b      	lsls	r3, r3, #16
 8009e6e:	4013      	ands	r3, r2
 8009e70:	d018      	beq.n	8009ea4 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e72:	f3ef 8310 	mrs	r3, PRIMASK
 8009e76:	61bb      	str	r3, [r7, #24]
  return(result);
 8009e78:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e80:	69fb      	ldr	r3, [r7, #28]
 8009e82:	f383 8810 	msr	PRIMASK, r3
}
 8009e86:	46c0      	nop			@ (mov r8, r8)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	4928      	ldr	r1, [pc, #160]	@ (8009f34 <UART_RxISR_8BIT+0x1b4>)
 8009e94:	400a      	ands	r2, r1
 8009e96:	601a      	str	r2, [r3, #0]
 8009e98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009e9a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e9c:	6a3b      	ldr	r3, [r7, #32]
 8009e9e:	f383 8810 	msr	PRIMASK, r3
}
 8009ea2:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d12f      	bne.n	8009f0c <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8009eb6:	60fb      	str	r3, [r7, #12]
  return(result);
 8009eb8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	f383 8810 	msr	PRIMASK, r3
}
 8009ec6:	46c0      	nop			@ (mov r8, r8)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681a      	ldr	r2, [r3, #0]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2110      	movs	r1, #16
 8009ed4:	438a      	bics	r2, r1
 8009ed6:	601a      	str	r2, [r3, #0]
 8009ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009eda:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	f383 8810 	msr	PRIMASK, r3
}
 8009ee2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	69db      	ldr	r3, [r3, #28]
 8009eea:	2210      	movs	r2, #16
 8009eec:	4013      	ands	r3, r2
 8009eee:	2b10      	cmp	r3, #16
 8009ef0:	d103      	bne.n	8009efa <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	2210      	movs	r2, #16
 8009ef8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	225c      	movs	r2, #92	@ 0x5c
 8009efe:	5a9a      	ldrh	r2, [r3, r2]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	0011      	movs	r1, r2
 8009f04:	0018      	movs	r0, r3
 8009f06:	f7f9 fcd3 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f0a:	e00c      	b.n	8009f26 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	0018      	movs	r0, r3
 8009f10:	f7ff fa20 	bl	8009354 <HAL_UART_RxCpltCallback>
}
 8009f14:	e007      	b.n	8009f26 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	699a      	ldr	r2, [r3, #24]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2108      	movs	r1, #8
 8009f22:	430a      	orrs	r2, r1
 8009f24:	619a      	str	r2, [r3, #24]
}
 8009f26:	46c0      	nop			@ (mov r8, r8)
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	b014      	add	sp, #80	@ 0x50
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	46c0      	nop			@ (mov r8, r8)
 8009f30:	fffffedf 	.word	0xfffffedf
 8009f34:	fbffffff 	.word	0xfbffffff

08009f38 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b094      	sub	sp, #80	@ 0x50
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009f40:	204e      	movs	r0, #78	@ 0x4e
 8009f42:	183b      	adds	r3, r7, r0
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	2160      	movs	r1, #96	@ 0x60
 8009f48:	5a52      	ldrh	r2, [r2, r1]
 8009f4a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	228c      	movs	r2, #140	@ 0x8c
 8009f50:	589b      	ldr	r3, [r3, r2]
 8009f52:	2b22      	cmp	r3, #34	@ 0x22
 8009f54:	d000      	beq.n	8009f58 <UART_RxISR_16BIT+0x20>
 8009f56:	e0ba      	b.n	800a0ce <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009f5e:	214c      	movs	r1, #76	@ 0x4c
 8009f60:	187b      	adds	r3, r7, r1
 8009f62:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f68:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8009f6a:	187b      	adds	r3, r7, r1
 8009f6c:	183a      	adds	r2, r7, r0
 8009f6e:	881b      	ldrh	r3, [r3, #0]
 8009f70:	8812      	ldrh	r2, [r2, #0]
 8009f72:	4013      	ands	r3, r2
 8009f74:	b29a      	uxth	r2, r3
 8009f76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f7e:	1c9a      	adds	r2, r3, #2
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	225e      	movs	r2, #94	@ 0x5e
 8009f88:	5a9b      	ldrh	r3, [r3, r2]
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	3b01      	subs	r3, #1
 8009f8e:	b299      	uxth	r1, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	225e      	movs	r2, #94	@ 0x5e
 8009f94:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	225e      	movs	r2, #94	@ 0x5e
 8009f9a:	5a9b      	ldrh	r3, [r3, r2]
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d000      	beq.n	8009fa4 <UART_RxISR_16BIT+0x6c>
 8009fa2:	e09c      	b.n	800a0de <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fa4:	f3ef 8310 	mrs	r3, PRIMASK
 8009fa8:	623b      	str	r3, [r7, #32]
  return(result);
 8009faa:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fac:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fae:	2301      	movs	r3, #1
 8009fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb4:	f383 8810 	msr	PRIMASK, r3
}
 8009fb8:	46c0      	nop			@ (mov r8, r8)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	681a      	ldr	r2, [r3, #0]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4948      	ldr	r1, [pc, #288]	@ (800a0e8 <UART_RxISR_16BIT+0x1b0>)
 8009fc6:	400a      	ands	r2, r1
 8009fc8:	601a      	str	r2, [r3, #0]
 8009fca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fd0:	f383 8810 	msr	PRIMASK, r3
}
 8009fd4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8009fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8009fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fde:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe6:	f383 8810 	msr	PRIMASK, r3
}
 8009fea:	46c0      	nop			@ (mov r8, r8)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	689a      	ldr	r2, [r3, #8]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2101      	movs	r1, #1
 8009ff8:	438a      	bics	r2, r1
 8009ffa:	609a      	str	r2, [r3, #8]
 8009ffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ffe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a002:	f383 8810 	msr	PRIMASK, r3
}
 800a006:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	228c      	movs	r2, #140	@ 0x8c
 800a00c:	2120      	movs	r1, #32
 800a00e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2200      	movs	r2, #0
 800a01a:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	2380      	movs	r3, #128	@ 0x80
 800a024:	041b      	lsls	r3, r3, #16
 800a026:	4013      	ands	r3, r2
 800a028:	d018      	beq.n	800a05c <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a02a:	f3ef 8310 	mrs	r3, PRIMASK
 800a02e:	617b      	str	r3, [r7, #20]
  return(result);
 800a030:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a032:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a034:	2301      	movs	r3, #1
 800a036:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a038:	69bb      	ldr	r3, [r7, #24]
 800a03a:	f383 8810 	msr	PRIMASK, r3
}
 800a03e:	46c0      	nop			@ (mov r8, r8)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4928      	ldr	r1, [pc, #160]	@ (800a0ec <UART_RxISR_16BIT+0x1b4>)
 800a04c:	400a      	ands	r2, r1
 800a04e:	601a      	str	r2, [r3, #0]
 800a050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a052:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	f383 8810 	msr	PRIMASK, r3
}
 800a05a:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a060:	2b01      	cmp	r3, #1
 800a062:	d12f      	bne.n	800a0c4 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2200      	movs	r2, #0
 800a068:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a06a:	f3ef 8310 	mrs	r3, PRIMASK
 800a06e:	60bb      	str	r3, [r7, #8]
  return(result);
 800a070:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a072:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a074:	2301      	movs	r3, #1
 800a076:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f383 8810 	msr	PRIMASK, r3
}
 800a07e:	46c0      	nop			@ (mov r8, r8)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	2110      	movs	r1, #16
 800a08c:	438a      	bics	r2, r1
 800a08e:	601a      	str	r2, [r3, #0]
 800a090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a092:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	f383 8810 	msr	PRIMASK, r3
}
 800a09a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	69db      	ldr	r3, [r3, #28]
 800a0a2:	2210      	movs	r2, #16
 800a0a4:	4013      	ands	r3, r2
 800a0a6:	2b10      	cmp	r3, #16
 800a0a8:	d103      	bne.n	800a0b2 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2210      	movs	r2, #16
 800a0b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	225c      	movs	r2, #92	@ 0x5c
 800a0b6:	5a9a      	ldrh	r2, [r3, r2]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	0011      	movs	r1, r2
 800a0bc:	0018      	movs	r0, r3
 800a0be:	f7f9 fbf7 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a0c2:	e00c      	b.n	800a0de <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	0018      	movs	r0, r3
 800a0c8:	f7ff f944 	bl	8009354 <HAL_UART_RxCpltCallback>
}
 800a0cc:	e007      	b.n	800a0de <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	699a      	ldr	r2, [r3, #24]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2108      	movs	r1, #8
 800a0da:	430a      	orrs	r2, r1
 800a0dc:	619a      	str	r2, [r3, #24]
}
 800a0de:	46c0      	nop			@ (mov r8, r8)
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	b014      	add	sp, #80	@ 0x50
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	46c0      	nop			@ (mov r8, r8)
 800a0e8:	fffffedf 	.word	0xfffffedf
 800a0ec:	fbffffff 	.word	0xfbffffff

0800a0f0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b0a0      	sub	sp, #128	@ 0x80
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a0f8:	237a      	movs	r3, #122	@ 0x7a
 800a0fa:	18fb      	adds	r3, r7, r3
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	2160      	movs	r1, #96	@ 0x60
 800a100:	5a52      	ldrh	r2, [r2, r1]
 800a102:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	689b      	ldr	r3, [r3, #8]
 800a11a:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	228c      	movs	r2, #140	@ 0x8c
 800a120:	589b      	ldr	r3, [r3, r2]
 800a122:	2b22      	cmp	r3, #34	@ 0x22
 800a124:	d000      	beq.n	800a128 <UART_RxISR_8BIT_FIFOEN+0x38>
 800a126:	e165      	b.n	800a3f4 <UART_RxISR_8BIT_FIFOEN+0x304>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a128:	236e      	movs	r3, #110	@ 0x6e
 800a12a:	18fb      	adds	r3, r7, r3
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	2168      	movs	r1, #104	@ 0x68
 800a130:	5a52      	ldrh	r2, [r2, r1]
 800a132:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a134:	e10c      	b.n	800a350 <UART_RxISR_8BIT_FIFOEN+0x260>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a13c:	216c      	movs	r1, #108	@ 0x6c
 800a13e:	187b      	adds	r3, r7, r1
 800a140:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a142:	187b      	adds	r3, r7, r1
 800a144:	881b      	ldrh	r3, [r3, #0]
 800a146:	b2da      	uxtb	r2, r3
 800a148:	237a      	movs	r3, #122	@ 0x7a
 800a14a:	18fb      	adds	r3, r7, r3
 800a14c:	881b      	ldrh	r3, [r3, #0]
 800a14e:	b2d9      	uxtb	r1, r3
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a154:	400a      	ands	r2, r1
 800a156:	b2d2      	uxtb	r2, r2
 800a158:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a15e:	1c5a      	adds	r2, r3, #1
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	225e      	movs	r2, #94	@ 0x5e
 800a168:	5a9b      	ldrh	r3, [r3, r2]
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	3b01      	subs	r3, #1
 800a16e:	b299      	uxth	r1, r3
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	225e      	movs	r2, #94	@ 0x5e
 800a174:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	69db      	ldr	r3, [r3, #28]
 800a17c:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a17e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a180:	2207      	movs	r2, #7
 800a182:	4013      	ands	r3, r2
 800a184:	d049      	beq.n	800a21a <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a186:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a188:	2201      	movs	r2, #1
 800a18a:	4013      	ands	r3, r2
 800a18c:	d010      	beq.n	800a1b0 <UART_RxISR_8BIT_FIFOEN+0xc0>
 800a18e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a190:	2380      	movs	r3, #128	@ 0x80
 800a192:	005b      	lsls	r3, r3, #1
 800a194:	4013      	ands	r3, r2
 800a196:	d00b      	beq.n	800a1b0 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2201      	movs	r2, #1
 800a19e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2290      	movs	r2, #144	@ 0x90
 800a1a4:	589b      	ldr	r3, [r3, r2]
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	431a      	orrs	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2190      	movs	r1, #144	@ 0x90
 800a1ae:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	d00f      	beq.n	800a1d8 <UART_RxISR_8BIT_FIFOEN+0xe8>
 800a1b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	4013      	ands	r3, r2
 800a1be:	d00b      	beq.n	800a1d8 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2290      	movs	r2, #144	@ 0x90
 800a1cc:	589b      	ldr	r3, [r3, r2]
 800a1ce:	2204      	movs	r2, #4
 800a1d0:	431a      	orrs	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2190      	movs	r1, #144	@ 0x90
 800a1d6:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1da:	2204      	movs	r2, #4
 800a1dc:	4013      	ands	r3, r2
 800a1de:	d00f      	beq.n	800a200 <UART_RxISR_8BIT_FIFOEN+0x110>
 800a1e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	4013      	ands	r3, r2
 800a1e6:	d00b      	beq.n	800a200 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	2204      	movs	r2, #4
 800a1ee:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2290      	movs	r2, #144	@ 0x90
 800a1f4:	589b      	ldr	r3, [r3, r2]
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	431a      	orrs	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2190      	movs	r1, #144	@ 0x90
 800a1fe:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2290      	movs	r2, #144	@ 0x90
 800a204:	589b      	ldr	r3, [r3, r2]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d007      	beq.n	800a21a <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	0018      	movs	r0, r3
 800a20e:	f7ff f8a9 	bl	8009364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2290      	movs	r2, #144	@ 0x90
 800a216:	2100      	movs	r1, #0
 800a218:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	225e      	movs	r2, #94	@ 0x5e
 800a21e:	5a9b      	ldrh	r3, [r3, r2]
 800a220:	b29b      	uxth	r3, r3
 800a222:	2b00      	cmp	r3, #0
 800a224:	d000      	beq.n	800a228 <UART_RxISR_8BIT_FIFOEN+0x138>
 800a226:	e093      	b.n	800a350 <UART_RxISR_8BIT_FIFOEN+0x260>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a228:	f3ef 8310 	mrs	r3, PRIMASK
 800a22c:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 800a22e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a230:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a232:	2301      	movs	r3, #1
 800a234:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a238:	f383 8810 	msr	PRIMASK, r3
}
 800a23c:	46c0      	nop			@ (mov r8, r8)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	4970      	ldr	r1, [pc, #448]	@ (800a40c <UART_RxISR_8BIT_FIFOEN+0x31c>)
 800a24a:	400a      	ands	r2, r1
 800a24c:	601a      	str	r2, [r3, #0]
 800a24e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a250:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a254:	f383 8810 	msr	PRIMASK, r3
}
 800a258:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a25a:	f3ef 8310 	mrs	r3, PRIMASK
 800a25e:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 800a260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a262:	667b      	str	r3, [r7, #100]	@ 0x64
 800a264:	2301      	movs	r3, #1
 800a266:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a26a:	f383 8810 	msr	PRIMASK, r3
}
 800a26e:	46c0      	nop			@ (mov r8, r8)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	689a      	ldr	r2, [r3, #8]
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4965      	ldr	r1, [pc, #404]	@ (800a410 <UART_RxISR_8BIT_FIFOEN+0x320>)
 800a27c:	400a      	ands	r2, r1
 800a27e:	609a      	str	r2, [r3, #8]
 800a280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a282:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a286:	f383 8810 	msr	PRIMASK, r3
}
 800a28a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	228c      	movs	r2, #140	@ 0x8c
 800a290:	2120      	movs	r1, #32
 800a292:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	685a      	ldr	r2, [r3, #4]
 800a2a6:	2380      	movs	r3, #128	@ 0x80
 800a2a8:	041b      	lsls	r3, r3, #16
 800a2aa:	4013      	ands	r3, r2
 800a2ac:	d018      	beq.n	800a2e0 <UART_RxISR_8BIT_FIFOEN+0x1f0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2ae:	f3ef 8310 	mrs	r3, PRIMASK
 800a2b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800a2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a2b6:	663b      	str	r3, [r7, #96]	@ 0x60
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2be:	f383 8810 	msr	PRIMASK, r3
}
 800a2c2:	46c0      	nop			@ (mov r8, r8)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	681a      	ldr	r2, [r3, #0]
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4951      	ldr	r1, [pc, #324]	@ (800a414 <UART_RxISR_8BIT_FIFOEN+0x324>)
 800a2d0:	400a      	ands	r2, r1
 800a2d2:	601a      	str	r2, [r3, #0]
 800a2d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a2d6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2da:	f383 8810 	msr	PRIMASK, r3
}
 800a2de:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d12f      	bne.n	800a348 <UART_RxISR_8BIT_FIFOEN+0x258>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a2ee:	f3ef 8310 	mrs	r3, PRIMASK
 800a2f2:	623b      	str	r3, [r7, #32]
  return(result);
 800a2f4:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fe:	f383 8810 	msr	PRIMASK, r3
}
 800a302:	46c0      	nop			@ (mov r8, r8)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	2110      	movs	r1, #16
 800a310:	438a      	bics	r2, r1
 800a312:	601a      	str	r2, [r3, #0]
 800a314:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a316:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a31a:	f383 8810 	msr	PRIMASK, r3
}
 800a31e:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	69db      	ldr	r3, [r3, #28]
 800a326:	2210      	movs	r2, #16
 800a328:	4013      	ands	r3, r2
 800a32a:	2b10      	cmp	r3, #16
 800a32c:	d103      	bne.n	800a336 <UART_RxISR_8BIT_FIFOEN+0x246>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2210      	movs	r2, #16
 800a334:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	225c      	movs	r2, #92	@ 0x5c
 800a33a:	5a9a      	ldrh	r2, [r3, r2]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	0011      	movs	r1, r2
 800a340:	0018      	movs	r0, r3
 800a342:	f7f9 fab5 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
 800a346:	e003      	b.n	800a350 <UART_RxISR_8BIT_FIFOEN+0x260>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	0018      	movs	r0, r3
 800a34c:	f7ff f802 	bl	8009354 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a350:	236e      	movs	r3, #110	@ 0x6e
 800a352:	18fb      	adds	r3, r7, r3
 800a354:	881b      	ldrh	r3, [r3, #0]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d004      	beq.n	800a364 <UART_RxISR_8BIT_FIFOEN+0x274>
 800a35a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a35c:	2220      	movs	r2, #32
 800a35e:	4013      	ands	r3, r2
 800a360:	d000      	beq.n	800a364 <UART_RxISR_8BIT_FIFOEN+0x274>
 800a362:	e6e8      	b.n	800a136 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a364:	205a      	movs	r0, #90	@ 0x5a
 800a366:	183b      	adds	r3, r7, r0
 800a368:	687a      	ldr	r2, [r7, #4]
 800a36a:	215e      	movs	r1, #94	@ 0x5e
 800a36c:	5a52      	ldrh	r2, [r2, r1]
 800a36e:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a370:	0001      	movs	r1, r0
 800a372:	187b      	adds	r3, r7, r1
 800a374:	881b      	ldrh	r3, [r3, #0]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d044      	beq.n	800a404 <UART_RxISR_8BIT_FIFOEN+0x314>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2268      	movs	r2, #104	@ 0x68
 800a37e:	5a9b      	ldrh	r3, [r3, r2]
 800a380:	187a      	adds	r2, r7, r1
 800a382:	8812      	ldrh	r2, [r2, #0]
 800a384:	429a      	cmp	r2, r3
 800a386:	d23d      	bcs.n	800a404 <UART_RxISR_8BIT_FIFOEN+0x314>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a388:	f3ef 8310 	mrs	r3, PRIMASK
 800a38c:	60bb      	str	r3, [r7, #8]
  return(result);
 800a38e:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a390:	657b      	str	r3, [r7, #84]	@ 0x54
 800a392:	2301      	movs	r3, #1
 800a394:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	f383 8810 	msr	PRIMASK, r3
}
 800a39c:	46c0      	nop			@ (mov r8, r8)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	689a      	ldr	r2, [r3, #8]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	491b      	ldr	r1, [pc, #108]	@ (800a418 <UART_RxISR_8BIT_FIFOEN+0x328>)
 800a3aa:	400a      	ands	r2, r1
 800a3ac:	609a      	str	r2, [r3, #8]
 800a3ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	f383 8810 	msr	PRIMASK, r3
}
 800a3b8:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	4a17      	ldr	r2, [pc, #92]	@ (800a41c <UART_RxISR_8BIT_FIFOEN+0x32c>)
 800a3be:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a3c0:	f3ef 8310 	mrs	r3, PRIMASK
 800a3c4:	617b      	str	r3, [r7, #20]
  return(result);
 800a3c6:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a3c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3ce:	69bb      	ldr	r3, [r7, #24]
 800a3d0:	f383 8810 	msr	PRIMASK, r3
}
 800a3d4:	46c0      	nop			@ (mov r8, r8)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2120      	movs	r1, #32
 800a3e2:	430a      	orrs	r2, r1
 800a3e4:	601a      	str	r2, [r3, #0]
 800a3e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	f383 8810 	msr	PRIMASK, r3
}
 800a3f0:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a3f2:	e007      	b.n	800a404 <UART_RxISR_8BIT_FIFOEN+0x314>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	699a      	ldr	r2, [r3, #24]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2108      	movs	r1, #8
 800a400:	430a      	orrs	r2, r1
 800a402:	619a      	str	r2, [r3, #24]
}
 800a404:	46c0      	nop			@ (mov r8, r8)
 800a406:	46bd      	mov	sp, r7
 800a408:	b020      	add	sp, #128	@ 0x80
 800a40a:	bd80      	pop	{r7, pc}
 800a40c:	fffffeff 	.word	0xfffffeff
 800a410:	effffffe 	.word	0xeffffffe
 800a414:	fbffffff 	.word	0xfbffffff
 800a418:	efffffff 	.word	0xefffffff
 800a41c:	08009d81 	.word	0x08009d81

0800a420 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b0a2      	sub	sp, #136	@ 0x88
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a428:	2382      	movs	r3, #130	@ 0x82
 800a42a:	18fb      	adds	r3, r7, r3
 800a42c:	687a      	ldr	r2, [r7, #4]
 800a42e:	2160      	movs	r1, #96	@ 0x60
 800a430:	5a52      	ldrh	r2, [r2, r1]
 800a432:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	69db      	ldr	r3, [r3, #28]
 800a43a:	2284      	movs	r2, #132	@ 0x84
 800a43c:	18ba      	adds	r2, r7, r2
 800a43e:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	228c      	movs	r2, #140	@ 0x8c
 800a454:	589b      	ldr	r3, [r3, r2]
 800a456:	2b22      	cmp	r3, #34	@ 0x22
 800a458:	d000      	beq.n	800a45c <UART_RxISR_16BIT_FIFOEN+0x3c>
 800a45a:	e16f      	b.n	800a73c <UART_RxISR_16BIT_FIFOEN+0x31c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a45c:	2376      	movs	r3, #118	@ 0x76
 800a45e:	18fb      	adds	r3, r7, r3
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	2168      	movs	r1, #104	@ 0x68
 800a464:	5a52      	ldrh	r2, [r2, r1]
 800a466:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a468:	e114      	b.n	800a694 <UART_RxISR_16BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a470:	2174      	movs	r1, #116	@ 0x74
 800a472:	187b      	adds	r3, r7, r1
 800a474:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a47a:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 800a47c:	187b      	adds	r3, r7, r1
 800a47e:	2282      	movs	r2, #130	@ 0x82
 800a480:	18ba      	adds	r2, r7, r2
 800a482:	881b      	ldrh	r3, [r3, #0]
 800a484:	8812      	ldrh	r2, [r2, #0]
 800a486:	4013      	ands	r3, r2
 800a488:	b29a      	uxth	r2, r3
 800a48a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a48c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a492:	1c9a      	adds	r2, r3, #2
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	225e      	movs	r2, #94	@ 0x5e
 800a49c:	5a9b      	ldrh	r3, [r3, r2]
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	b299      	uxth	r1, r3
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	225e      	movs	r2, #94	@ 0x5e
 800a4a8:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	69db      	ldr	r3, [r3, #28]
 800a4b0:	2184      	movs	r1, #132	@ 0x84
 800a4b2:	187a      	adds	r2, r7, r1
 800a4b4:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a4b6:	187b      	adds	r3, r7, r1
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	2207      	movs	r2, #7
 800a4bc:	4013      	ands	r3, r2
 800a4be:	d04e      	beq.n	800a55e <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a4c0:	187b      	adds	r3, r7, r1
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	4013      	ands	r3, r2
 800a4c8:	d010      	beq.n	800a4ec <UART_RxISR_16BIT_FIFOEN+0xcc>
 800a4ca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a4cc:	2380      	movs	r3, #128	@ 0x80
 800a4ce:	005b      	lsls	r3, r3, #1
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	d00b      	beq.n	800a4ec <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2201      	movs	r2, #1
 800a4da:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2290      	movs	r2, #144	@ 0x90
 800a4e0:	589b      	ldr	r3, [r3, r2]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	431a      	orrs	r2, r3
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2190      	movs	r1, #144	@ 0x90
 800a4ea:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4ec:	2384      	movs	r3, #132	@ 0x84
 800a4ee:	18fb      	adds	r3, r7, r3
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	2202      	movs	r2, #2
 800a4f4:	4013      	ands	r3, r2
 800a4f6:	d00f      	beq.n	800a518 <UART_RxISR_16BIT_FIFOEN+0xf8>
 800a4f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a4fa:	2201      	movs	r2, #1
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	d00b      	beq.n	800a518 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2202      	movs	r2, #2
 800a506:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2290      	movs	r2, #144	@ 0x90
 800a50c:	589b      	ldr	r3, [r3, r2]
 800a50e:	2204      	movs	r2, #4
 800a510:	431a      	orrs	r2, r3
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2190      	movs	r1, #144	@ 0x90
 800a516:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a518:	2384      	movs	r3, #132	@ 0x84
 800a51a:	18fb      	adds	r3, r7, r3
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2204      	movs	r2, #4
 800a520:	4013      	ands	r3, r2
 800a522:	d00f      	beq.n	800a544 <UART_RxISR_16BIT_FIFOEN+0x124>
 800a524:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a526:	2201      	movs	r2, #1
 800a528:	4013      	ands	r3, r2
 800a52a:	d00b      	beq.n	800a544 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	2204      	movs	r2, #4
 800a532:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2290      	movs	r2, #144	@ 0x90
 800a538:	589b      	ldr	r3, [r3, r2]
 800a53a:	2202      	movs	r2, #2
 800a53c:	431a      	orrs	r2, r3
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2190      	movs	r1, #144	@ 0x90
 800a542:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2290      	movs	r2, #144	@ 0x90
 800a548:	589b      	ldr	r3, [r3, r2]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d007      	beq.n	800a55e <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	0018      	movs	r0, r3
 800a552:	f7fe ff07 	bl	8009364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2290      	movs	r2, #144	@ 0x90
 800a55a:	2100      	movs	r1, #0
 800a55c:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	225e      	movs	r2, #94	@ 0x5e
 800a562:	5a9b      	ldrh	r3, [r3, r2]
 800a564:	b29b      	uxth	r3, r3
 800a566:	2b00      	cmp	r3, #0
 800a568:	d000      	beq.n	800a56c <UART_RxISR_16BIT_FIFOEN+0x14c>
 800a56a:	e093      	b.n	800a694 <UART_RxISR_16BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a56c:	f3ef 8310 	mrs	r3, PRIMASK
 800a570:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800a572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a574:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a576:	2301      	movs	r3, #1
 800a578:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a57a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a57c:	f383 8810 	msr	PRIMASK, r3
}
 800a580:	46c0      	nop			@ (mov r8, r8)
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	4971      	ldr	r1, [pc, #452]	@ (800a754 <UART_RxISR_16BIT_FIFOEN+0x334>)
 800a58e:	400a      	ands	r2, r1
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a594:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a596:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a598:	f383 8810 	msr	PRIMASK, r3
}
 800a59c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a59e:	f3ef 8310 	mrs	r3, PRIMASK
 800a5a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800a5a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a5a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5ae:	f383 8810 	msr	PRIMASK, r3
}
 800a5b2:	46c0      	nop			@ (mov r8, r8)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	689a      	ldr	r2, [r3, #8]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4966      	ldr	r1, [pc, #408]	@ (800a758 <UART_RxISR_16BIT_FIFOEN+0x338>)
 800a5c0:	400a      	ands	r2, r1
 800a5c2:	609a      	str	r2, [r3, #8]
 800a5c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a5c6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5ca:	f383 8810 	msr	PRIMASK, r3
}
 800a5ce:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	228c      	movs	r2, #140	@ 0x8c
 800a5d4:	2120      	movs	r1, #32
 800a5d6:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	685a      	ldr	r2, [r3, #4]
 800a5ea:	2380      	movs	r3, #128	@ 0x80
 800a5ec:	041b      	lsls	r3, r3, #16
 800a5ee:	4013      	ands	r3, r2
 800a5f0:	d018      	beq.n	800a624 <UART_RxISR_16BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5f2:	f3ef 8310 	mrs	r3, PRIMASK
 800a5f6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800a5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a5fa:	667b      	str	r3, [r7, #100]	@ 0x64
 800a5fc:	2301      	movs	r3, #1
 800a5fe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a602:	f383 8810 	msr	PRIMASK, r3
}
 800a606:	46c0      	nop			@ (mov r8, r8)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	681a      	ldr	r2, [r3, #0]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4952      	ldr	r1, [pc, #328]	@ (800a75c <UART_RxISR_16BIT_FIFOEN+0x33c>)
 800a614:	400a      	ands	r2, r1
 800a616:	601a      	str	r2, [r3, #0]
 800a618:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a61a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a61c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a61e:	f383 8810 	msr	PRIMASK, r3
}
 800a622:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d12f      	bne.n	800a68c <UART_RxISR_16BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2200      	movs	r2, #0
 800a630:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a632:	f3ef 8310 	mrs	r3, PRIMASK
 800a636:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800a638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a63a:	663b      	str	r3, [r7, #96]	@ 0x60
 800a63c:	2301      	movs	r3, #1
 800a63e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a642:	f383 8810 	msr	PRIMASK, r3
}
 800a646:	46c0      	nop			@ (mov r8, r8)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	681a      	ldr	r2, [r3, #0]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	2110      	movs	r1, #16
 800a654:	438a      	bics	r2, r1
 800a656:	601a      	str	r2, [r3, #0]
 800a658:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a65a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a65c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a65e:	f383 8810 	msr	PRIMASK, r3
}
 800a662:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	69db      	ldr	r3, [r3, #28]
 800a66a:	2210      	movs	r2, #16
 800a66c:	4013      	ands	r3, r2
 800a66e:	2b10      	cmp	r3, #16
 800a670:	d103      	bne.n	800a67a <UART_RxISR_16BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2210      	movs	r2, #16
 800a678:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	225c      	movs	r2, #92	@ 0x5c
 800a67e:	5a9a      	ldrh	r2, [r3, r2]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	0011      	movs	r1, r2
 800a684:	0018      	movs	r0, r3
 800a686:	f7f9 f913 	bl	80038b0 <HAL_UARTEx_RxEventCallback>
 800a68a:	e003      	b.n	800a694 <UART_RxISR_16BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	0018      	movs	r0, r3
 800a690:	f7fe fe60 	bl	8009354 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a694:	2376      	movs	r3, #118	@ 0x76
 800a696:	18fb      	adds	r3, r7, r3
 800a698:	881b      	ldrh	r3, [r3, #0]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d006      	beq.n	800a6ac <UART_RxISR_16BIT_FIFOEN+0x28c>
 800a69e:	2384      	movs	r3, #132	@ 0x84
 800a6a0:	18fb      	adds	r3, r7, r3
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	2220      	movs	r2, #32
 800a6a6:	4013      	ands	r3, r2
 800a6a8:	d000      	beq.n	800a6ac <UART_RxISR_16BIT_FIFOEN+0x28c>
 800a6aa:	e6de      	b.n	800a46a <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a6ac:	205e      	movs	r0, #94	@ 0x5e
 800a6ae:	183b      	adds	r3, r7, r0
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	215e      	movs	r1, #94	@ 0x5e
 800a6b4:	5a52      	ldrh	r2, [r2, r1]
 800a6b6:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a6b8:	0001      	movs	r1, r0
 800a6ba:	187b      	adds	r3, r7, r1
 800a6bc:	881b      	ldrh	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d044      	beq.n	800a74c <UART_RxISR_16BIT_FIFOEN+0x32c>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2268      	movs	r2, #104	@ 0x68
 800a6c6:	5a9b      	ldrh	r3, [r3, r2]
 800a6c8:	187a      	adds	r2, r7, r1
 800a6ca:	8812      	ldrh	r2, [r2, #0]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d23d      	bcs.n	800a74c <UART_RxISR_16BIT_FIFOEN+0x32c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6d0:	f3ef 8310 	mrs	r3, PRIMASK
 800a6d4:	60fb      	str	r3, [r7, #12]
  return(result);
 800a6d6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a6d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a6da:	2301      	movs	r3, #1
 800a6dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	f383 8810 	msr	PRIMASK, r3
}
 800a6e4:	46c0      	nop			@ (mov r8, r8)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	689a      	ldr	r2, [r3, #8]
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	491b      	ldr	r1, [pc, #108]	@ (800a760 <UART_RxISR_16BIT_FIFOEN+0x340>)
 800a6f2:	400a      	ands	r2, r1
 800a6f4:	609a      	str	r2, [r3, #8]
 800a6f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a6f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f383 8810 	msr	PRIMASK, r3
}
 800a700:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a17      	ldr	r2, [pc, #92]	@ (800a764 <UART_RxISR_16BIT_FIFOEN+0x344>)
 800a706:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a708:	f3ef 8310 	mrs	r3, PRIMASK
 800a70c:	61bb      	str	r3, [r7, #24]
  return(result);
 800a70e:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a710:	657b      	str	r3, [r7, #84]	@ 0x54
 800a712:	2301      	movs	r3, #1
 800a714:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a716:	69fb      	ldr	r3, [r7, #28]
 800a718:	f383 8810 	msr	PRIMASK, r3
}
 800a71c:	46c0      	nop			@ (mov r8, r8)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2120      	movs	r1, #32
 800a72a:	430a      	orrs	r2, r1
 800a72c:	601a      	str	r2, [r3, #0]
 800a72e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a730:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a732:	6a3b      	ldr	r3, [r7, #32]
 800a734:	f383 8810 	msr	PRIMASK, r3
}
 800a738:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a73a:	e007      	b.n	800a74c <UART_RxISR_16BIT_FIFOEN+0x32c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	699a      	ldr	r2, [r3, #24]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2108      	movs	r1, #8
 800a748:	430a      	orrs	r2, r1
 800a74a:	619a      	str	r2, [r3, #24]
}
 800a74c:	46c0      	nop			@ (mov r8, r8)
 800a74e:	46bd      	mov	sp, r7
 800a750:	b022      	add	sp, #136	@ 0x88
 800a752:	bd80      	pop	{r7, pc}
 800a754:	fffffeff 	.word	0xfffffeff
 800a758:	effffffe 	.word	0xeffffffe
 800a75c:	fbffffff 	.word	0xfbffffff
 800a760:	efffffff 	.word	0xefffffff
 800a764:	08009f39 	.word	0x08009f39

0800a768 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a770:	46c0      	nop			@ (mov r8, r8)
 800a772:	46bd      	mov	sp, r7
 800a774:	b002      	add	sp, #8
 800a776:	bd80      	pop	{r7, pc}

0800a778 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a780:	46c0      	nop			@ (mov r8, r8)
 800a782:	46bd      	mov	sp, r7
 800a784:	b002      	add	sp, #8
 800a786:	bd80      	pop	{r7, pc}

0800a788 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b082      	sub	sp, #8
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a790:	46c0      	nop			@ (mov r8, r8)
 800a792:	46bd      	mov	sp, r7
 800a794:	b002      	add	sp, #8
 800a796:	bd80      	pop	{r7, pc}

0800a798 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2284      	movs	r2, #132	@ 0x84
 800a7a4:	5c9b      	ldrb	r3, [r3, r2]
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d101      	bne.n	800a7ae <HAL_UARTEx_DisableFifoMode+0x16>
 800a7aa:	2302      	movs	r3, #2
 800a7ac:	e027      	b.n	800a7fe <HAL_UARTEx_DisableFifoMode+0x66>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2284      	movs	r2, #132	@ 0x84
 800a7b2:	2101      	movs	r1, #1
 800a7b4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2288      	movs	r2, #136	@ 0x88
 800a7ba:	2124      	movs	r1, #36	@ 0x24
 800a7bc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	2101      	movs	r1, #1
 800a7d2:	438a      	bics	r2, r1
 800a7d4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	4a0b      	ldr	r2, [pc, #44]	@ (800a808 <HAL_UARTEx_DisableFifoMode+0x70>)
 800a7da:	4013      	ands	r3, r2
 800a7dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2288      	movs	r2, #136	@ 0x88
 800a7f0:	2120      	movs	r1, #32
 800a7f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2284      	movs	r2, #132	@ 0x84
 800a7f8:	2100      	movs	r1, #0
 800a7fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	0018      	movs	r0, r3
 800a800:	46bd      	mov	sp, r7
 800a802:	b004      	add	sp, #16
 800a804:	bd80      	pop	{r7, pc}
 800a806:	46c0      	nop			@ (mov r8, r8)
 800a808:	dfffffff 	.word	0xdfffffff

0800a80c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b084      	sub	sp, #16
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2284      	movs	r2, #132	@ 0x84
 800a81a:	5c9b      	ldrb	r3, [r3, r2]
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d101      	bne.n	800a824 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a820:	2302      	movs	r3, #2
 800a822:	e02e      	b.n	800a882 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2284      	movs	r2, #132	@ 0x84
 800a828:	2101      	movs	r1, #1
 800a82a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2288      	movs	r2, #136	@ 0x88
 800a830:	2124      	movs	r1, #36	@ 0x24
 800a832:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	2101      	movs	r1, #1
 800a848:	438a      	bics	r2, r1
 800a84a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	00db      	lsls	r3, r3, #3
 800a854:	08d9      	lsrs	r1, r3, #3
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	430a      	orrs	r2, r1
 800a85e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	0018      	movs	r0, r3
 800a864:	f000 f8b8 	bl	800a9d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68fa      	ldr	r2, [r7, #12]
 800a86e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2288      	movs	r2, #136	@ 0x88
 800a874:	2120      	movs	r1, #32
 800a876:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2284      	movs	r2, #132	@ 0x84
 800a87c:	2100      	movs	r1, #0
 800a87e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a880:	2300      	movs	r3, #0
}
 800a882:	0018      	movs	r0, r3
 800a884:	46bd      	mov	sp, r7
 800a886:	b004      	add	sp, #16
 800a888:	bd80      	pop	{r7, pc}
	...

0800a88c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2284      	movs	r2, #132	@ 0x84
 800a89a:	5c9b      	ldrb	r3, [r3, r2]
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d101      	bne.n	800a8a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a8a0:	2302      	movs	r3, #2
 800a8a2:	e02f      	b.n	800a904 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2284      	movs	r2, #132	@ 0x84
 800a8a8:	2101      	movs	r1, #1
 800a8aa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2288      	movs	r2, #136	@ 0x88
 800a8b0:	2124      	movs	r1, #36	@ 0x24
 800a8b2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	681a      	ldr	r2, [r3, #0]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2101      	movs	r1, #1
 800a8c8:	438a      	bics	r2, r1
 800a8ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	4a0e      	ldr	r2, [pc, #56]	@ (800a90c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800a8d4:	4013      	ands	r3, r2
 800a8d6:	0019      	movs	r1, r3
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	683a      	ldr	r2, [r7, #0]
 800a8de:	430a      	orrs	r2, r1
 800a8e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	0018      	movs	r0, r3
 800a8e6:	f000 f877 	bl	800a9d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2288      	movs	r2, #136	@ 0x88
 800a8f6:	2120      	movs	r1, #32
 800a8f8:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2284      	movs	r2, #132	@ 0x84
 800a8fe:	2100      	movs	r1, #0
 800a900:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a902:	2300      	movs	r3, #0
}
 800a904:	0018      	movs	r0, r3
 800a906:	46bd      	mov	sp, r7
 800a908:	b004      	add	sp, #16
 800a90a:	bd80      	pop	{r7, pc}
 800a90c:	f1ffffff 	.word	0xf1ffffff

0800a910 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b08a      	sub	sp, #40	@ 0x28
 800a914:	af00      	add	r7, sp, #0
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	1dbb      	adds	r3, r7, #6
 800a91c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a91e:	2327      	movs	r3, #39	@ 0x27
 800a920:	18fb      	adds	r3, r7, r3
 800a922:	2200      	movs	r2, #0
 800a924:	701a      	strb	r2, [r3, #0]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	228c      	movs	r2, #140	@ 0x8c
 800a92a:	589b      	ldr	r3, [r3, r2]
 800a92c:	2b20      	cmp	r3, #32
 800a92e:	d14e      	bne.n	800a9ce <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
  {
    if ((pData == NULL) || (Size == 0U))
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d003      	beq.n	800a93e <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
 800a936:	1dbb      	adds	r3, r7, #6
 800a938:	881b      	ldrh	r3, [r3, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d101      	bne.n	800a942 <HAL_UARTEx_ReceiveToIdle_IT+0x32>
    {
      return HAL_ERROR;
 800a93e:	2301      	movs	r3, #1
 800a940:	e046      	b.n	800a9d0 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	689a      	ldr	r2, [r3, #8]
 800a946:	2380      	movs	r3, #128	@ 0x80
 800a948:	015b      	lsls	r3, r3, #5
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d109      	bne.n	800a962 <HAL_UARTEx_ReceiveToIdle_IT+0x52>
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	691b      	ldr	r3, [r3, #16]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d105      	bne.n	800a962 <HAL_UARTEx_ReceiveToIdle_IT+0x52>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800a956:	68bb      	ldr	r3, [r7, #8]
 800a958:	2201      	movs	r2, #1
 800a95a:	4013      	ands	r3, r2
 800a95c:	d001      	beq.n	800a962 <HAL_UARTEx_ReceiveToIdle_IT+0x52>
      {
        return  HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	e036      	b.n	800a9d0 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2201      	movs	r2, #1
 800a966:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2200      	movs	r2, #0
 800a96c:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800a96e:	1dbb      	adds	r3, r7, #6
 800a970:	881a      	ldrh	r2, [r3, #0]
 800a972:	68b9      	ldr	r1, [r7, #8]
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	0018      	movs	r0, r3
 800a978:	f7ff f834 	bl	80099e4 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a980:	2b01      	cmp	r3, #1
 800a982:	d11c      	bne.n	800a9be <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2210      	movs	r2, #16
 800a98a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a98c:	f3ef 8310 	mrs	r3, PRIMASK
 800a990:	617b      	str	r3, [r7, #20]
  return(result);
 800a992:	697b      	ldr	r3, [r7, #20]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a994:	623b      	str	r3, [r7, #32]
 800a996:	2301      	movs	r3, #1
 800a998:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a99a:	69bb      	ldr	r3, [r7, #24]
 800a99c:	f383 8810 	msr	PRIMASK, r3
}
 800a9a0:	46c0      	nop			@ (mov r8, r8)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2110      	movs	r1, #16
 800a9ae:	430a      	orrs	r2, r1
 800a9b0:	601a      	str	r2, [r3, #0]
 800a9b2:	6a3b      	ldr	r3, [r7, #32]
 800a9b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	f383 8810 	msr	PRIMASK, r3
}
 800a9bc:	e003      	b.n	800a9c6 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800a9be:	2327      	movs	r3, #39	@ 0x27
 800a9c0:	18fb      	adds	r3, r7, r3
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800a9c6:	2327      	movs	r3, #39	@ 0x27
 800a9c8:	18fb      	adds	r3, r7, r3
 800a9ca:	781b      	ldrb	r3, [r3, #0]
 800a9cc:	e000      	b.n	800a9d0 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  }
  else
  {
    return HAL_BUSY;
 800a9ce:	2302      	movs	r3, #2
  }
}
 800a9d0:	0018      	movs	r0, r3
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	b00a      	add	sp, #40	@ 0x28
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a9d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9da:	b085      	sub	sp, #20
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d108      	bne.n	800a9fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	226a      	movs	r2, #106	@ 0x6a
 800a9ec:	2101      	movs	r1, #1
 800a9ee:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2268      	movs	r2, #104	@ 0x68
 800a9f4:	2101      	movs	r1, #1
 800a9f6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a9f8:	e043      	b.n	800aa82 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a9fa:	260f      	movs	r6, #15
 800a9fc:	19bb      	adds	r3, r7, r6
 800a9fe:	2208      	movs	r2, #8
 800aa00:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa02:	200e      	movs	r0, #14
 800aa04:	183b      	adds	r3, r7, r0
 800aa06:	2208      	movs	r2, #8
 800aa08:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	0e5b      	lsrs	r3, r3, #25
 800aa12:	b2da      	uxtb	r2, r3
 800aa14:	240d      	movs	r4, #13
 800aa16:	193b      	adds	r3, r7, r4
 800aa18:	2107      	movs	r1, #7
 800aa1a:	400a      	ands	r2, r1
 800aa1c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	689b      	ldr	r3, [r3, #8]
 800aa24:	0f5b      	lsrs	r3, r3, #29
 800aa26:	b2da      	uxtb	r2, r3
 800aa28:	250c      	movs	r5, #12
 800aa2a:	197b      	adds	r3, r7, r5
 800aa2c:	2107      	movs	r1, #7
 800aa2e:	400a      	ands	r2, r1
 800aa30:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa32:	183b      	adds	r3, r7, r0
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	197a      	adds	r2, r7, r5
 800aa38:	7812      	ldrb	r2, [r2, #0]
 800aa3a:	4914      	ldr	r1, [pc, #80]	@ (800aa8c <UARTEx_SetNbDataToProcess+0xb4>)
 800aa3c:	5c8a      	ldrb	r2, [r1, r2]
 800aa3e:	435a      	muls	r2, r3
 800aa40:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa42:	197b      	adds	r3, r7, r5
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	4a12      	ldr	r2, [pc, #72]	@ (800aa90 <UARTEx_SetNbDataToProcess+0xb8>)
 800aa48:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa4a:	0019      	movs	r1, r3
 800aa4c:	f7f5 fbe2 	bl	8000214 <__divsi3>
 800aa50:	0003      	movs	r3, r0
 800aa52:	b299      	uxth	r1, r3
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	226a      	movs	r2, #106	@ 0x6a
 800aa58:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa5a:	19bb      	adds	r3, r7, r6
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	193a      	adds	r2, r7, r4
 800aa60:	7812      	ldrb	r2, [r2, #0]
 800aa62:	490a      	ldr	r1, [pc, #40]	@ (800aa8c <UARTEx_SetNbDataToProcess+0xb4>)
 800aa64:	5c8a      	ldrb	r2, [r1, r2]
 800aa66:	435a      	muls	r2, r3
 800aa68:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa6a:	193b      	adds	r3, r7, r4
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	4a08      	ldr	r2, [pc, #32]	@ (800aa90 <UARTEx_SetNbDataToProcess+0xb8>)
 800aa70:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa72:	0019      	movs	r1, r3
 800aa74:	f7f5 fbce 	bl	8000214 <__divsi3>
 800aa78:	0003      	movs	r3, r0
 800aa7a:	b299      	uxth	r1, r3
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2268      	movs	r2, #104	@ 0x68
 800aa80:	5299      	strh	r1, [r3, r2]
}
 800aa82:	46c0      	nop			@ (mov r8, r8)
 800aa84:	46bd      	mov	sp, r7
 800aa86:	b005      	add	sp, #20
 800aa88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa8a:	46c0      	nop			@ (mov r8, r8)
 800aa8c:	0800d094 	.word	0x0800d094
 800aa90:	0800d09c 	.word	0x0800d09c

0800aa94 <sendData>:
// Updated database sizes based on final Modbus Map
// 1 Byte = 8 Inputs. We need 7
uint8_t Inputs_Database[1] = { 0b00000000    // 0-7: Inputs 1-8
		};

void sendData(uint8_t *data, int size) {
 800aa94:	b5b0      	push	{r4, r5, r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	b29a      	uxth	r2, r3
 800aaa2:	250e      	movs	r5, #14
 800aaa4:	197c      	adds	r4, r7, r5
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	0011      	movs	r1, r2
 800aaaa:	0018      	movs	r0, r3
 800aaac:	f000 fd52 	bl	800b554 <crc16>
 800aab0:	0003      	movs	r3, r0
 800aab2:	8023      	strh	r3, [r4, #0]
	data[size] = crc & 0xFF;   // CRC LOW
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	18d3      	adds	r3, r2, r3
 800aaba:	197a      	adds	r2, r7, r5
 800aabc:	8812      	ldrh	r2, [r2, #0]
 800aabe:	b2d2      	uxtb	r2, r2
 800aac0:	701a      	strb	r2, [r3, #0]
	data[size + 1] = (crc >> 8) & 0xFF;  // CRC HIGH
 800aac2:	197b      	adds	r3, r7, r5
 800aac4:	881b      	ldrh	r3, [r3, #0]
 800aac6:	0a1b      	lsrs	r3, r3, #8
 800aac8:	b299      	uxth	r1, r3
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	3301      	adds	r3, #1
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	18d3      	adds	r3, r2, r3
 800aad2:	b2ca      	uxtb	r2, r1
 800aad4:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart1, data, size + 2, 1000);
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	b29b      	uxth	r3, r3
 800aada:	3302      	adds	r3, #2
 800aadc:	b29a      	uxth	r2, r3
 800aade:	23fa      	movs	r3, #250	@ 0xfa
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	6879      	ldr	r1, [r7, #4]
 800aae4:	4803      	ldr	r0, [pc, #12]	@ (800aaf4 <sendData+0x60>)
 800aae6:	f7fe f863 	bl	8008bb0 <HAL_UART_Transmit>
}
 800aaea:	46c0      	nop			@ (mov r8, r8)
 800aaec:	46bd      	mov	sp, r7
 800aaee:	b004      	add	sp, #16
 800aaf0:	bdb0      	pop	{r4, r5, r7, pc}
 800aaf2:	46c0      	nop			@ (mov r8, r8)
 800aaf4:	20000478 	.word	0x20000478

0800aaf8 <modbusException>:

void modbusException(uint8_t exceptioncode) {
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	0002      	movs	r2, r0
 800ab00:	1dfb      	adds	r3, r7, #7
 800ab02:	701a      	strb	r2, [r3, #0]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800ab04:	4b0d      	ldr	r3, [pc, #52]	@ (800ab3c <modbusException+0x44>)
 800ab06:	781a      	ldrb	r2, [r3, #0]
 800ab08:	4b0d      	ldr	r3, [pc, #52]	@ (800ab40 <modbusException+0x48>)
 800ab0a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1] | 0x80;  // adding 1 to the MSB of the function code
 800ab0c:	4b0b      	ldr	r3, [pc, #44]	@ (800ab3c <modbusException+0x44>)
 800ab0e:	785b      	ldrb	r3, [r3, #1]
 800ab10:	2280      	movs	r2, #128	@ 0x80
 800ab12:	4252      	negs	r2, r2
 800ab14:	4313      	orrs	r3, r2
 800ab16:	b2da      	uxtb	r2, r3
 800ab18:	4b09      	ldr	r3, [pc, #36]	@ (800ab40 <modbusException+0x48>)
 800ab1a:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800ab1c:	4b08      	ldr	r3, [pc, #32]	@ (800ab40 <modbusException+0x48>)
 800ab1e:	1dfa      	adds	r2, r7, #7
 800ab20:	7812      	ldrb	r2, [r2, #0]
 800ab22:	709a      	strb	r2, [r3, #2]
	increment_error_count();
 800ab24:	f001 f83c 	bl	800bba0 <increment_error_count>
	sendData(TxData, 3);  // send Data... CRC will be calculated in the function
 800ab28:	4b05      	ldr	r3, [pc, #20]	@ (800ab40 <modbusException+0x48>)
 800ab2a:	2103      	movs	r1, #3
 800ab2c:	0018      	movs	r0, r3
 800ab2e:	f7ff ffb1 	bl	800aa94 <sendData>
}
 800ab32:	46c0      	nop			@ (mov r8, r8)
 800ab34:	46bd      	mov	sp, r7
 800ab36:	b002      	add	sp, #8
 800ab38:	bd80      	pop	{r7, pc}
 800ab3a:	46c0      	nop			@ (mov r8, r8)
 800ab3c:	20000084 	.word	0x20000084
 800ab40:	20000184 	.word	0x20000184

0800ab44 <readHoldingRegs>:

uint8_t readHoldingRegs(void) {
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]); // start Register Address
 800ab4a:	4b3f      	ldr	r3, [pc, #252]	@ (800ac48 <readHoldingRegs+0x104>)
 800ab4c:	789b      	ldrb	r3, [r3, #2]
 800ab4e:	b21b      	sxth	r3, r3
 800ab50:	021b      	lsls	r3, r3, #8
 800ab52:	b21a      	sxth	r2, r3
 800ab54:	4b3c      	ldr	r3, [pc, #240]	@ (800ac48 <readHoldingRegs+0x104>)
 800ab56:	78db      	ldrb	r3, [r3, #3]
 800ab58:	b21b      	sxth	r3, r3
 800ab5a:	4313      	orrs	r3, r2
 800ab5c:	b21a      	sxth	r2, r3
 800ab5e:	230e      	movs	r3, #14
 800ab60:	18fb      	adds	r3, r7, r3
 800ab62:	801a      	strh	r2, [r3, #0]

	uint16_t numRegs = ((RxData[4] << 8) | RxData[5]); // number to registers master has requested
 800ab64:	4b38      	ldr	r3, [pc, #224]	@ (800ac48 <readHoldingRegs+0x104>)
 800ab66:	791b      	ldrb	r3, [r3, #4]
 800ab68:	b21b      	sxth	r3, r3
 800ab6a:	021b      	lsls	r3, r3, #8
 800ab6c:	b21a      	sxth	r2, r3
 800ab6e:	4b36      	ldr	r3, [pc, #216]	@ (800ac48 <readHoldingRegs+0x104>)
 800ab70:	795b      	ldrb	r3, [r3, #5]
 800ab72:	b21b      	sxth	r3, r3
 800ab74:	4313      	orrs	r3, r2
 800ab76:	b21a      	sxth	r2, r3
 800ab78:	1cbb      	adds	r3, r7, #2
 800ab7a:	801a      	strh	r2, [r3, #0]
	if ((numRegs < 1) || (numRegs > 125)) // maximum no. of Registers as per the PDF
 800ab7c:	1cbb      	adds	r3, r7, #2
 800ab7e:	881b      	ldrh	r3, [r3, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d003      	beq.n	800ab8c <readHoldingRegs+0x48>
 800ab84:	1cbb      	adds	r3, r7, #2
 800ab86:	881b      	ldrh	r3, [r3, #0]
 800ab88:	2b7d      	cmp	r3, #125	@ 0x7d
 800ab8a:	d904      	bls.n	800ab96 <readHoldingRegs+0x52>
			{
		modbusException(ILLEGAL_DATA_VALUE);  // send an exception
 800ab8c:	2003      	movs	r0, #3
 800ab8e:	f7ff ffb3 	bl	800aaf8 <modbusException>
		return 0;
 800ab92:	2300      	movs	r3, #0
 800ab94:	e054      	b.n	800ac40 <readHoldingRegs+0xfc>
	}

	uint16_t endAddr = startAddr + numRegs - 1;  // end Register
 800ab96:	230e      	movs	r3, #14
 800ab98:	18fa      	adds	r2, r7, r3
 800ab9a:	1cbb      	adds	r3, r7, #2
 800ab9c:	8812      	ldrh	r2, [r2, #0]
 800ab9e:	881b      	ldrh	r3, [r3, #0]
 800aba0:	18d3      	adds	r3, r2, r3
 800aba2:	b29a      	uxth	r2, r3
 800aba4:	003b      	movs	r3, r7
 800aba6:	3a01      	subs	r2, #1
 800aba8:	801a      	strh	r2, [r3, #0]
	// Updated address check for 5 registers (Index 0-3)
	if (endAddr > 2) // end Register can not be more than 2 as we only have record of 3 Registers in total
 800abaa:	003b      	movs	r3, r7
 800abac:	881b      	ldrh	r3, [r3, #0]
 800abae:	2b02      	cmp	r3, #2
 800abb0:	d904      	bls.n	800abbc <readHoldingRegs+0x78>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800abb2:	2002      	movs	r0, #2
 800abb4:	f7ff ffa0 	bl	800aaf8 <modbusException>
		return 0;
 800abb8:	2300      	movs	r3, #0
 800abba:	e041      	b.n	800ac40 <readHoldingRegs+0xfc>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800abbc:	4b23      	ldr	r3, [pc, #140]	@ (800ac4c <readHoldingRegs+0x108>)
 800abbe:	2207      	movs	r2, #7
 800abc0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800abc2:	4b21      	ldr	r3, [pc, #132]	@ (800ac48 <readHoldingRegs+0x104>)
 800abc4:	785a      	ldrb	r2, [r3, #1]
 800abc6:	4b21      	ldr	r3, [pc, #132]	@ (800ac4c <readHoldingRegs+0x108>)
 800abc8:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs * 2;  // Byte count
 800abca:	1cbb      	adds	r3, r7, #2
 800abcc:	881b      	ldrh	r3, [r3, #0]
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	18db      	adds	r3, r3, r3
 800abd2:	b2da      	uxtb	r2, r3
 800abd4:	4b1d      	ldr	r3, [pc, #116]	@ (800ac4c <readHoldingRegs+0x108>)
 800abd6:	709a      	strb	r2, [r3, #2]
	int indx = 3; // we need to keep track of how many bytes has been stored in TxData Buffer
 800abd8:	2303      	movs	r3, #3
 800abda:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < numRegs; i++) // Load the actual data into TxData buffer
 800abdc:	2300      	movs	r3, #0
 800abde:	607b      	str	r3, [r7, #4]
 800abe0:	e020      	b.n	800ac24 <readHoldingRegs+0xe0>
			{
		TxData[indx++] = (Holding_Registers_Database[startAddr] >> 8) & 0xFF; // extract the higher byte
 800abe2:	200e      	movs	r0, #14
 800abe4:	183b      	adds	r3, r7, r0
 800abe6:	881a      	ldrh	r2, [r3, #0]
 800abe8:	4b19      	ldr	r3, [pc, #100]	@ (800ac50 <readHoldingRegs+0x10c>)
 800abea:	0052      	lsls	r2, r2, #1
 800abec:	5ad3      	ldrh	r3, [r2, r3]
 800abee:	0a1b      	lsrs	r3, r3, #8
 800abf0:	b299      	uxth	r1, r3
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	1c5a      	adds	r2, r3, #1
 800abf6:	60ba      	str	r2, [r7, #8]
 800abf8:	b2c9      	uxtb	r1, r1
 800abfa:	4a14      	ldr	r2, [pc, #80]	@ (800ac4c <readHoldingRegs+0x108>)
 800abfc:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr]) & 0xFF; // extract the lower byte
 800abfe:	183b      	adds	r3, r7, r0
 800ac00:	881a      	ldrh	r2, [r3, #0]
 800ac02:	4b13      	ldr	r3, [pc, #76]	@ (800ac50 <readHoldingRegs+0x10c>)
 800ac04:	0052      	lsls	r2, r2, #1
 800ac06:	5ad1      	ldrh	r1, [r2, r3]
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	60ba      	str	r2, [r7, #8]
 800ac0e:	b2c9      	uxtb	r1, r1
 800ac10:	4a0e      	ldr	r2, [pc, #56]	@ (800ac4c <readHoldingRegs+0x108>)
 800ac12:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800ac14:	183b      	adds	r3, r7, r0
 800ac16:	881a      	ldrh	r2, [r3, #0]
 800ac18:	183b      	adds	r3, r7, r0
 800ac1a:	3201      	adds	r2, #1
 800ac1c:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < numRegs; i++) // Load the actual data into TxData buffer
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	3301      	adds	r3, #1
 800ac22:	607b      	str	r3, [r7, #4]
 800ac24:	1cbb      	adds	r3, r7, #2
 800ac26:	881b      	ldrh	r3, [r3, #0]
 800ac28:	687a      	ldr	r2, [r7, #4]
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	dbd9      	blt.n	800abe2 <readHoldingRegs+0x9e>
	}

	increment_success_count();
 800ac2e:	f000 ffa9 	bl	800bb84 <increment_success_count>
	sendData(TxData, indx); // send data... CRC will be calculated in the function itself
 800ac32:	68ba      	ldr	r2, [r7, #8]
 800ac34:	4b05      	ldr	r3, [pc, #20]	@ (800ac4c <readHoldingRegs+0x108>)
 800ac36:	0011      	movs	r1, r2
 800ac38:	0018      	movs	r0, r3
 800ac3a:	f7ff ff2b 	bl	800aa94 <sendData>
	return 1;   // success
 800ac3e:	2301      	movs	r3, #1
}
 800ac40:	0018      	movs	r0, r3
 800ac42:	46bd      	mov	sp, r7
 800ac44:	b004      	add	sp, #16
 800ac46:	bd80      	pop	{r7, pc}
 800ac48:	20000084 	.word	0x20000084
 800ac4c:	20000184 	.word	0x20000184
 800ac50:	2000000c 	.word	0x2000000c

0800ac54 <readInputRegs>:

uint8_t readInputRegs(void) {
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b084      	sub	sp, #16
 800ac58:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]); // start Register Address
 800ac5a:	4b3f      	ldr	r3, [pc, #252]	@ (800ad58 <readInputRegs+0x104>)
 800ac5c:	789b      	ldrb	r3, [r3, #2]
 800ac5e:	b21b      	sxth	r3, r3
 800ac60:	021b      	lsls	r3, r3, #8
 800ac62:	b21a      	sxth	r2, r3
 800ac64:	4b3c      	ldr	r3, [pc, #240]	@ (800ad58 <readInputRegs+0x104>)
 800ac66:	78db      	ldrb	r3, [r3, #3]
 800ac68:	b21b      	sxth	r3, r3
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	b21a      	sxth	r2, r3
 800ac6e:	230e      	movs	r3, #14
 800ac70:	18fb      	adds	r3, r7, r3
 800ac72:	801a      	strh	r2, [r3, #0]

	uint16_t numRegs = ((RxData[4] << 8) | RxData[5]); // number to registers master has requested
 800ac74:	4b38      	ldr	r3, [pc, #224]	@ (800ad58 <readInputRegs+0x104>)
 800ac76:	791b      	ldrb	r3, [r3, #4]
 800ac78:	b21b      	sxth	r3, r3
 800ac7a:	021b      	lsls	r3, r3, #8
 800ac7c:	b21a      	sxth	r2, r3
 800ac7e:	4b36      	ldr	r3, [pc, #216]	@ (800ad58 <readInputRegs+0x104>)
 800ac80:	795b      	ldrb	r3, [r3, #5]
 800ac82:	b21b      	sxth	r3, r3
 800ac84:	4313      	orrs	r3, r2
 800ac86:	b21a      	sxth	r2, r3
 800ac88:	1cbb      	adds	r3, r7, #2
 800ac8a:	801a      	strh	r2, [r3, #0]
	if ((numRegs < 1) || (numRegs > 125)) // maximum no. of Registers as per the PDF
 800ac8c:	1cbb      	adds	r3, r7, #2
 800ac8e:	881b      	ldrh	r3, [r3, #0]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d003      	beq.n	800ac9c <readInputRegs+0x48>
 800ac94:	1cbb      	adds	r3, r7, #2
 800ac96:	881b      	ldrh	r3, [r3, #0]
 800ac98:	2b7d      	cmp	r3, #125	@ 0x7d
 800ac9a:	d904      	bls.n	800aca6 <readInputRegs+0x52>
			{
		modbusException(ILLEGAL_DATA_VALUE);  // send an exception
 800ac9c:	2003      	movs	r0, #3
 800ac9e:	f7ff ff2b 	bl	800aaf8 <modbusException>
		return 0;
 800aca2:	2300      	movs	r3, #0
 800aca4:	e054      	b.n	800ad50 <readInputRegs+0xfc>
	}

	uint16_t endAddr = startAddr + numRegs - 1;  // end Register
 800aca6:	230e      	movs	r3, #14
 800aca8:	18fa      	adds	r2, r7, r3
 800acaa:	1cbb      	adds	r3, r7, #2
 800acac:	8812      	ldrh	r2, [r2, #0]
 800acae:	881b      	ldrh	r3, [r3, #0]
 800acb0:	18d3      	adds	r3, r2, r3
 800acb2:	b29a      	uxth	r2, r3
 800acb4:	003b      	movs	r3, r7
 800acb6:	3a01      	subs	r2, #1
 800acb8:	801a      	strh	r2, [r3, #0]
	// Updated address check for 9 registers (Index 0-8)
	if (endAddr > 8) // end Register can not be more than 8 as we only have record of 9 Registers in total
 800acba:	003b      	movs	r3, r7
 800acbc:	881b      	ldrh	r3, [r3, #0]
 800acbe:	2b08      	cmp	r3, #8
 800acc0:	d904      	bls.n	800accc <readInputRegs+0x78>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800acc2:	2002      	movs	r0, #2
 800acc4:	f7ff ff18 	bl	800aaf8 <modbusException>
		return 0;
 800acc8:	2300      	movs	r3, #0
 800acca:	e041      	b.n	800ad50 <readInputRegs+0xfc>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800accc:	4b23      	ldr	r3, [pc, #140]	@ (800ad5c <readInputRegs+0x108>)
 800acce:	2207      	movs	r2, #7
 800acd0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800acd2:	4b21      	ldr	r3, [pc, #132]	@ (800ad58 <readInputRegs+0x104>)
 800acd4:	785a      	ldrb	r2, [r3, #1]
 800acd6:	4b21      	ldr	r3, [pc, #132]	@ (800ad5c <readInputRegs+0x108>)
 800acd8:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs * 2;  // Byte count
 800acda:	1cbb      	adds	r3, r7, #2
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	18db      	adds	r3, r3, r3
 800ace2:	b2da      	uxtb	r2, r3
 800ace4:	4b1d      	ldr	r3, [pc, #116]	@ (800ad5c <readInputRegs+0x108>)
 800ace6:	709a      	strb	r2, [r3, #2]
	int indx = 3; // we need to keep track of how many bytes has been stored in TxData Buffer
 800ace8:	2303      	movs	r3, #3
 800acea:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < numRegs; i++) // Load the actual data into TxData buffer
 800acec:	2300      	movs	r3, #0
 800acee:	607b      	str	r3, [r7, #4]
 800acf0:	e020      	b.n	800ad34 <readInputRegs+0xe0>
			{
		TxData[indx++] = (Input_Registers_Database[startAddr] >> 8) & 0xFF; // extract the higher byte
 800acf2:	200e      	movs	r0, #14
 800acf4:	183b      	adds	r3, r7, r0
 800acf6:	881a      	ldrh	r2, [r3, #0]
 800acf8:	4b19      	ldr	r3, [pc, #100]	@ (800ad60 <readInputRegs+0x10c>)
 800acfa:	0052      	lsls	r2, r2, #1
 800acfc:	5ad3      	ldrh	r3, [r2, r3]
 800acfe:	0a1b      	lsrs	r3, r3, #8
 800ad00:	b299      	uxth	r1, r3
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	1c5a      	adds	r2, r3, #1
 800ad06:	60ba      	str	r2, [r7, #8]
 800ad08:	b2c9      	uxtb	r1, r1
 800ad0a:	4a14      	ldr	r2, [pc, #80]	@ (800ad5c <readInputRegs+0x108>)
 800ad0c:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr]) & 0xFF; // extract the lower byte
 800ad0e:	183b      	adds	r3, r7, r0
 800ad10:	881a      	ldrh	r2, [r3, #0]
 800ad12:	4b13      	ldr	r3, [pc, #76]	@ (800ad60 <readInputRegs+0x10c>)
 800ad14:	0052      	lsls	r2, r2, #1
 800ad16:	5ad1      	ldrh	r1, [r2, r3]
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	1c5a      	adds	r2, r3, #1
 800ad1c:	60ba      	str	r2, [r7, #8]
 800ad1e:	b2c9      	uxtb	r1, r1
 800ad20:	4a0e      	ldr	r2, [pc, #56]	@ (800ad5c <readInputRegs+0x108>)
 800ad22:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800ad24:	183b      	adds	r3, r7, r0
 800ad26:	881a      	ldrh	r2, [r3, #0]
 800ad28:	183b      	adds	r3, r7, r0
 800ad2a:	3201      	adds	r2, #1
 800ad2c:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < numRegs; i++) // Load the actual data into TxData buffer
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	3301      	adds	r3, #1
 800ad32:	607b      	str	r3, [r7, #4]
 800ad34:	1cbb      	adds	r3, r7, #2
 800ad36:	881b      	ldrh	r3, [r3, #0]
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	dbd9      	blt.n	800acf2 <readInputRegs+0x9e>
	}
	increment_success_count();
 800ad3e:	f000 ff21 	bl	800bb84 <increment_success_count>
	sendData(TxData, indx); // send data... CRC will be calculated in the function itself
 800ad42:	68ba      	ldr	r2, [r7, #8]
 800ad44:	4b05      	ldr	r3, [pc, #20]	@ (800ad5c <readInputRegs+0x108>)
 800ad46:	0011      	movs	r1, r2
 800ad48:	0018      	movs	r0, r3
 800ad4a:	f7ff fea3 	bl	800aa94 <sendData>
	return 1;   // success
 800ad4e:	2301      	movs	r3, #1
}
 800ad50:	0018      	movs	r0, r3
 800ad52:	46bd      	mov	sp, r7
 800ad54:	b004      	add	sp, #16
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	20000084 	.word	0x20000084
 800ad5c:	20000184 	.word	0x20000184
 800ad60:	20000510 	.word	0x20000510

0800ad64 <readCoils>:

uint8_t readCoils(void) {
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b088      	sub	sp, #32
 800ad68:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]);  // start Coil Address
 800ad6a:	4b65      	ldr	r3, [pc, #404]	@ (800af00 <readCoils+0x19c>)
 800ad6c:	789b      	ldrb	r3, [r3, #2]
 800ad6e:	b21b      	sxth	r3, r3
 800ad70:	021b      	lsls	r3, r3, #8
 800ad72:	b21a      	sxth	r2, r3
 800ad74:	4b62      	ldr	r3, [pc, #392]	@ (800af00 <readCoils+0x19c>)
 800ad76:	78db      	ldrb	r3, [r3, #3]
 800ad78:	b21b      	sxth	r3, r3
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	b21a      	sxth	r2, r3
 800ad7e:	230a      	movs	r3, #10
 800ad80:	18fb      	adds	r3, r7, r3
 800ad82:	801a      	strh	r2, [r3, #0]

	uint16_t numCoils = ((RxData[4] << 8) | RxData[5]); // number to coils master has requested
 800ad84:	4b5e      	ldr	r3, [pc, #376]	@ (800af00 <readCoils+0x19c>)
 800ad86:	791b      	ldrb	r3, [r3, #4]
 800ad88:	b21b      	sxth	r3, r3
 800ad8a:	021b      	lsls	r3, r3, #8
 800ad8c:	b21a      	sxth	r2, r3
 800ad8e:	4b5c      	ldr	r3, [pc, #368]	@ (800af00 <readCoils+0x19c>)
 800ad90:	795b      	ldrb	r3, [r3, #5]
 800ad92:	b21b      	sxth	r3, r3
 800ad94:	4313      	orrs	r3, r2
 800ad96:	b21a      	sxth	r2, r3
 800ad98:	2108      	movs	r1, #8
 800ad9a:	187b      	adds	r3, r7, r1
 800ad9c:	801a      	strh	r2, [r3, #0]
	if ((numCoils < 1) || (numCoils > 2000)) // maximum no. of coils as per the PDF
 800ad9e:	000a      	movs	r2, r1
 800ada0:	18bb      	adds	r3, r7, r2
 800ada2:	881b      	ldrh	r3, [r3, #0]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d005      	beq.n	800adb4 <readCoils+0x50>
 800ada8:	18bb      	adds	r3, r7, r2
 800adaa:	881a      	ldrh	r2, [r3, #0]
 800adac:	23fa      	movs	r3, #250	@ 0xfa
 800adae:	00db      	lsls	r3, r3, #3
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d904      	bls.n	800adbe <readCoils+0x5a>
			{
		modbusException(ILLEGAL_DATA_VALUE);  // send an exception
 800adb4:	2003      	movs	r0, #3
 800adb6:	f7ff fe9f 	bl	800aaf8 <modbusException>
		return 0;
 800adba:	2300      	movs	r3, #0
 800adbc:	e09b      	b.n	800aef6 <readCoils+0x192>
	}

	uint16_t endAddr = startAddr + numCoils - 1;  // Last coils address
 800adbe:	230a      	movs	r3, #10
 800adc0:	18fa      	adds	r2, r7, r3
 800adc2:	2308      	movs	r3, #8
 800adc4:	18fb      	adds	r3, r7, r3
 800adc6:	8812      	ldrh	r2, [r2, #0]
 800adc8:	881b      	ldrh	r3, [r3, #0]
 800adca:	18d3      	adds	r3, r2, r3
 800adcc:	b29a      	uxth	r2, r3
 800adce:	1dbb      	adds	r3, r7, #6
 800add0:	3a01      	subs	r2, #1
 800add2:	801a      	strh	r2, [r3, #0]
	// Updated address check for 6 coils (Index 0-5)
	if (endAddr > 5) // end coil can not be more than 5 as we only have record of 6 (0-5) coils in total
 800add4:	1dbb      	adds	r3, r7, #6
 800add6:	881b      	ldrh	r3, [r3, #0]
 800add8:	2b05      	cmp	r3, #5
 800adda:	d904      	bls.n	800ade6 <readCoils+0x82>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800addc:	2002      	movs	r0, #2
 800adde:	f7ff fe8b 	bl	800aaf8 <modbusException>
		return 0;
 800ade2:	2300      	movs	r3, #0
 800ade4:	e087      	b.n	800aef6 <readCoils+0x192>
	}

	//reset TxData buffer
	memset(TxData, '\0', 256);
 800ade6:	2380      	movs	r3, #128	@ 0x80
 800ade8:	005a      	lsls	r2, r3, #1
 800adea:	4b46      	ldr	r3, [pc, #280]	@ (800af04 <readCoils+0x1a0>)
 800adec:	2100      	movs	r1, #0
 800adee:	0018      	movs	r0, r3
 800adf0:	f001 fb04 	bl	800c3fc <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800adf4:	4b43      	ldr	r3, [pc, #268]	@ (800af04 <readCoils+0x1a0>)
 800adf6:	2207      	movs	r2, #7
 800adf8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800adfa:	4b41      	ldr	r3, [pc, #260]	@ (800af00 <readCoils+0x19c>)
 800adfc:	785a      	ldrb	r2, [r3, #1]
 800adfe:	4b41      	ldr	r3, [pc, #260]	@ (800af04 <readCoils+0x1a0>)
 800ae00:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils / 8) + ((numCoils % 8) > 0 ? 1 : 0);  // Byte count
 800ae02:	2208      	movs	r2, #8
 800ae04:	18bb      	adds	r3, r7, r2
 800ae06:	881b      	ldrh	r3, [r3, #0]
 800ae08:	08db      	lsrs	r3, r3, #3
 800ae0a:	b29b      	uxth	r3, r3
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	18ba      	adds	r2, r7, r2
 800ae10:	8812      	ldrh	r2, [r2, #0]
 800ae12:	2107      	movs	r1, #7
 800ae14:	400a      	ands	r2, r1
 800ae16:	b292      	uxth	r2, r2
 800ae18:	1e51      	subs	r1, r2, #1
 800ae1a:	418a      	sbcs	r2, r1
 800ae1c:	b2d2      	uxtb	r2, r2
 800ae1e:	189b      	adds	r3, r3, r2
 800ae20:	b2da      	uxtb	r2, r3
 800ae22:	4b38      	ldr	r3, [pc, #224]	@ (800af04 <readCoils+0x1a0>)
 800ae24:	709a      	strb	r2, [r3, #2]
	int indx = 3; // we need to keep track of how many bytes has been stored in TxData Buffer
 800ae26:	2303      	movs	r3, #3
 800ae28:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr / 8; // which byte we have to start extracting the data from
 800ae2a:	220a      	movs	r2, #10
 800ae2c:	18bb      	adds	r3, r7, r2
 800ae2e:	881b      	ldrh	r3, [r3, #0]
 800ae30:	08db      	lsrs	r3, r3, #3
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr % 8; // The shift position in the first byte
 800ae36:	2316      	movs	r3, #22
 800ae38:	18fb      	adds	r3, r7, r3
 800ae3a:	18ba      	adds	r2, r7, r2
 800ae3c:	8812      	ldrh	r2, [r2, #0]
 800ae3e:	2107      	movs	r1, #7
 800ae40:	400a      	ands	r2, r1
 800ae42:	801a      	strh	r2, [r3, #0]
	int indxPosition = 0; // The shift position in the current indx of the TxData buffer
 800ae44:	2300      	movs	r3, #0
 800ae46:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i = 0; i < numCoils; i++) {
 800ae48:	2300      	movs	r3, #0
 800ae4a:	60fb      	str	r3, [r7, #12]
 800ae4c:	e03a      	b.n	800aec4 <readCoils+0x160>
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) & 0x01)
 800ae4e:	4a2d      	ldr	r2, [pc, #180]	@ (800af04 <readCoils+0x1a0>)
 800ae50:	69fb      	ldr	r3, [r7, #28]
 800ae52:	18d3      	adds	r3, r2, r3
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	b25a      	sxtb	r2, r3
 800ae58:	492b      	ldr	r1, [pc, #172]	@ (800af08 <readCoils+0x1a4>)
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	18cb      	adds	r3, r1, r3
 800ae5e:	781b      	ldrb	r3, [r3, #0]
 800ae60:	0019      	movs	r1, r3
 800ae62:	2016      	movs	r0, #22
 800ae64:	183b      	adds	r3, r7, r0
 800ae66:	881b      	ldrh	r3, [r3, #0]
 800ae68:	4119      	asrs	r1, r3
 800ae6a:	000b      	movs	r3, r1
 800ae6c:	2101      	movs	r1, #1
 800ae6e:	4019      	ands	r1, r3
				<< indxPosition;
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	4099      	lsls	r1, r3
 800ae74:	000b      	movs	r3, r1
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) & 0x01)
 800ae76:	b25b      	sxtb	r3, r3
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	b25b      	sxtb	r3, r3
 800ae7c:	b2d9      	uxtb	r1, r3
 800ae7e:	4a21      	ldr	r2, [pc, #132]	@ (800af04 <readCoils+0x1a0>)
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	18d3      	adds	r3, r2, r3
 800ae84:	1c0a      	adds	r2, r1, #0
 800ae86:	701a      	strb	r2, [r3, #0]
		indxPosition++;
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	613b      	str	r3, [r7, #16]
		bitPosition++;
 800ae8e:	183b      	adds	r3, r7, r0
 800ae90:	881a      	ldrh	r2, [r3, #0]
 800ae92:	183b      	adds	r3, r7, r0
 800ae94:	3201      	adds	r2, #1
 800ae96:	801a      	strh	r2, [r3, #0]
		if (indxPosition > 7) // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	2b07      	cmp	r3, #7
 800ae9c:	dd04      	ble.n	800aea8 <readCoils+0x144>
				{
			indxPosition = 0;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	613b      	str	r3, [r7, #16]
			indx++;
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	3301      	adds	r3, #1
 800aea6:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition > 7) // if the bitposition exceeds 7, we have to increment the startbyte
 800aea8:	2216      	movs	r2, #22
 800aeaa:	18bb      	adds	r3, r7, r2
 800aeac:	881b      	ldrh	r3, [r3, #0]
 800aeae:	2b07      	cmp	r3, #7
 800aeb0:	d905      	bls.n	800aebe <readCoils+0x15a>
				{
			bitPosition = 0;
 800aeb2:	18bb      	adds	r3, r7, r2
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	801a      	strh	r2, [r3, #0]
			startByte++;
 800aeb8:	69bb      	ldr	r3, [r7, #24]
 800aeba:	3301      	adds	r3, #1
 800aebc:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < numCoils; i++) {
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	3301      	adds	r3, #1
 800aec2:	60fb      	str	r3, [r7, #12]
 800aec4:	2108      	movs	r1, #8
 800aec6:	187b      	adds	r3, r7, r1
 800aec8:	881b      	ldrh	r3, [r3, #0]
 800aeca:	68fa      	ldr	r2, [r7, #12]
 800aecc:	429a      	cmp	r2, r3
 800aece:	dbbe      	blt.n	800ae4e <readCoils+0xea>
		}
	}

	if (numCoils % 8 != 0)
 800aed0:	187b      	adds	r3, r7, r1
 800aed2:	881b      	ldrh	r3, [r3, #0]
 800aed4:	2207      	movs	r2, #7
 800aed6:	4013      	ands	r3, r2
 800aed8:	b29b      	uxth	r3, r3
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d002      	beq.n	800aee4 <readCoils+0x180>
		indx++; // increment the indx variable, only if the numcoils is not a multiple of 8
 800aede:	69fb      	ldr	r3, [r7, #28]
 800aee0:	3301      	adds	r3, #1
 800aee2:	61fb      	str	r3, [r7, #28]
	increment_success_count();
 800aee4:	f000 fe4e 	bl	800bb84 <increment_success_count>
	sendData(TxData, indx); // send data... CRC will be calculated in the function itself
 800aee8:	69fa      	ldr	r2, [r7, #28]
 800aeea:	4b06      	ldr	r3, [pc, #24]	@ (800af04 <readCoils+0x1a0>)
 800aeec:	0011      	movs	r1, r2
 800aeee:	0018      	movs	r0, r3
 800aef0:	f7ff fdd0 	bl	800aa94 <sendData>
	return 1;   // success
 800aef4:	2301      	movs	r3, #1
}
 800aef6:	0018      	movs	r0, r3
 800aef8:	46bd      	mov	sp, r7
 800aefa:	b008      	add	sp, #32
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	46c0      	nop			@ (mov r8, r8)
 800af00:	20000084 	.word	0x20000084
 800af04:	20000184 	.word	0x20000184
 800af08:	20000014 	.word	0x20000014

0800af0c <readInputs>:

uint8_t readInputs(void) {
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b088      	sub	sp, #32
 800af10:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]); // start Register Address
 800af12:	4b65      	ldr	r3, [pc, #404]	@ (800b0a8 <readInputs+0x19c>)
 800af14:	789b      	ldrb	r3, [r3, #2]
 800af16:	b21b      	sxth	r3, r3
 800af18:	021b      	lsls	r3, r3, #8
 800af1a:	b21a      	sxth	r2, r3
 800af1c:	4b62      	ldr	r3, [pc, #392]	@ (800b0a8 <readInputs+0x19c>)
 800af1e:	78db      	ldrb	r3, [r3, #3]
 800af20:	b21b      	sxth	r3, r3
 800af22:	4313      	orrs	r3, r2
 800af24:	b21a      	sxth	r2, r3
 800af26:	230a      	movs	r3, #10
 800af28:	18fb      	adds	r3, r7, r3
 800af2a:	801a      	strh	r2, [r3, #0]

	uint16_t numCoils = ((RxData[4] << 8) | RxData[5]); // number to coils master has requested
 800af2c:	4b5e      	ldr	r3, [pc, #376]	@ (800b0a8 <readInputs+0x19c>)
 800af2e:	791b      	ldrb	r3, [r3, #4]
 800af30:	b21b      	sxth	r3, r3
 800af32:	021b      	lsls	r3, r3, #8
 800af34:	b21a      	sxth	r2, r3
 800af36:	4b5c      	ldr	r3, [pc, #368]	@ (800b0a8 <readInputs+0x19c>)
 800af38:	795b      	ldrb	r3, [r3, #5]
 800af3a:	b21b      	sxth	r3, r3
 800af3c:	4313      	orrs	r3, r2
 800af3e:	b21a      	sxth	r2, r3
 800af40:	2108      	movs	r1, #8
 800af42:	187b      	adds	r3, r7, r1
 800af44:	801a      	strh	r2, [r3, #0]
	if ((numCoils < 1) || (numCoils > 2000)) // maximum no. of coils as per the PDF
 800af46:	000a      	movs	r2, r1
 800af48:	18bb      	adds	r3, r7, r2
 800af4a:	881b      	ldrh	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d005      	beq.n	800af5c <readInputs+0x50>
 800af50:	18bb      	adds	r3, r7, r2
 800af52:	881a      	ldrh	r2, [r3, #0]
 800af54:	23fa      	movs	r3, #250	@ 0xfa
 800af56:	00db      	lsls	r3, r3, #3
 800af58:	429a      	cmp	r2, r3
 800af5a:	d904      	bls.n	800af66 <readInputs+0x5a>
			{
		modbusException(ILLEGAL_DATA_VALUE);  // send an exception
 800af5c:	2003      	movs	r0, #3
 800af5e:	f7ff fdcb 	bl	800aaf8 <modbusException>
		return 0;
 800af62:	2300      	movs	r3, #0
 800af64:	e09b      	b.n	800b09e <readInputs+0x192>
	}

	uint16_t endAddr = startAddr + numCoils - 1;  // Last coils address
 800af66:	230a      	movs	r3, #10
 800af68:	18fa      	adds	r2, r7, r3
 800af6a:	2308      	movs	r3, #8
 800af6c:	18fb      	adds	r3, r7, r3
 800af6e:	8812      	ldrh	r2, [r2, #0]
 800af70:	881b      	ldrh	r3, [r3, #0]
 800af72:	18d3      	adds	r3, r2, r3
 800af74:	b29a      	uxth	r2, r3
 800af76:	1dbb      	adds	r3, r7, #6
 800af78:	3a01      	subs	r2, #1
 800af7a:	801a      	strh	r2, [r3, #0]
	// Updated address check for 7 inputs (Index 0-6)
	if (endAddr > 6) // end coil can not be more than 6 as we only have record of 7 (0-6) coils in total
 800af7c:	1dbb      	adds	r3, r7, #6
 800af7e:	881b      	ldrh	r3, [r3, #0]
 800af80:	2b06      	cmp	r3, #6
 800af82:	d904      	bls.n	800af8e <readInputs+0x82>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800af84:	2002      	movs	r0, #2
 800af86:	f7ff fdb7 	bl	800aaf8 <modbusException>
		return 0;
 800af8a:	2300      	movs	r3, #0
 800af8c:	e087      	b.n	800b09e <readInputs+0x192>
	}

	//reset TxData buffer
	memset(TxData, '\0', 256);
 800af8e:	2380      	movs	r3, #128	@ 0x80
 800af90:	005a      	lsls	r2, r3, #1
 800af92:	4b46      	ldr	r3, [pc, #280]	@ (800b0ac <readInputs+0x1a0>)
 800af94:	2100      	movs	r1, #0
 800af96:	0018      	movs	r0, r3
 800af98:	f001 fa30 	bl	800c3fc <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800af9c:	4b43      	ldr	r3, [pc, #268]	@ (800b0ac <readInputs+0x1a0>)
 800af9e:	2207      	movs	r2, #7
 800afa0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800afa2:	4b41      	ldr	r3, [pc, #260]	@ (800b0a8 <readInputs+0x19c>)
 800afa4:	785a      	ldrb	r2, [r3, #1]
 800afa6:	4b41      	ldr	r3, [pc, #260]	@ (800b0ac <readInputs+0x1a0>)
 800afa8:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils / 8) + ((numCoils % 8) > 0 ? 1 : 0);  // Byte count
 800afaa:	2208      	movs	r2, #8
 800afac:	18bb      	adds	r3, r7, r2
 800afae:	881b      	ldrh	r3, [r3, #0]
 800afb0:	08db      	lsrs	r3, r3, #3
 800afb2:	b29b      	uxth	r3, r3
 800afb4:	b2db      	uxtb	r3, r3
 800afb6:	18ba      	adds	r2, r7, r2
 800afb8:	8812      	ldrh	r2, [r2, #0]
 800afba:	2107      	movs	r1, #7
 800afbc:	400a      	ands	r2, r1
 800afbe:	b292      	uxth	r2, r2
 800afc0:	1e51      	subs	r1, r2, #1
 800afc2:	418a      	sbcs	r2, r1
 800afc4:	b2d2      	uxtb	r2, r2
 800afc6:	189b      	adds	r3, r3, r2
 800afc8:	b2da      	uxtb	r2, r3
 800afca:	4b38      	ldr	r3, [pc, #224]	@ (800b0ac <readInputs+0x1a0>)
 800afcc:	709a      	strb	r2, [r3, #2]
	int indx = 3; // we need to keep track of how many bytes has been stored in TxData Buffer
 800afce:	2303      	movs	r3, #3
 800afd0:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr / 8; // which byte we have to start extracting the data from
 800afd2:	220a      	movs	r2, #10
 800afd4:	18bb      	adds	r3, r7, r2
 800afd6:	881b      	ldrh	r3, [r3, #0]
 800afd8:	08db      	lsrs	r3, r3, #3
 800afda:	b29b      	uxth	r3, r3
 800afdc:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr % 8; // The shift position in the first byte
 800afde:	2316      	movs	r3, #22
 800afe0:	18fb      	adds	r3, r7, r3
 800afe2:	18ba      	adds	r2, r7, r2
 800afe4:	8812      	ldrh	r2, [r2, #0]
 800afe6:	2107      	movs	r1, #7
 800afe8:	400a      	ands	r2, r1
 800afea:	801a      	strh	r2, [r3, #0]
	int indxPosition = 0; // The shift position in the current indx of the TxData buffer
 800afec:	2300      	movs	r3, #0
 800afee:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i = 0; i < numCoils; i++) {
 800aff0:	2300      	movs	r3, #0
 800aff2:	60fb      	str	r3, [r7, #12]
 800aff4:	e03a      	b.n	800b06c <readInputs+0x160>
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) & 0x01)
 800aff6:	4a2d      	ldr	r2, [pc, #180]	@ (800b0ac <readInputs+0x1a0>)
 800aff8:	69fb      	ldr	r3, [r7, #28]
 800affa:	18d3      	adds	r3, r2, r3
 800affc:	781b      	ldrb	r3, [r3, #0]
 800affe:	b25a      	sxtb	r2, r3
 800b000:	492b      	ldr	r1, [pc, #172]	@ (800b0b0 <readInputs+0x1a4>)
 800b002:	69bb      	ldr	r3, [r7, #24]
 800b004:	18cb      	adds	r3, r1, r3
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	0019      	movs	r1, r3
 800b00a:	2016      	movs	r0, #22
 800b00c:	183b      	adds	r3, r7, r0
 800b00e:	881b      	ldrh	r3, [r3, #0]
 800b010:	4119      	asrs	r1, r3
 800b012:	000b      	movs	r3, r1
 800b014:	2101      	movs	r1, #1
 800b016:	4019      	ands	r1, r3
				<< indxPosition;
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	4099      	lsls	r1, r3
 800b01c:	000b      	movs	r3, r1
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) & 0x01)
 800b01e:	b25b      	sxtb	r3, r3
 800b020:	4313      	orrs	r3, r2
 800b022:	b25b      	sxtb	r3, r3
 800b024:	b2d9      	uxtb	r1, r3
 800b026:	4a21      	ldr	r2, [pc, #132]	@ (800b0ac <readInputs+0x1a0>)
 800b028:	69fb      	ldr	r3, [r7, #28]
 800b02a:	18d3      	adds	r3, r2, r3
 800b02c:	1c0a      	adds	r2, r1, #0
 800b02e:	701a      	strb	r2, [r3, #0]
		indxPosition++;
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	3301      	adds	r3, #1
 800b034:	613b      	str	r3, [r7, #16]
		bitPosition++;
 800b036:	183b      	adds	r3, r7, r0
 800b038:	881a      	ldrh	r2, [r3, #0]
 800b03a:	183b      	adds	r3, r7, r0
 800b03c:	3201      	adds	r2, #1
 800b03e:	801a      	strh	r2, [r3, #0]
		if (indxPosition > 7) // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	2b07      	cmp	r3, #7
 800b044:	dd04      	ble.n	800b050 <readInputs+0x144>
				{
			indxPosition = 0;
 800b046:	2300      	movs	r3, #0
 800b048:	613b      	str	r3, [r7, #16]
			indx++;
 800b04a:	69fb      	ldr	r3, [r7, #28]
 800b04c:	3301      	adds	r3, #1
 800b04e:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition > 7) // if the bitposition exceeds 7, we have to increment the startbyte
 800b050:	2216      	movs	r2, #22
 800b052:	18bb      	adds	r3, r7, r2
 800b054:	881b      	ldrh	r3, [r3, #0]
 800b056:	2b07      	cmp	r3, #7
 800b058:	d905      	bls.n	800b066 <readInputs+0x15a>
				{
			bitPosition = 0;
 800b05a:	18bb      	adds	r3, r7, r2
 800b05c:	2200      	movs	r2, #0
 800b05e:	801a      	strh	r2, [r3, #0]
			startByte++;
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	3301      	adds	r3, #1
 800b064:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < numCoils; i++) {
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	3301      	adds	r3, #1
 800b06a:	60fb      	str	r3, [r7, #12]
 800b06c:	2108      	movs	r1, #8
 800b06e:	187b      	adds	r3, r7, r1
 800b070:	881b      	ldrh	r3, [r3, #0]
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	429a      	cmp	r2, r3
 800b076:	dbbe      	blt.n	800aff6 <readInputs+0xea>
		}
	}

	if (numCoils % 8 != 0)
 800b078:	187b      	adds	r3, r7, r1
 800b07a:	881b      	ldrh	r3, [r3, #0]
 800b07c:	2207      	movs	r2, #7
 800b07e:	4013      	ands	r3, r2
 800b080:	b29b      	uxth	r3, r3
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <readInputs+0x180>
		indx++; // increment the indx variable, only if the numcoils is not a multiple of 8
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	3301      	adds	r3, #1
 800b08a:	61fb      	str	r3, [r7, #28]
	increment_success_count();
 800b08c:	f000 fd7a 	bl	800bb84 <increment_success_count>
	sendData(TxData, indx); // send data... CRC will be calculated in the function itself
 800b090:	69fa      	ldr	r2, [r7, #28]
 800b092:	4b06      	ldr	r3, [pc, #24]	@ (800b0ac <readInputs+0x1a0>)
 800b094:	0011      	movs	r1, r2
 800b096:	0018      	movs	r0, r3
 800b098:	f7ff fcfc 	bl	800aa94 <sendData>
	return 1;   // success
 800b09c:	2301      	movs	r3, #1
}
 800b09e:	0018      	movs	r0, r3
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	b008      	add	sp, #32
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	46c0      	nop			@ (mov r8, r8)
 800b0a8:	20000084 	.word	0x20000084
 800b0ac:	20000184 	.word	0x20000184
 800b0b0:	20000524 	.word	0x20000524

0800b0b4 <writeHoldingRegs>:

uint8_t writeHoldingRegs(void) {
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b086      	sub	sp, #24
 800b0b8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]); // start Register Address
 800b0ba:	4b4a      	ldr	r3, [pc, #296]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b0bc:	789b      	ldrb	r3, [r3, #2]
 800b0be:	b21b      	sxth	r3, r3
 800b0c0:	021b      	lsls	r3, r3, #8
 800b0c2:	b21a      	sxth	r2, r3
 800b0c4:	4b47      	ldr	r3, [pc, #284]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b0c6:	78db      	ldrb	r3, [r3, #3]
 800b0c8:	b21b      	sxth	r3, r3
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	b21a      	sxth	r2, r3
 800b0ce:	2316      	movs	r3, #22
 800b0d0:	18fb      	adds	r3, r7, r3
 800b0d2:	801a      	strh	r2, [r3, #0]

	uint16_t numRegs = ((RxData[4] << 8) | RxData[5]); // number to registers master has requested
 800b0d4:	4b43      	ldr	r3, [pc, #268]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b0d6:	791b      	ldrb	r3, [r3, #4]
 800b0d8:	b21b      	sxth	r3, r3
 800b0da:	021b      	lsls	r3, r3, #8
 800b0dc:	b21a      	sxth	r2, r3
 800b0de:	4b41      	ldr	r3, [pc, #260]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b0e0:	795b      	ldrb	r3, [r3, #5]
 800b0e2:	b21b      	sxth	r3, r3
 800b0e4:	4313      	orrs	r3, r2
 800b0e6:	b21a      	sxth	r2, r3
 800b0e8:	210a      	movs	r1, #10
 800b0ea:	187b      	adds	r3, r7, r1
 800b0ec:	801a      	strh	r2, [r3, #0]
	if ((numRegs < 1) || (numRegs > 123)) // maximum no. of Registers as per the PDF
 800b0ee:	000a      	movs	r2, r1
 800b0f0:	18bb      	adds	r3, r7, r2
 800b0f2:	881b      	ldrh	r3, [r3, #0]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d003      	beq.n	800b100 <writeHoldingRegs+0x4c>
 800b0f8:	18bb      	adds	r3, r7, r2
 800b0fa:	881b      	ldrh	r3, [r3, #0]
 800b0fc:	2b7b      	cmp	r3, #123	@ 0x7b
 800b0fe:	d904      	bls.n	800b10a <writeHoldingRegs+0x56>
			{
		modbusException(ILLEGAL_DATA_VALUE);  // send an exception
 800b100:	2003      	movs	r0, #3
 800b102:	f7ff fcf9 	bl	800aaf8 <modbusException>
		return 0;
 800b106:	2300      	movs	r3, #0
 800b108:	e068      	b.n	800b1dc <writeHoldingRegs+0x128>
	}

	uint16_t endAddr = startAddr + numRegs - 1;  // end Register
 800b10a:	2316      	movs	r3, #22
 800b10c:	18fa      	adds	r2, r7, r3
 800b10e:	230a      	movs	r3, #10
 800b110:	18fb      	adds	r3, r7, r3
 800b112:	8812      	ldrh	r2, [r2, #0]
 800b114:	881b      	ldrh	r3, [r3, #0]
 800b116:	18d3      	adds	r3, r2, r3
 800b118:	b29a      	uxth	r2, r3
 800b11a:	2108      	movs	r1, #8
 800b11c:	187b      	adds	r3, r7, r1
 800b11e:	3a01      	subs	r2, #1
 800b120:	801a      	strh	r2, [r3, #0]
	// Updated address check for 5 registers (Index 0-4)
	if (endAddr > 4) // end Register can not be more than 4 as we only have record of 5 Registers in total
 800b122:	187b      	adds	r3, r7, r1
 800b124:	881b      	ldrh	r3, [r3, #0]
 800b126:	2b04      	cmp	r3, #4
 800b128:	d904      	bls.n	800b134 <writeHoldingRegs+0x80>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b12a:	2002      	movs	r0, #2
 800b12c:	f7ff fce4 	bl	800aaf8 <modbusException>
		return 0;
 800b130:	2300      	movs	r3, #0
 800b132:	e053      	b.n	800b1dc <writeHoldingRegs+0x128>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 800b134:	2307      	movs	r3, #7
 800b136:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < numRegs; i++) {
 800b138:	2300      	movs	r3, #0
 800b13a:	60fb      	str	r3, [r7, #12]
 800b13c:	e029      	b.n	800b192 <writeHoldingRegs+0xde>
		// 1. Read High Byte and increment indx
		uint8_t highByte = RxData[indx];
 800b13e:	1dfb      	adds	r3, r7, #7
 800b140:	4928      	ldr	r1, [pc, #160]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b142:	693a      	ldr	r2, [r7, #16]
 800b144:	188a      	adds	r2, r1, r2
 800b146:	7812      	ldrb	r2, [r2, #0]
 800b148:	701a      	strb	r2, [r3, #0]
		indx++;
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	3301      	adds	r3, #1
 800b14e:	613b      	str	r3, [r7, #16]

		// 2. Read Low Byte and increment indx
		uint8_t lowByte = RxData[indx];
 800b150:	1dbb      	adds	r3, r7, #6
 800b152:	4924      	ldr	r1, [pc, #144]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b154:	693a      	ldr	r2, [r7, #16]
 800b156:	188a      	adds	r2, r1, r2
 800b158:	7812      	ldrb	r2, [r2, #0]
 800b15a:	701a      	strb	r2, [r3, #0]
		indx++;
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	3301      	adds	r3, #1
 800b160:	613b      	str	r3, [r7, #16]

		// 3. Combine the bytes and write to the database
		Holding_Registers_Database[startAddr++] = (highByte << 8) | lowByte;
 800b162:	1dfb      	adds	r3, r7, #7
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	b21b      	sxth	r3, r3
 800b168:	021b      	lsls	r3, r3, #8
 800b16a:	b21a      	sxth	r2, r3
 800b16c:	1dbb      	adds	r3, r7, #6
 800b16e:	781b      	ldrb	r3, [r3, #0]
 800b170:	b21b      	sxth	r3, r3
 800b172:	4313      	orrs	r3, r2
 800b174:	b219      	sxth	r1, r3
 800b176:	2216      	movs	r2, #22
 800b178:	18bb      	adds	r3, r7, r2
 800b17a:	881b      	ldrh	r3, [r3, #0]
 800b17c:	18ba      	adds	r2, r7, r2
 800b17e:	1c58      	adds	r0, r3, #1
 800b180:	8010      	strh	r0, [r2, #0]
 800b182:	001a      	movs	r2, r3
 800b184:	b289      	uxth	r1, r1
 800b186:	4b18      	ldr	r3, [pc, #96]	@ (800b1e8 <writeHoldingRegs+0x134>)
 800b188:	0052      	lsls	r2, r2, #1
 800b18a:	52d1      	strh	r1, [r2, r3]
	for (int i = 0; i < numRegs; i++) {
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	3301      	adds	r3, #1
 800b190:	60fb      	str	r3, [r7, #12]
 800b192:	230a      	movs	r3, #10
 800b194:	18fb      	adds	r3, r7, r3
 800b196:	881b      	ldrh	r3, [r3, #0]
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	429a      	cmp	r2, r3
 800b19c:	dbcf      	blt.n	800b13e <writeHoldingRegs+0x8a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800b19e:	4b13      	ldr	r3, [pc, #76]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1a0:	2207      	movs	r2, #7
 800b1a2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800b1a4:	4b0f      	ldr	r3, [pc, #60]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b1a6:	785a      	ldrb	r2, [r3, #1]
 800b1a8:	4b10      	ldr	r3, [pc, #64]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1aa:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800b1ac:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b1ae:	789a      	ldrb	r2, [r3, #2]
 800b1b0:	4b0e      	ldr	r3, [pc, #56]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1b2:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800b1b4:	4b0b      	ldr	r3, [pc, #44]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b1b6:	78da      	ldrb	r2, [r3, #3]
 800b1b8:	4b0c      	ldr	r3, [pc, #48]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1ba:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800b1bc:	4b09      	ldr	r3, [pc, #36]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b1be:	791a      	ldrb	r2, [r3, #4]
 800b1c0:	4b0a      	ldr	r3, [pc, #40]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1c2:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800b1c4:	4b07      	ldr	r3, [pc, #28]	@ (800b1e4 <writeHoldingRegs+0x130>)
 800b1c6:	795a      	ldrb	r2, [r3, #5]
 800b1c8:	4b08      	ldr	r3, [pc, #32]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1ca:	715a      	strb	r2, [r3, #5]

	increment_success_count();
 800b1cc:	f000 fcda 	bl	800bb84 <increment_success_count>
	sendData(TxData, 6); // send data... CRC will be calculated in the function itself
 800b1d0:	4b06      	ldr	r3, [pc, #24]	@ (800b1ec <writeHoldingRegs+0x138>)
 800b1d2:	2106      	movs	r1, #6
 800b1d4:	0018      	movs	r0, r3
 800b1d6:	f7ff fc5d 	bl	800aa94 <sendData>
	return 1;   // success
 800b1da:	2301      	movs	r3, #1
}
 800b1dc:	0018      	movs	r0, r3
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	b006      	add	sp, #24
 800b1e2:	bd80      	pop	{r7, pc}
 800b1e4:	20000084 	.word	0x20000084
 800b1e8:	2000000c 	.word	0x2000000c
 800b1ec:	20000184 	.word	0x20000184

0800b1f0 <writeSingleReg>:

uint8_t writeSingleReg(void) {
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]); // start Register Address
 800b1f6:	4b24      	ldr	r3, [pc, #144]	@ (800b288 <writeSingleReg+0x98>)
 800b1f8:	789b      	ldrb	r3, [r3, #2]
 800b1fa:	b21b      	sxth	r3, r3
 800b1fc:	021b      	lsls	r3, r3, #8
 800b1fe:	b21a      	sxth	r2, r3
 800b200:	4b21      	ldr	r3, [pc, #132]	@ (800b288 <writeSingleReg+0x98>)
 800b202:	78db      	ldrb	r3, [r3, #3]
 800b204:	b21b      	sxth	r3, r3
 800b206:	4313      	orrs	r3, r2
 800b208:	b21a      	sxth	r2, r3
 800b20a:	1dbb      	adds	r3, r7, #6
 800b20c:	801a      	strh	r2, [r3, #0]

	// Updated address check for 5 registers (Index 0-2)
	if (startAddr > 2) // The Register Address can not be more than 2 as we only have record of 3 Registers in total
 800b20e:	1dbb      	adds	r3, r7, #6
 800b210:	881b      	ldrh	r3, [r3, #0]
 800b212:	2b02      	cmp	r3, #2
 800b214:	d904      	bls.n	800b220 <writeSingleReg+0x30>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b216:	2002      	movs	r0, #2
 800b218:	f7ff fc6e 	bl	800aaf8 <modbusException>
		return 0;
 800b21c:	2300      	movs	r3, #0
 800b21e:	e02e      	b.n	800b27e <writeSingleReg+0x8e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4] << 8) | RxData[5];
 800b220:	4b19      	ldr	r3, [pc, #100]	@ (800b288 <writeSingleReg+0x98>)
 800b222:	791b      	ldrb	r3, [r3, #4]
 800b224:	b21b      	sxth	r3, r3
 800b226:	021b      	lsls	r3, r3, #8
 800b228:	b21a      	sxth	r2, r3
 800b22a:	4b17      	ldr	r3, [pc, #92]	@ (800b288 <writeSingleReg+0x98>)
 800b22c:	795b      	ldrb	r3, [r3, #5]
 800b22e:	b21b      	sxth	r3, r3
 800b230:	4313      	orrs	r3, r2
 800b232:	b219      	sxth	r1, r3
 800b234:	1dbb      	adds	r3, r7, #6
 800b236:	881a      	ldrh	r2, [r3, #0]
 800b238:	b289      	uxth	r1, r1
 800b23a:	4b14      	ldr	r3, [pc, #80]	@ (800b28c <writeSingleReg+0x9c>)
 800b23c:	0052      	lsls	r2, r2, #1
 800b23e:	52d1      	strh	r1, [r2, r3]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800b240:	4b13      	ldr	r3, [pc, #76]	@ (800b290 <writeSingleReg+0xa0>)
 800b242:	2207      	movs	r2, #7
 800b244:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800b246:	4b10      	ldr	r3, [pc, #64]	@ (800b288 <writeSingleReg+0x98>)
 800b248:	785a      	ldrb	r2, [r3, #1]
 800b24a:	4b11      	ldr	r3, [pc, #68]	@ (800b290 <writeSingleReg+0xa0>)
 800b24c:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800b24e:	4b0e      	ldr	r3, [pc, #56]	@ (800b288 <writeSingleReg+0x98>)
 800b250:	789a      	ldrb	r2, [r3, #2]
 800b252:	4b0f      	ldr	r3, [pc, #60]	@ (800b290 <writeSingleReg+0xa0>)
 800b254:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800b256:	4b0c      	ldr	r3, [pc, #48]	@ (800b288 <writeSingleReg+0x98>)
 800b258:	78da      	ldrb	r2, [r3, #3]
 800b25a:	4b0d      	ldr	r3, [pc, #52]	@ (800b290 <writeSingleReg+0xa0>)
 800b25c:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800b25e:	4b0a      	ldr	r3, [pc, #40]	@ (800b288 <writeSingleReg+0x98>)
 800b260:	791a      	ldrb	r2, [r3, #4]
 800b262:	4b0b      	ldr	r3, [pc, #44]	@ (800b290 <writeSingleReg+0xa0>)
 800b264:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800b266:	4b08      	ldr	r3, [pc, #32]	@ (800b288 <writeSingleReg+0x98>)
 800b268:	795a      	ldrb	r2, [r3, #5]
 800b26a:	4b09      	ldr	r3, [pc, #36]	@ (800b290 <writeSingleReg+0xa0>)
 800b26c:	715a      	strb	r2, [r3, #5]

	increment_success_count();
 800b26e:	f000 fc89 	bl	800bb84 <increment_success_count>
	sendData(TxData, 6); // send data... CRC will be calculated in the function itself
 800b272:	4b07      	ldr	r3, [pc, #28]	@ (800b290 <writeSingleReg+0xa0>)
 800b274:	2106      	movs	r1, #6
 800b276:	0018      	movs	r0, r3
 800b278:	f7ff fc0c 	bl	800aa94 <sendData>
	return 1;   // success
 800b27c:	2301      	movs	r3, #1
}
 800b27e:	0018      	movs	r0, r3
 800b280:	46bd      	mov	sp, r7
 800b282:	b002      	add	sp, #8
 800b284:	bd80      	pop	{r7, pc}
 800b286:	46c0      	nop			@ (mov r8, r8)
 800b288:	20000084 	.word	0x20000084
 800b28c:	2000000c 	.word	0x2000000c
 800b290:	20000184 	.word	0x20000184

0800b294 <writeSingleCoil>:

uint8_t writeSingleCoil(void) {
 800b294:	b580      	push	{r7, lr}
 800b296:	b084      	sub	sp, #16
 800b298:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]);  // start Coil Address
 800b29a:	4b3e      	ldr	r3, [pc, #248]	@ (800b394 <writeSingleCoil+0x100>)
 800b29c:	789b      	ldrb	r3, [r3, #2]
 800b29e:	b21b      	sxth	r3, r3
 800b2a0:	021b      	lsls	r3, r3, #8
 800b2a2:	b21a      	sxth	r2, r3
 800b2a4:	4b3b      	ldr	r3, [pc, #236]	@ (800b394 <writeSingleCoil+0x100>)
 800b2a6:	78db      	ldrb	r3, [r3, #3]
 800b2a8:	b21b      	sxth	r3, r3
 800b2aa:	4313      	orrs	r3, r2
 800b2ac:	b21a      	sxth	r2, r3
 800b2ae:	210e      	movs	r1, #14
 800b2b0:	187b      	adds	r3, r7, r1
 800b2b2:	801a      	strh	r2, [r3, #0]

	// Updated address check for 6 coils (Index 0-5)
	if (startAddr > 5) // The Coil Address can not be more than 5 as we only have record of 6 Coils in total
 800b2b4:	187b      	adds	r3, r7, r1
 800b2b6:	881b      	ldrh	r3, [r3, #0]
 800b2b8:	2b05      	cmp	r3, #5
 800b2ba:	d904      	bls.n	800b2c6 <writeSingleCoil+0x32>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b2bc:	2002      	movs	r0, #2
 800b2be:	f7ff fc1b 	bl	800aaf8 <modbusException>
		return 0;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	e061      	b.n	800b38a <writeSingleCoil+0xf6>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr / 8; // which byte we have to start writing the data into
 800b2c6:	220e      	movs	r2, #14
 800b2c8:	18bb      	adds	r3, r7, r2
 800b2ca:	881b      	ldrh	r3, [r3, #0]
 800b2cc:	08db      	lsrs	r3, r3, #3
 800b2ce:	b29b      	uxth	r3, r3
 800b2d0:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr % 8; // The shift position in the first byte
 800b2d2:	1dbb      	adds	r3, r7, #6
 800b2d4:	18ba      	adds	r2, r7, r2
 800b2d6:	8812      	ldrh	r2, [r2, #0]
 800b2d8:	2107      	movs	r1, #7
 800b2da:	400a      	ands	r2, r1
 800b2dc:	801a      	strh	r2, [r3, #0]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00)) {
 800b2de:	4b2d      	ldr	r3, [pc, #180]	@ (800b394 <writeSingleCoil+0x100>)
 800b2e0:	791b      	ldrb	r3, [r3, #4]
 800b2e2:	2bff      	cmp	r3, #255	@ 0xff
 800b2e4:	d117      	bne.n	800b316 <writeSingleCoil+0x82>
 800b2e6:	4b2b      	ldr	r3, [pc, #172]	@ (800b394 <writeSingleCoil+0x100>)
 800b2e8:	795b      	ldrb	r3, [r3, #5]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d113      	bne.n	800b316 <writeSingleCoil+0x82>
		Coils_Database[startByte] |= 1 << bitPosition; // Replace that bit with 1
 800b2ee:	4a2a      	ldr	r2, [pc, #168]	@ (800b398 <writeSingleCoil+0x104>)
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	18d3      	adds	r3, r2, r3
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	b25a      	sxtb	r2, r3
 800b2f8:	1dbb      	adds	r3, r7, #6
 800b2fa:	881b      	ldrh	r3, [r3, #0]
 800b2fc:	2101      	movs	r1, #1
 800b2fe:	4099      	lsls	r1, r3
 800b300:	000b      	movs	r3, r1
 800b302:	b25b      	sxtb	r3, r3
 800b304:	4313      	orrs	r3, r2
 800b306:	b25b      	sxtb	r3, r3
 800b308:	b2d9      	uxtb	r1, r3
 800b30a:	4a23      	ldr	r2, [pc, #140]	@ (800b398 <writeSingleCoil+0x104>)
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	18d3      	adds	r3, r2, r3
 800b310:	1c0a      	adds	r2, r1, #0
 800b312:	701a      	strb	r2, [r3, #0]
 800b314:	e01c      	b.n	800b350 <writeSingleCoil+0xbc>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00)) {
 800b316:	4b1f      	ldr	r3, [pc, #124]	@ (800b394 <writeSingleCoil+0x100>)
 800b318:	791b      	ldrb	r3, [r3, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d118      	bne.n	800b350 <writeSingleCoil+0xbc>
 800b31e:	4b1d      	ldr	r3, [pc, #116]	@ (800b394 <writeSingleCoil+0x100>)
 800b320:	795b      	ldrb	r3, [r3, #5]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d114      	bne.n	800b350 <writeSingleCoil+0xbc>
		Coils_Database[startByte] &= ~(1 << bitPosition); // Replace that bit with 0
 800b326:	4a1c      	ldr	r2, [pc, #112]	@ (800b398 <writeSingleCoil+0x104>)
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	18d3      	adds	r3, r2, r3
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	b25b      	sxtb	r3, r3
 800b330:	1dba      	adds	r2, r7, #6
 800b332:	8812      	ldrh	r2, [r2, #0]
 800b334:	2101      	movs	r1, #1
 800b336:	4091      	lsls	r1, r2
 800b338:	000a      	movs	r2, r1
 800b33a:	b252      	sxtb	r2, r2
 800b33c:	43d2      	mvns	r2, r2
 800b33e:	b252      	sxtb	r2, r2
 800b340:	4013      	ands	r3, r2
 800b342:	b25b      	sxtb	r3, r3
 800b344:	b2d9      	uxtb	r1, r3
 800b346:	4a14      	ldr	r2, [pc, #80]	@ (800b398 <writeSingleCoil+0x104>)
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	18d3      	adds	r3, r2, r3
 800b34c:	1c0a      	adds	r2, r1, #0
 800b34e:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800b350:	4b12      	ldr	r3, [pc, #72]	@ (800b39c <writeSingleCoil+0x108>)
 800b352:	2207      	movs	r2, #7
 800b354:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800b356:	4b0f      	ldr	r3, [pc, #60]	@ (800b394 <writeSingleCoil+0x100>)
 800b358:	785a      	ldrb	r2, [r3, #1]
 800b35a:	4b10      	ldr	r3, [pc, #64]	@ (800b39c <writeSingleCoil+0x108>)
 800b35c:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800b35e:	4b0d      	ldr	r3, [pc, #52]	@ (800b394 <writeSingleCoil+0x100>)
 800b360:	789a      	ldrb	r2, [r3, #2]
 800b362:	4b0e      	ldr	r3, [pc, #56]	@ (800b39c <writeSingleCoil+0x108>)
 800b364:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800b366:	4b0b      	ldr	r3, [pc, #44]	@ (800b394 <writeSingleCoil+0x100>)
 800b368:	78da      	ldrb	r2, [r3, #3]
 800b36a:	4b0c      	ldr	r3, [pc, #48]	@ (800b39c <writeSingleCoil+0x108>)
 800b36c:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800b36e:	4b09      	ldr	r3, [pc, #36]	@ (800b394 <writeSingleCoil+0x100>)
 800b370:	791a      	ldrb	r2, [r3, #4]
 800b372:	4b0a      	ldr	r3, [pc, #40]	@ (800b39c <writeSingleCoil+0x108>)
 800b374:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800b376:	4b07      	ldr	r3, [pc, #28]	@ (800b394 <writeSingleCoil+0x100>)
 800b378:	795a      	ldrb	r2, [r3, #5]
 800b37a:	4b08      	ldr	r3, [pc, #32]	@ (800b39c <writeSingleCoil+0x108>)
 800b37c:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6); // send data... CRC will be calculated in the function itself
 800b37e:	4b07      	ldr	r3, [pc, #28]	@ (800b39c <writeSingleCoil+0x108>)
 800b380:	2106      	movs	r1, #6
 800b382:	0018      	movs	r0, r3
 800b384:	f7ff fb86 	bl	800aa94 <sendData>
	return 1;   // success
 800b388:	2301      	movs	r3, #1
}
 800b38a:	0018      	movs	r0, r3
 800b38c:	46bd      	mov	sp, r7
 800b38e:	b004      	add	sp, #16
 800b390:	bd80      	pop	{r7, pc}
 800b392:	46c0      	nop			@ (mov r8, r8)
 800b394:	20000084 	.word	0x20000084
 800b398:	20000014 	.word	0x20000014
 800b39c:	20000184 	.word	0x20000184

0800b3a0 <writeMultiCoils>:

uint8_t writeMultiCoils(void) {
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b088      	sub	sp, #32
 800b3a4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2] << 8) | RxData[3]);  // start Coil Address
 800b3a6:	4b68      	ldr	r3, [pc, #416]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b3a8:	789b      	ldrb	r3, [r3, #2]
 800b3aa:	b21b      	sxth	r3, r3
 800b3ac:	021b      	lsls	r3, r3, #8
 800b3ae:	b21a      	sxth	r2, r3
 800b3b0:	4b65      	ldr	r3, [pc, #404]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b3b2:	78db      	ldrb	r3, [r3, #3]
 800b3b4:	b21b      	sxth	r3, r3
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	b21a      	sxth	r2, r3
 800b3ba:	230a      	movs	r3, #10
 800b3bc:	18fb      	adds	r3, r7, r3
 800b3be:	801a      	strh	r2, [r3, #0]

	uint16_t numCoils = ((RxData[4] << 8) | RxData[5]); // number to coils master has requested
 800b3c0:	4b61      	ldr	r3, [pc, #388]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b3c2:	791b      	ldrb	r3, [r3, #4]
 800b3c4:	b21b      	sxth	r3, r3
 800b3c6:	021b      	lsls	r3, r3, #8
 800b3c8:	b21a      	sxth	r2, r3
 800b3ca:	4b5f      	ldr	r3, [pc, #380]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b3cc:	795b      	ldrb	r3, [r3, #5]
 800b3ce:	b21b      	sxth	r3, r3
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	b21a      	sxth	r2, r3
 800b3d4:	2108      	movs	r1, #8
 800b3d6:	187b      	adds	r3, r7, r1
 800b3d8:	801a      	strh	r2, [r3, #0]
	if ((numCoils < 1) || (numCoils > 1968)) // maximum no. of coils as per the PDF
 800b3da:	000a      	movs	r2, r1
 800b3dc:	18bb      	adds	r3, r7, r2
 800b3de:	881b      	ldrh	r3, [r3, #0]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d005      	beq.n	800b3f0 <writeMultiCoils+0x50>
 800b3e4:	18bb      	adds	r3, r7, r2
 800b3e6:	881a      	ldrh	r2, [r3, #0]
 800b3e8:	23f6      	movs	r3, #246	@ 0xf6
 800b3ea:	00db      	lsls	r3, r3, #3
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d904      	bls.n	800b3fa <writeMultiCoils+0x5a>
			{
		modbusException(ILLEGAL_DATA_VALUE);  // send an exception
 800b3f0:	2003      	movs	r0, #3
 800b3f2:	f7ff fb81 	bl	800aaf8 <modbusException>
		return 0;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	e0a1      	b.n	800b53e <writeMultiCoils+0x19e>
	}

	uint16_t endAddr = startAddr + numCoils - 1;  // Last coils address
 800b3fa:	230a      	movs	r3, #10
 800b3fc:	18fa      	adds	r2, r7, r3
 800b3fe:	2308      	movs	r3, #8
 800b400:	18fb      	adds	r3, r7, r3
 800b402:	8812      	ldrh	r2, [r2, #0]
 800b404:	881b      	ldrh	r3, [r3, #0]
 800b406:	18d3      	adds	r3, r2, r3
 800b408:	b29a      	uxth	r2, r3
 800b40a:	1dbb      	adds	r3, r7, #6
 800b40c:	3a01      	subs	r2, #1
 800b40e:	801a      	strh	r2, [r3, #0]
	// Updated address check for 6 coils (Index 0-5)
	if (endAddr > 5) // end coil can not be more than 5 as we only have record of 6 (0-5) coils in total
 800b410:	1dbb      	adds	r3, r7, #6
 800b412:	881b      	ldrh	r3, [r3, #0]
 800b414:	2b05      	cmp	r3, #5
 800b416:	d904      	bls.n	800b422 <writeMultiCoils+0x82>
			{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800b418:	2002      	movs	r0, #2
 800b41a:	f7ff fb6d 	bl	800aaf8 <modbusException>
		return 0;
 800b41e:	2300      	movs	r3, #0
 800b420:	e08d      	b.n	800b53e <writeMultiCoils+0x19e>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr / 8; // which byte we have to start writing the data into
 800b422:	220a      	movs	r2, #10
 800b424:	18bb      	adds	r3, r7, r2
 800b426:	881b      	ldrh	r3, [r3, #0]
 800b428:	08db      	lsrs	r3, r3, #3
 800b42a:	b29b      	uxth	r3, r3
 800b42c:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr % 8; // The shift position in the first byte
 800b42e:	231a      	movs	r3, #26
 800b430:	18fb      	adds	r3, r7, r3
 800b432:	18ba      	adds	r2, r7, r2
 800b434:	8812      	ldrh	r2, [r2, #0]
 800b436:	2107      	movs	r1, #7
 800b438:	400a      	ands	r2, r1
 800b43a:	801a      	strh	r2, [r3, #0]
	int indxPosition = 0; // The shift position in the current indx of the RxData buffer
 800b43c:	2300      	movs	r3, #0
 800b43e:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800b440:	2307      	movs	r3, #7
 800b442:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i = 0; i < numCoils; i++) {
 800b444:	2300      	movs	r3, #0
 800b446:	60fb      	str	r3, [r7, #12]
 800b448:	e054      	b.n	800b4f4 <writeMultiCoils+0x154>
		if (((RxData[indx] >> indxPosition) & 0x01) == 1) {
 800b44a:	4a3f      	ldr	r2, [pc, #252]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	18d3      	adds	r3, r2, r3
 800b450:	781b      	ldrb	r3, [r3, #0]
 800b452:	001a      	movs	r2, r3
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	411a      	asrs	r2, r3
 800b458:	0013      	movs	r3, r2
 800b45a:	2201      	movs	r2, #1
 800b45c:	4013      	ands	r3, r2
 800b45e:	d014      	beq.n	800b48a <writeMultiCoils+0xea>
			Coils_Database[startByte] |= 1 << bitPosition; // replace that bit with 1
 800b460:	4a3a      	ldr	r2, [pc, #232]	@ (800b54c <writeMultiCoils+0x1ac>)
 800b462:	69fb      	ldr	r3, [r7, #28]
 800b464:	18d3      	adds	r3, r2, r3
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	b25a      	sxtb	r2, r3
 800b46a:	231a      	movs	r3, #26
 800b46c:	18fb      	adds	r3, r7, r3
 800b46e:	881b      	ldrh	r3, [r3, #0]
 800b470:	2101      	movs	r1, #1
 800b472:	4099      	lsls	r1, r3
 800b474:	000b      	movs	r3, r1
 800b476:	b25b      	sxtb	r3, r3
 800b478:	4313      	orrs	r3, r2
 800b47a:	b25b      	sxtb	r3, r3
 800b47c:	b2d9      	uxtb	r1, r3
 800b47e:	4a33      	ldr	r2, [pc, #204]	@ (800b54c <writeMultiCoils+0x1ac>)
 800b480:	69fb      	ldr	r3, [r7, #28]
 800b482:	18d3      	adds	r3, r2, r3
 800b484:	1c0a      	adds	r2, r1, #0
 800b486:	701a      	strb	r2, [r3, #0]
 800b488:	e015      	b.n	800b4b6 <writeMultiCoils+0x116>
		} else {
			Coils_Database[startByte] &= ~(1 << bitPosition); // replace that bit with 0
 800b48a:	4a30      	ldr	r2, [pc, #192]	@ (800b54c <writeMultiCoils+0x1ac>)
 800b48c:	69fb      	ldr	r3, [r7, #28]
 800b48e:	18d3      	adds	r3, r2, r3
 800b490:	781b      	ldrb	r3, [r3, #0]
 800b492:	b25b      	sxtb	r3, r3
 800b494:	221a      	movs	r2, #26
 800b496:	18ba      	adds	r2, r7, r2
 800b498:	8812      	ldrh	r2, [r2, #0]
 800b49a:	2101      	movs	r1, #1
 800b49c:	4091      	lsls	r1, r2
 800b49e:	000a      	movs	r2, r1
 800b4a0:	b252      	sxtb	r2, r2
 800b4a2:	43d2      	mvns	r2, r2
 800b4a4:	b252      	sxtb	r2, r2
 800b4a6:	4013      	ands	r3, r2
 800b4a8:	b25b      	sxtb	r3, r3
 800b4aa:	b2d9      	uxtb	r1, r3
 800b4ac:	4a27      	ldr	r2, [pc, #156]	@ (800b54c <writeMultiCoils+0x1ac>)
 800b4ae:	69fb      	ldr	r3, [r7, #28]
 800b4b0:	18d3      	adds	r3, r2, r3
 800b4b2:	1c0a      	adds	r2, r1, #0
 800b4b4:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++;
 800b4b6:	211a      	movs	r1, #26
 800b4b8:	187b      	adds	r3, r7, r1
 800b4ba:	881a      	ldrh	r2, [r3, #0]
 800b4bc:	187b      	adds	r3, r7, r1
 800b4be:	3201      	adds	r2, #1
 800b4c0:	801a      	strh	r2, [r3, #0]
		indxPosition++;
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	617b      	str	r3, [r7, #20]

		if (indxPosition > 7) // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	2b07      	cmp	r3, #7
 800b4cc:	dd04      	ble.n	800b4d8 <writeMultiCoils+0x138>
				{
			indxPosition = 0;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	617b      	str	r3, [r7, #20]
			indx++;
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	3301      	adds	r3, #1
 800b4d6:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition > 7) // if the bitposition exceeds 7, we have to increment the startbyte
 800b4d8:	221a      	movs	r2, #26
 800b4da:	18bb      	adds	r3, r7, r2
 800b4dc:	881b      	ldrh	r3, [r3, #0]
 800b4de:	2b07      	cmp	r3, #7
 800b4e0:	d905      	bls.n	800b4ee <writeMultiCoils+0x14e>
				{
			bitPosition = 0;
 800b4e2:	18bb      	adds	r3, r7, r2
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	801a      	strh	r2, [r3, #0]
			startByte++;
 800b4e8:	69fb      	ldr	r3, [r7, #28]
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	61fb      	str	r3, [r7, #28]
	for (int i = 0; i < numCoils; i++) {
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	3301      	adds	r3, #1
 800b4f2:	60fb      	str	r3, [r7, #12]
 800b4f4:	2308      	movs	r3, #8
 800b4f6:	18fb      	adds	r3, r7, r3
 800b4f8:	881b      	ldrh	r3, [r3, #0]
 800b4fa:	68fa      	ldr	r2, [r7, #12]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	dba4      	blt.n	800b44a <writeMultiCoils+0xaa>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800b500:	4b13      	ldr	r3, [pc, #76]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b502:	2207      	movs	r2, #7
 800b504:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800b506:	4b10      	ldr	r3, [pc, #64]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b508:	785a      	ldrb	r2, [r3, #1]
 800b50a:	4b11      	ldr	r3, [pc, #68]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b50c:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800b50e:	4b0e      	ldr	r3, [pc, #56]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b510:	789a      	ldrb	r2, [r3, #2]
 800b512:	4b0f      	ldr	r3, [pc, #60]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b514:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800b516:	4b0c      	ldr	r3, [pc, #48]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b518:	78da      	ldrb	r2, [r3, #3]
 800b51a:	4b0d      	ldr	r3, [pc, #52]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b51c:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800b51e:	4b0a      	ldr	r3, [pc, #40]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b520:	791a      	ldrb	r2, [r3, #4]
 800b522:	4b0b      	ldr	r3, [pc, #44]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b524:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800b526:	4b08      	ldr	r3, [pc, #32]	@ (800b548 <writeMultiCoils+0x1a8>)
 800b528:	795a      	ldrb	r2, [r3, #5]
 800b52a:	4b09      	ldr	r3, [pc, #36]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b52c:	715a      	strb	r2, [r3, #5]

	increment_success_count();
 800b52e:	f000 fb29 	bl	800bb84 <increment_success_count>
	sendData(TxData, 6); // send data... CRC will be calculated in the function itself
 800b532:	4b07      	ldr	r3, [pc, #28]	@ (800b550 <writeMultiCoils+0x1b0>)
 800b534:	2106      	movs	r1, #6
 800b536:	0018      	movs	r0, r3
 800b538:	f7ff faac 	bl	800aa94 <sendData>
	return 1;   // success
 800b53c:	2301      	movs	r3, #1
}
 800b53e:	0018      	movs	r0, r3
 800b540:	46bd      	mov	sp, r7
 800b542:	b008      	add	sp, #32
 800b544:	bd80      	pop	{r7, pc}
 800b546:	46c0      	nop			@ (mov r8, r8)
 800b548:	20000084 	.word	0x20000084
 800b54c:	20000014 	.word	0x20000014
 800b550:	20000184 	.word	0x20000184

0800b554 <crc16>:
		0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59,
		0x58, 0x98, 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E,
		0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C, 0x44, 0x84, 0x85, 0x45, 0x87, 0x47,
		0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40 };

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length) {
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	000a      	movs	r2, r1
 800b55e:	1cbb      	adds	r3, r7, #2
 800b560:	801a      	strh	r2, [r3, #0]
	uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800b562:	230f      	movs	r3, #15
 800b564:	18fb      	adds	r3, r7, r3
 800b566:	22ff      	movs	r2, #255	@ 0xff
 800b568:	701a      	strb	r2, [r3, #0]
	uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800b56a:	230e      	movs	r3, #14
 800b56c:	18fb      	adds	r3, r7, r3
 800b56e:	22ff      	movs	r2, #255	@ 0xff
 800b570:	701a      	strb	r2, [r3, #0]
	unsigned int i; /* will index into CRC lookup */

	/* pass through message buffer */
	while (buffer_length--) {
 800b572:	e019      	b.n	800b5a8 <crc16+0x54>
		i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	1c5a      	adds	r2, r3, #1
 800b578:	607a      	str	r2, [r7, #4]
 800b57a:	781a      	ldrb	r2, [r3, #0]
 800b57c:	200e      	movs	r0, #14
 800b57e:	183b      	adds	r3, r7, r0
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	4053      	eors	r3, r2
 800b584:	b2db      	uxtb	r3, r3
 800b586:	60bb      	str	r3, [r7, #8]
		crc_lo = crc_hi ^ table_crc_hi[i];
 800b588:	4a13      	ldr	r2, [pc, #76]	@ (800b5d8 <crc16+0x84>)
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	18d3      	adds	r3, r2, r3
 800b58e:	7819      	ldrb	r1, [r3, #0]
 800b590:	183b      	adds	r3, r7, r0
 800b592:	200f      	movs	r0, #15
 800b594:	183a      	adds	r2, r7, r0
 800b596:	7812      	ldrb	r2, [r2, #0]
 800b598:	404a      	eors	r2, r1
 800b59a:	701a      	strb	r2, [r3, #0]
		crc_hi = table_crc_lo[i];
 800b59c:	183b      	adds	r3, r7, r0
 800b59e:	490f      	ldr	r1, [pc, #60]	@ (800b5dc <crc16+0x88>)
 800b5a0:	68ba      	ldr	r2, [r7, #8]
 800b5a2:	188a      	adds	r2, r1, r2
 800b5a4:	7812      	ldrb	r2, [r2, #0]
 800b5a6:	701a      	strb	r2, [r3, #0]
	while (buffer_length--) {
 800b5a8:	1cbb      	adds	r3, r7, #2
 800b5aa:	881b      	ldrh	r3, [r3, #0]
 800b5ac:	1cba      	adds	r2, r7, #2
 800b5ae:	1e59      	subs	r1, r3, #1
 800b5b0:	8011      	strh	r1, [r2, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d1de      	bne.n	800b574 <crc16+0x20>
	}

	return (crc_hi << 8 | crc_lo);
 800b5b6:	230f      	movs	r3, #15
 800b5b8:	18fb      	adds	r3, r7, r3
 800b5ba:	781b      	ldrb	r3, [r3, #0]
 800b5bc:	b21b      	sxth	r3, r3
 800b5be:	021b      	lsls	r3, r3, #8
 800b5c0:	b21a      	sxth	r2, r3
 800b5c2:	230e      	movs	r3, #14
 800b5c4:	18fb      	adds	r3, r7, r3
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	b21b      	sxth	r3, r3
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	b21b      	sxth	r3, r3
 800b5ce:	b29b      	uxth	r3, r3
}
 800b5d0:	0018      	movs	r0, r3
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	b004      	add	sp, #16
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	0800d0a4 	.word	0x0800d0a4
 800b5dc:	0800d1a4 	.word	0x0800d1a4

0800b5e0 <map_adc_value>:
/* ==================================================================== */

/**
 * @brief Maps a value from one range (0-in_max) to another (0-out_max).
 */
uint16_t map_adc_value(uint32_t val, uint32_t in_max, uint32_t out_max) {
 800b5e0:	b590      	push	{r4, r7, lr}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	60f8      	str	r0, [r7, #12]
 800b5e8:	60b9      	str	r1, [r7, #8]
 800b5ea:	607a      	str	r2, [r7, #4]
	// Using float math for precision
	return (uint16_t) (((float) val / (float) in_max) * (float) out_max);
 800b5ec:	68f8      	ldr	r0, [r7, #12]
 800b5ee:	f7f6 f885 	bl	80016fc <__aeabi_ui2f>
 800b5f2:	1c04      	adds	r4, r0, #0
 800b5f4:	68b8      	ldr	r0, [r7, #8]
 800b5f6:	f7f6 f881 	bl	80016fc <__aeabi_ui2f>
 800b5fa:	1c03      	adds	r3, r0, #0
 800b5fc:	1c19      	adds	r1, r3, #0
 800b5fe:	1c20      	adds	r0, r4, #0
 800b600:	f7f5 fa80 	bl	8000b04 <__aeabi_fdiv>
 800b604:	1c03      	adds	r3, r0, #0
 800b606:	1c1c      	adds	r4, r3, #0
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f7f6 f877 	bl	80016fc <__aeabi_ui2f>
 800b60e:	1c03      	adds	r3, r0, #0
 800b610:	1c19      	adds	r1, r3, #0
 800b612:	1c20      	adds	r0, r4, #0
 800b614:	f7f5 fc44 	bl	8000ea0 <__aeabi_fmul>
 800b618:	1c03      	adds	r3, r0, #0
 800b61a:	1c18      	adds	r0, r3, #0
 800b61c:	f7f4 ff7e 	bl	800051c <__aeabi_f2uiz>
 800b620:	0003      	movs	r3, r0
 800b622:	b29b      	uxth	r3, r3
}
 800b624:	0018      	movs	r0, r3
 800b626:	46bd      	mov	sp, r7
 800b628:	b005      	add	sp, #20
 800b62a:	bd90      	pop	{r4, r7, pc}

0800b62c <process_ntc>:

/**
 * @brief Calculates NTC temperature (in Celsius) from raw ADC value.
 */
double process_ntc(uint32_t analogValue) {
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b086      	sub	sp, #24
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
	double temperature;
	// Assuming 12-bit ADC (0-4095)
	uint32_t adcval = 4096 - analogValue;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2280      	movs	r2, #128	@ 0x80
 800b638:	0152      	lsls	r2, r2, #5
 800b63a:	1ad3      	subs	r3, r2, r3
 800b63c:	617b      	str	r3, [r7, #20]

	temperature = log((adcval * 10000) / (4095 - adcval));
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	4a2b      	ldr	r2, [pc, #172]	@ (800b6f0 <process_ntc+0xc4>)
 800b642:	435a      	muls	r2, r3
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	492b      	ldr	r1, [pc, #172]	@ (800b6f4 <process_ntc+0xc8>)
 800b648:	1acb      	subs	r3, r1, r3
 800b64a:	0019      	movs	r1, r3
 800b64c:	0010      	movs	r0, r2
 800b64e:	f7f4 fd57 	bl	8000100 <__udivsi3>
 800b652:	0003      	movs	r3, r0
 800b654:	0018      	movs	r0, r3
 800b656:	f7f8 f813 	bl	8003680 <__aeabi_ui2d>
 800b65a:	0002      	movs	r2, r0
 800b65c:	000b      	movs	r3, r1
 800b65e:	0010      	movs	r0, r2
 800b660:	0019      	movs	r1, r3
 800b662:	f000 ff01 	bl	800c468 <log>
 800b666:	0002      	movs	r2, r0
 800b668:	000b      	movs	r3, r1
 800b66a:	60ba      	str	r2, [r7, #8]
 800b66c:	60fb      	str	r3, [r7, #12]
	temperature = 1
			/ (0.001129148
					+ (0.000234125
							+ (0.0000000876741 * temperature * temperature))
 800b66e:	4a22      	ldr	r2, [pc, #136]	@ (800b6f8 <process_ntc+0xcc>)
 800b670:	4b22      	ldr	r3, [pc, #136]	@ (800b6fc <process_ntc+0xd0>)
 800b672:	68b8      	ldr	r0, [r7, #8]
 800b674:	68f9      	ldr	r1, [r7, #12]
 800b676:	f7f7 f887 	bl	8002788 <__aeabi_dmul>
 800b67a:	0002      	movs	r2, r0
 800b67c:	000b      	movs	r3, r1
 800b67e:	0010      	movs	r0, r2
 800b680:	0019      	movs	r1, r3
 800b682:	68ba      	ldr	r2, [r7, #8]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f7f7 f87f 	bl	8002788 <__aeabi_dmul>
 800b68a:	0002      	movs	r2, r0
 800b68c:	000b      	movs	r3, r1
 800b68e:	0010      	movs	r0, r2
 800b690:	0019      	movs	r1, r3
 800b692:	4a1b      	ldr	r2, [pc, #108]	@ (800b700 <process_ntc+0xd4>)
 800b694:	4b1b      	ldr	r3, [pc, #108]	@ (800b704 <process_ntc+0xd8>)
 800b696:	f7f6 f877 	bl	8001788 <__aeabi_dadd>
 800b69a:	0002      	movs	r2, r0
 800b69c:	000b      	movs	r3, r1
 800b69e:	0010      	movs	r0, r2
 800b6a0:	0019      	movs	r1, r3
							* temperature);
 800b6a2:	68ba      	ldr	r2, [r7, #8]
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f7f7 f86f 	bl	8002788 <__aeabi_dmul>
 800b6aa:	0002      	movs	r2, r0
 800b6ac:	000b      	movs	r3, r1
 800b6ae:	0010      	movs	r0, r2
 800b6b0:	0019      	movs	r1, r3
					+ (0.000234125
 800b6b2:	4a15      	ldr	r2, [pc, #84]	@ (800b708 <process_ntc+0xdc>)
 800b6b4:	4b15      	ldr	r3, [pc, #84]	@ (800b70c <process_ntc+0xe0>)
 800b6b6:	f7f6 f867 	bl	8001788 <__aeabi_dadd>
 800b6ba:	0002      	movs	r2, r0
 800b6bc:	000b      	movs	r3, r1
	temperature = 1
 800b6be:	2000      	movs	r0, #0
 800b6c0:	4913      	ldr	r1, [pc, #76]	@ (800b710 <process_ntc+0xe4>)
 800b6c2:	f7f6 fc27 	bl	8001f14 <__aeabi_ddiv>
 800b6c6:	0002      	movs	r2, r0
 800b6c8:	000b      	movs	r3, r1
 800b6ca:	60ba      	str	r2, [r7, #8]
 800b6cc:	60fb      	str	r3, [r7, #12]
	temperature = temperature - 273.15;
 800b6ce:	4a11      	ldr	r2, [pc, #68]	@ (800b714 <process_ntc+0xe8>)
 800b6d0:	4b11      	ldr	r3, [pc, #68]	@ (800b718 <process_ntc+0xec>)
 800b6d2:	68b8      	ldr	r0, [r7, #8]
 800b6d4:	68f9      	ldr	r1, [r7, #12]
 800b6d6:	f7f7 fb3d 	bl	8002d54 <__aeabi_dsub>
 800b6da:	0002      	movs	r2, r0
 800b6dc:	000b      	movs	r3, r1
 800b6de:	60ba      	str	r2, [r7, #8]
 800b6e0:	60fb      	str	r3, [r7, #12]
	return temperature;
 800b6e2:	68ba      	ldr	r2, [r7, #8]
 800b6e4:	68fb      	ldr	r3, [r7, #12]
}
 800b6e6:	0010      	movs	r0, r2
 800b6e8:	0019      	movs	r1, r3
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	b006      	add	sp, #24
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	00002710 	.word	0x00002710
 800b6f4:	00000fff 	.word	0x00000fff
 800b6f8:	14170d19 	.word	0x14170d19
 800b6fc:	3e7788eb 	.word	0x3e7788eb
 800b700:	6fb4c3c2 	.word	0x6fb4c3c2
 800b704:	3f2eafee 	.word	0x3f2eafee
 800b708:	6edeb890 	.word	0x6edeb890
 800b70c:	3f527ffd 	.word	0x3f527ffd
 800b710:	3ff00000 	.word	0x3ff00000
 800b714:	66666666 	.word	0x66666666
 800b718:	40711266 	.word	0x40711266

0800b71c <process_adc_data>:
/**
 * @brief Processes raw ADC data from DMA and updates Modbus Input Registers.
 * @note  This is called by HAL_ADC_ConvCpltCallback in main.c
 * ADC Map: [0]=Trimpot1, [1]=Trimpot2, [2]=NTC, [3]=LDR
 */
void process_adc_data(void) {
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b082      	sub	sp, #8
 800b720:	af00      	add	r7, sp, #0
	/* === MODBUS BRIDGE: INPUT REGISTERS (3xxxx) === */

	// 30001 (Index 0): Trimpot 1 (Map 0-4095 to 0-10000)
	Input_Registers_Database[0] = map_adc_value(ADC_VAL[0], 4095, 10000);
 800b722:	4b1e      	ldr	r3, [pc, #120]	@ (800b79c <process_adc_data+0x80>)
 800b724:	881b      	ldrh	r3, [r3, #0]
 800b726:	b29b      	uxth	r3, r3
 800b728:	0018      	movs	r0, r3
 800b72a:	4a1d      	ldr	r2, [pc, #116]	@ (800b7a0 <process_adc_data+0x84>)
 800b72c:	4b1d      	ldr	r3, [pc, #116]	@ (800b7a4 <process_adc_data+0x88>)
 800b72e:	0019      	movs	r1, r3
 800b730:	f7ff ff56 	bl	800b5e0 <map_adc_value>
 800b734:	0003      	movs	r3, r0
 800b736:	001a      	movs	r2, r3
 800b738:	4b1b      	ldr	r3, [pc, #108]	@ (800b7a8 <process_adc_data+0x8c>)
 800b73a:	801a      	strh	r2, [r3, #0]

	// 30002 (Index 1): Trimpot 2 (Map 0-4095 to 0-10000)
	Input_Registers_Database[1] = map_adc_value(ADC_VAL[1], 4095, 10000);
 800b73c:	4b17      	ldr	r3, [pc, #92]	@ (800b79c <process_adc_data+0x80>)
 800b73e:	885b      	ldrh	r3, [r3, #2]
 800b740:	b29b      	uxth	r3, r3
 800b742:	0018      	movs	r0, r3
 800b744:	4a16      	ldr	r2, [pc, #88]	@ (800b7a0 <process_adc_data+0x84>)
 800b746:	4b17      	ldr	r3, [pc, #92]	@ (800b7a4 <process_adc_data+0x88>)
 800b748:	0019      	movs	r1, r3
 800b74a:	f7ff ff49 	bl	800b5e0 <map_adc_value>
 800b74e:	0003      	movs	r3, r0
 800b750:	001a      	movs	r2, r3
 800b752:	4b15      	ldr	r3, [pc, #84]	@ (800b7a8 <process_adc_data+0x8c>)
 800b754:	805a      	strh	r2, [r3, #2]

	// 30003 (Index 2): NTC Temperature (Map 0-4095 to C)
	double temp_c = process_ntc(ADC_VAL[2]);
 800b756:	4b11      	ldr	r3, [pc, #68]	@ (800b79c <process_adc_data+0x80>)
 800b758:	889b      	ldrh	r3, [r3, #4]
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	0018      	movs	r0, r3
 800b75e:	f7ff ff65 	bl	800b62c <process_ntc>
 800b762:	0002      	movs	r2, r0
 800b764:	000b      	movs	r3, r1
 800b766:	603a      	str	r2, [r7, #0]
 800b768:	607b      	str	r3, [r7, #4]
	// Store 25.45 C as 2545
	Input_Registers_Database[2] = (uint16_t) (temp_c);
 800b76a:	6838      	ldr	r0, [r7, #0]
 800b76c:	6879      	ldr	r1, [r7, #4]
 800b76e:	f7f4 feed 	bl	800054c <__aeabi_d2uiz>
 800b772:	0003      	movs	r3, r0
 800b774:	b29a      	uxth	r2, r3
 800b776:	4b0c      	ldr	r3, [pc, #48]	@ (800b7a8 <process_adc_data+0x8c>)
 800b778:	809a      	strh	r2, [r3, #4]

	// 30004 (Index 3): LDR (Map 0-4095 to 0-100%)
	Input_Registers_Database[3] = map_adc_value(ADC_VAL[3], 4095, 100);
 800b77a:	4b08      	ldr	r3, [pc, #32]	@ (800b79c <process_adc_data+0x80>)
 800b77c:	88db      	ldrh	r3, [r3, #6]
 800b77e:	b29b      	uxth	r3, r3
 800b780:	0018      	movs	r0, r3
 800b782:	4b08      	ldr	r3, [pc, #32]	@ (800b7a4 <process_adc_data+0x88>)
 800b784:	2264      	movs	r2, #100	@ 0x64
 800b786:	0019      	movs	r1, r3
 800b788:	f7ff ff2a 	bl	800b5e0 <map_adc_value>
 800b78c:	0003      	movs	r3, r0
 800b78e:	001a      	movs	r2, r3
 800b790:	4b05      	ldr	r3, [pc, #20]	@ (800b7a8 <process_adc_data+0x8c>)
 800b792:	80da      	strh	r2, [r3, #6]
}
 800b794:	46c0      	nop			@ (mov r8, r8)
 800b796:	46bd      	mov	sp, r7
 800b798:	b002      	add	sp, #8
 800b79a:	bd80      	pop	{r7, pc}
 800b79c:	20000288 	.word	0x20000288
 800b7a0:	00002710 	.word	0x00002710
 800b7a4:	00000fff 	.word	0x00000fff
 800b7a8:	20000510 	.word	0x20000510

0800b7ac <calculate_angles>:
/* ==================================================================== */

/**
 * @brief Calculates roll and pitch angles from accelerometer data (in mg).
 */
Angles calculate_angles(float x_mg, float y_mg, float z_mg) {
 800b7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7ae:	b087      	sub	sp, #28
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	60b9      	str	r1, [r7, #8]
 800b7b6:	607a      	str	r2, [r7, #4]
 800b7b8:	603b      	str	r3, [r7, #0]
	Angles angles;
	angles.roll = atan2(y_mg, z_mg) * 180.0 / M_PI;
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f7f7 ff84 	bl	80036c8 <__aeabi_f2d>
 800b7c0:	0004      	movs	r4, r0
 800b7c2:	000d      	movs	r5, r1
 800b7c4:	6838      	ldr	r0, [r7, #0]
 800b7c6:	f7f7 ff7f 	bl	80036c8 <__aeabi_f2d>
 800b7ca:	0002      	movs	r2, r0
 800b7cc:	000b      	movs	r3, r1
 800b7ce:	0020      	movs	r0, r4
 800b7d0:	0029      	movs	r1, r5
 800b7d2:	f000 fe45 	bl	800c460 <atan2>
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	4b40      	ldr	r3, [pc, #256]	@ (800b8dc <calculate_angles+0x130>)
 800b7da:	f7f6 ffd5 	bl	8002788 <__aeabi_dmul>
 800b7de:	0002      	movs	r2, r0
 800b7e0:	000b      	movs	r3, r1
 800b7e2:	0010      	movs	r0, r2
 800b7e4:	0019      	movs	r1, r3
 800b7e6:	4a3e      	ldr	r2, [pc, #248]	@ (800b8e0 <calculate_angles+0x134>)
 800b7e8:	4b3e      	ldr	r3, [pc, #248]	@ (800b8e4 <calculate_angles+0x138>)
 800b7ea:	f7f6 fb93 	bl	8001f14 <__aeabi_ddiv>
 800b7ee:	0002      	movs	r2, r0
 800b7f0:	000b      	movs	r3, r1
 800b7f2:	0010      	movs	r0, r2
 800b7f4:	0019      	movs	r1, r3
 800b7f6:	f7f7 ffaf 	bl	8003758 <__aeabi_d2f>
 800b7fa:	1c02      	adds	r2, r0, #0
 800b7fc:	2410      	movs	r4, #16
 800b7fe:	193b      	adds	r3, r7, r4
 800b800:	601a      	str	r2, [r3, #0]
	angles.pitch = atan2(-x_mg, sqrt(y_mg * y_mg + z_mg * z_mg)) * 180.0 / M_PI;
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	2280      	movs	r2, #128	@ 0x80
 800b806:	0612      	lsls	r2, r2, #24
 800b808:	4053      	eors	r3, r2
 800b80a:	1c18      	adds	r0, r3, #0
 800b80c:	f7f7 ff5c 	bl	80036c8 <__aeabi_f2d>
 800b810:	0004      	movs	r4, r0
 800b812:	000d      	movs	r5, r1
 800b814:	6879      	ldr	r1, [r7, #4]
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f7f5 fb42 	bl	8000ea0 <__aeabi_fmul>
 800b81c:	1c03      	adds	r3, r0, #0
 800b81e:	1c1e      	adds	r6, r3, #0
 800b820:	6839      	ldr	r1, [r7, #0]
 800b822:	6838      	ldr	r0, [r7, #0]
 800b824:	f7f5 fb3c 	bl	8000ea0 <__aeabi_fmul>
 800b828:	1c03      	adds	r3, r0, #0
 800b82a:	1c19      	adds	r1, r3, #0
 800b82c:	1c30      	adds	r0, r6, #0
 800b82e:	f7f4 ff77 	bl	8000720 <__aeabi_fadd>
 800b832:	1c03      	adds	r3, r0, #0
 800b834:	1c18      	adds	r0, r3, #0
 800b836:	f7f7 ff47 	bl	80036c8 <__aeabi_f2d>
 800b83a:	0002      	movs	r2, r0
 800b83c:	000b      	movs	r3, r1
 800b83e:	0010      	movs	r0, r2
 800b840:	0019      	movs	r1, r3
 800b842:	f000 fe47 	bl	800c4d4 <sqrt>
 800b846:	0002      	movs	r2, r0
 800b848:	000b      	movs	r3, r1
 800b84a:	0020      	movs	r0, r4
 800b84c:	0029      	movs	r1, r5
 800b84e:	f000 fe07 	bl	800c460 <atan2>
 800b852:	2200      	movs	r2, #0
 800b854:	4b21      	ldr	r3, [pc, #132]	@ (800b8dc <calculate_angles+0x130>)
 800b856:	f7f6 ff97 	bl	8002788 <__aeabi_dmul>
 800b85a:	0002      	movs	r2, r0
 800b85c:	000b      	movs	r3, r1
 800b85e:	0010      	movs	r0, r2
 800b860:	0019      	movs	r1, r3
 800b862:	4a1f      	ldr	r2, [pc, #124]	@ (800b8e0 <calculate_angles+0x134>)
 800b864:	4b1f      	ldr	r3, [pc, #124]	@ (800b8e4 <calculate_angles+0x138>)
 800b866:	f7f6 fb55 	bl	8001f14 <__aeabi_ddiv>
 800b86a:	0002      	movs	r2, r0
 800b86c:	000b      	movs	r3, r1
 800b86e:	0010      	movs	r0, r2
 800b870:	0019      	movs	r1, r3
 800b872:	f7f7 ff71 	bl	8003758 <__aeabi_d2f>
 800b876:	1c02      	adds	r2, r0, #0
 800b878:	2410      	movs	r4, #16
 800b87a:	193b      	adds	r3, r7, r4
 800b87c:	605a      	str	r2, [r3, #4]

	// Normalize to 0-360 range (optional)
	if (angles.roll < 0) {
 800b87e:	193b      	adds	r3, r7, r4
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	2100      	movs	r1, #0
 800b884:	1c18      	adds	r0, r3, #0
 800b886:	f7f4 fe01 	bl	800048c <__aeabi_fcmplt>
 800b88a:	1e03      	subs	r3, r0, #0
 800b88c:	d009      	beq.n	800b8a2 <calculate_angles+0xf6>
		angles.roll += 360;
 800b88e:	193b      	adds	r3, r7, r4
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4915      	ldr	r1, [pc, #84]	@ (800b8e8 <calculate_angles+0x13c>)
 800b894:	1c18      	adds	r0, r3, #0
 800b896:	f7f4 ff43 	bl	8000720 <__aeabi_fadd>
 800b89a:	1c03      	adds	r3, r0, #0
 800b89c:	1c1a      	adds	r2, r3, #0
 800b89e:	193b      	adds	r3, r7, r4
 800b8a0:	601a      	str	r2, [r3, #0]
	}
	if (angles.pitch < 0) {
 800b8a2:	2410      	movs	r4, #16
 800b8a4:	193b      	adds	r3, r7, r4
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	2100      	movs	r1, #0
 800b8aa:	1c18      	adds	r0, r3, #0
 800b8ac:	f7f4 fdee 	bl	800048c <__aeabi_fcmplt>
 800b8b0:	1e03      	subs	r3, r0, #0
 800b8b2:	d009      	beq.n	800b8c8 <calculate_angles+0x11c>
		angles.pitch += 360;
 800b8b4:	193b      	adds	r3, r7, r4
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	490b      	ldr	r1, [pc, #44]	@ (800b8e8 <calculate_angles+0x13c>)
 800b8ba:	1c18      	adds	r0, r3, #0
 800b8bc:	f7f4 ff30 	bl	8000720 <__aeabi_fadd>
 800b8c0:	1c03      	adds	r3, r0, #0
 800b8c2:	1c1a      	adds	r2, r3, #0
 800b8c4:	193b      	adds	r3, r7, r4
 800b8c6:	605a      	str	r2, [r3, #4]
	}

	return angles;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	2210      	movs	r2, #16
 800b8cc:	18ba      	adds	r2, r7, r2
 800b8ce:	ca03      	ldmia	r2!, {r0, r1}
 800b8d0:	c303      	stmia	r3!, {r0, r1}
}
 800b8d2:	68f8      	ldr	r0, [r7, #12]
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	b007      	add	sp, #28
 800b8d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8da:	46c0      	nop			@ (mov r8, r8)
 800b8dc:	40668000 	.word	0x40668000
 800b8e0:	54442d18 	.word	0x54442d18
 800b8e4:	400921fb 	.word	0x400921fb
 800b8e8:	43b40000 	.word	0x43b40000

0800b8ec <update_imu_angles>:

/**
 * @brief Reads IMU, calculates angles, and updates Modbus Input Registers.
 * @note  Called periodically by main loop (from SysTick flag)
 */
void update_imu_angles(void) {
 800b8ec:	b590      	push	{r4, r7, lr}
 800b8ee:	b085      	sub	sp, #20
 800b8f0:	af00      	add	r7, sp, #0
	// If sensor failed at init, don't try to read it
	enter_flag = 1;
 800b8f2:	4b2c      	ldr	r3, [pc, #176]	@ (800b9a4 <update_imu_angles+0xb8>)
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	701a      	strb	r2, [r3, #0]

	uint8_t reg;
	/* Read output only if new value is available */
	lis2dw12_flag_data_ready_get(&dev_ctx, &reg);
 800b8f8:	240f      	movs	r4, #15
 800b8fa:	193a      	adds	r2, r7, r4
 800b8fc:	4b2a      	ldr	r3, [pc, #168]	@ (800b9a8 <update_imu_angles+0xbc>)
 800b8fe:	0011      	movs	r1, r2
 800b900:	0018      	movs	r0, r3
 800b902:	f000 fc2b 	bl	800c15c <lis2dw12_flag_data_ready_get>

	if (reg) {
 800b906:	193b      	adds	r3, r7, r4
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d026      	beq.n	800b95c <update_imu_angles+0x70>
		/* Read acceleration data */
		memset(data_raw_acceleration, 0, sizeof(data_raw_acceleration));
 800b90e:	4b27      	ldr	r3, [pc, #156]	@ (800b9ac <update_imu_angles+0xc0>)
 800b910:	2206      	movs	r2, #6
 800b912:	2100      	movs	r1, #0
 800b914:	0018      	movs	r0, r3
 800b916:	f000 fd71 	bl	800c3fc <memset>
		lis2dw12_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 800b91a:	4a24      	ldr	r2, [pc, #144]	@ (800b9ac <update_imu_angles+0xc0>)
 800b91c:	4b22      	ldr	r3, [pc, #136]	@ (800b9a8 <update_imu_angles+0xbc>)
 800b91e:	0011      	movs	r1, r2
 800b920:	0018      	movs	r0, r3
 800b922:	f000 fc36 	bl	800c192 <lis2dw12_acceleration_raw_get>
		acceleration_mg[0] = lis2dw12_from_fs2_to_mg(data_raw_acceleration[0]);
 800b926:	4b21      	ldr	r3, [pc, #132]	@ (800b9ac <update_imu_angles+0xc0>)
 800b928:	2200      	movs	r2, #0
 800b92a:	5e9b      	ldrsh	r3, [r3, r2]
 800b92c:	0018      	movs	r0, r3
 800b92e:	f000 fad9 	bl	800bee4 <lis2dw12_from_fs2_to_mg>
 800b932:	1c02      	adds	r2, r0, #0
 800b934:	4b1e      	ldr	r3, [pc, #120]	@ (800b9b0 <update_imu_angles+0xc4>)
 800b936:	601a      	str	r2, [r3, #0]
		acceleration_mg[1] = lis2dw12_from_fs2_to_mg(data_raw_acceleration[1]);
 800b938:	4b1c      	ldr	r3, [pc, #112]	@ (800b9ac <update_imu_angles+0xc0>)
 800b93a:	2202      	movs	r2, #2
 800b93c:	5e9b      	ldrsh	r3, [r3, r2]
 800b93e:	0018      	movs	r0, r3
 800b940:	f000 fad0 	bl	800bee4 <lis2dw12_from_fs2_to_mg>
 800b944:	1c02      	adds	r2, r0, #0
 800b946:	4b1a      	ldr	r3, [pc, #104]	@ (800b9b0 <update_imu_angles+0xc4>)
 800b948:	605a      	str	r2, [r3, #4]
		acceleration_mg[2] = lis2dw12_from_fs2_to_mg(data_raw_acceleration[2]);
 800b94a:	4b18      	ldr	r3, [pc, #96]	@ (800b9ac <update_imu_angles+0xc0>)
 800b94c:	2204      	movs	r2, #4
 800b94e:	5e9b      	ldrsh	r3, [r3, r2]
 800b950:	0018      	movs	r0, r3
 800b952:	f000 fac7 	bl	800bee4 <lis2dw12_from_fs2_to_mg>
 800b956:	1c02      	adds	r2, r0, #0
 800b958:	4b15      	ldr	r3, [pc, #84]	@ (800b9b0 <update_imu_angles+0xc4>)
 800b95a:	609a      	str	r2, [r3, #8]
	}

	// Calculate angles using the correct axes
	angle = calculate_angles(acceleration_mg[1], acceleration_mg[0],
 800b95c:	4b14      	ldr	r3, [pc, #80]	@ (800b9b0 <update_imu_angles+0xc4>)
 800b95e:	6859      	ldr	r1, [r3, #4]
 800b960:	4b13      	ldr	r3, [pc, #76]	@ (800b9b0 <update_imu_angles+0xc4>)
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	4b12      	ldr	r3, [pc, #72]	@ (800b9b0 <update_imu_angles+0xc4>)
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	4c12      	ldr	r4, [pc, #72]	@ (800b9b4 <update_imu_angles+0xc8>)
 800b96a:	0038      	movs	r0, r7
 800b96c:	f7ff ff1e 	bl	800b7ac <calculate_angles>
 800b970:	003a      	movs	r2, r7
 800b972:	0023      	movs	r3, r4
 800b974:	ca03      	ldmia	r2!, {r0, r1}
 800b976:	c303      	stmia	r3!, {r0, r1}

	/* === MODBUS BRIDGE: INPUT REGISTERS (3xxxx) === */

	// 30005 (Index 4): Pitch (Scaled by 10)
	// Store 180.5 degrees as 1805
	Input_Registers_Database[4] = (uint16_t) (angle.pitch);
 800b978:	4b0e      	ldr	r3, [pc, #56]	@ (800b9b4 <update_imu_angles+0xc8>)
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	1c18      	adds	r0, r3, #0
 800b97e:	f7f4 fdcd 	bl	800051c <__aeabi_f2uiz>
 800b982:	0003      	movs	r3, r0
 800b984:	b29a      	uxth	r2, r3
 800b986:	4b0c      	ldr	r3, [pc, #48]	@ (800b9b8 <update_imu_angles+0xcc>)
 800b988:	811a      	strh	r2, [r3, #8]

	// 30006 (Index 5): Roll (Scaled by 10)
	Input_Registers_Database[5] = (uint16_t) (angle.roll);
 800b98a:	4b0a      	ldr	r3, [pc, #40]	@ (800b9b4 <update_imu_angles+0xc8>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	1c18      	adds	r0, r3, #0
 800b990:	f7f4 fdc4 	bl	800051c <__aeabi_f2uiz>
 800b994:	0003      	movs	r3, r0
 800b996:	b29a      	uxth	r2, r3
 800b998:	4b07      	ldr	r3, [pc, #28]	@ (800b9b8 <update_imu_angles+0xcc>)
 800b99a:	815a      	strh	r2, [r3, #10]
}
 800b99c:	46c0      	nop			@ (mov r8, r8)
 800b99e:	46bd      	mov	sp, r7
 800b9a0:	b005      	add	sp, #20
 800b9a2:	bd90      	pop	{r4, r7, pc}
 800b9a4:	2000055c 	.word	0x2000055c
 800b9a8:	20000530 	.word	0x20000530
 800b9ac:	20000540 	.word	0x20000540
 800b9b0:	20000548 	.word	0x20000548
 800b9b4:	20000528 	.word	0x20000528
 800b9b8:	20000510 	.word	0x20000510

0800b9bc <init_inputs>:

/**
 * @brief Initializes the LIS2DW12 IMU sensor.
 */
void init_inputs(void) {
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	af00      	add	r7, sp, #0
	dev_ctx.write_reg = platform_write;
 800b9c0:	4b28      	ldr	r3, [pc, #160]	@ (800ba64 <init_inputs+0xa8>)
 800b9c2:	4a29      	ldr	r2, [pc, #164]	@ (800ba68 <init_inputs+0xac>)
 800b9c4:	601a      	str	r2, [r3, #0]
	dev_ctx.read_reg = platform_read;
 800b9c6:	4b27      	ldr	r3, [pc, #156]	@ (800ba64 <init_inputs+0xa8>)
 800b9c8:	4a28      	ldr	r2, [pc, #160]	@ (800ba6c <init_inputs+0xb0>)
 800b9ca:	605a      	str	r2, [r3, #4]
	dev_ctx.handle = &SENSOR_BUS;
 800b9cc:	4b25      	ldr	r3, [pc, #148]	@ (800ba64 <init_inputs+0xa8>)
 800b9ce:	4a28      	ldr	r2, [pc, #160]	@ (800ba70 <init_inputs+0xb4>)
 800b9d0:	60da      	str	r2, [r3, #12]

	lis2dw12_device_id_get(&dev_ctx, &whoamI);
 800b9d2:	4a28      	ldr	r2, [pc, #160]	@ (800ba74 <init_inputs+0xb8>)
 800b9d4:	4b23      	ldr	r3, [pc, #140]	@ (800ba64 <init_inputs+0xa8>)
 800b9d6:	0011      	movs	r1, r2
 800b9d8:	0018      	movs	r0, r3
 800b9da:	f000 fc2a 	bl	800c232 <lis2dw12_device_id_get>

	lis2dw12_reset_set(&dev_ctx, PROPERTY_ENABLE);
 800b9de:	4b21      	ldr	r3, [pc, #132]	@ (800ba64 <init_inputs+0xa8>)
 800b9e0:	2101      	movs	r1, #1
 800b9e2:	0018      	movs	r0, r3
 800b9e4:	f000 fc37 	bl	800c256 <lis2dw12_reset_set>
	do {
		lis2dw12_reset_get(&dev_ctx, &rst);
 800b9e8:	4a23      	ldr	r2, [pc, #140]	@ (800ba78 <init_inputs+0xbc>)
 800b9ea:	4b1e      	ldr	r3, [pc, #120]	@ (800ba64 <init_inputs+0xa8>)
 800b9ec:	0011      	movs	r1, r2
 800b9ee:	0018      	movs	r0, r3
 800b9f0:	f000 fc61 	bl	800c2b6 <lis2dw12_reset_get>
	} while (rst);
 800b9f4:	4b20      	ldr	r3, [pc, #128]	@ (800ba78 <init_inputs+0xbc>)
 800b9f6:	781b      	ldrb	r3, [r3, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d1f5      	bne.n	800b9e8 <init_inputs+0x2c>

	if (platform_read(&dev_ctx, LIS2DW12_WHO_AM_I, &whoamI, 1) != 0) {
 800b9fc:	4a1d      	ldr	r2, [pc, #116]	@ (800ba74 <init_inputs+0xb8>)
 800b9fe:	4819      	ldr	r0, [pc, #100]	@ (800ba64 <init_inputs+0xa8>)
 800ba00:	2301      	movs	r3, #1
 800ba02:	210f      	movs	r1, #15
 800ba04:	f000 f8fe 	bl	800bc04 <platform_read>
 800ba08:	1e03      	subs	r3, r0, #0
 800ba0a:	d003      	beq.n	800ba14 <init_inputs+0x58>
		g_sensor_error_flag = 1;
 800ba0c:	4b1b      	ldr	r3, [pc, #108]	@ (800ba7c <init_inputs+0xc0>)
 800ba0e:	2201      	movs	r2, #1
 800ba10:	701a      	strb	r2, [r3, #0]
		return;
 800ba12:	e025      	b.n	800ba60 <init_inputs+0xa4>
	}

	if (whoamI != LIS2DW12_ID) {
 800ba14:	4b17      	ldr	r3, [pc, #92]	@ (800ba74 <init_inputs+0xb8>)
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	2b44      	cmp	r3, #68	@ 0x44
 800ba1a:	d003      	beq.n	800ba24 <init_inputs+0x68>
		g_sensor_error_flag = 1;
 800ba1c:	4b17      	ldr	r3, [pc, #92]	@ (800ba7c <init_inputs+0xc0>)
 800ba1e:	2201      	movs	r2, #1
 800ba20:	701a      	strb	r2, [r3, #0]
		return;
 800ba22:	e01d      	b.n	800ba60 <init_inputs+0xa4>
	}

	/* Enable Block Data Update */
	lis2dw12_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 800ba24:	4b0f      	ldr	r3, [pc, #60]	@ (800ba64 <init_inputs+0xa8>)
 800ba26:	2101      	movs	r1, #1
 800ba28:	0018      	movs	r0, r3
 800ba2a:	f000 fb37 	bl	800c09c <lis2dw12_block_data_update_set>
	/* Set full scale */
	lis2dw12_full_scale_set(&dev_ctx, LIS2DW12_2g);
 800ba2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba64 <init_inputs+0xa8>)
 800ba30:	2100      	movs	r1, #0
 800ba32:	0018      	movs	r0, r3
 800ba34:	f000 fb62 	bl	800c0fc <lis2dw12_full_scale_set>
	/* Configure filtering chain */
	lis2dw12_filter_path_set(&dev_ctx, LIS2DW12_LPF_ON_OUT);
 800ba38:	4b0a      	ldr	r3, [pc, #40]	@ (800ba64 <init_inputs+0xa8>)
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	0018      	movs	r0, r3
 800ba3e:	f000 fc55 	bl	800c2ec <lis2dw12_filter_path_set>
	lis2dw12_filter_bandwidth_set(&dev_ctx, LIS2DW12_ODR_DIV_4);
 800ba42:	4b08      	ldr	r3, [pc, #32]	@ (800ba64 <init_inputs+0xa8>)
 800ba44:	2101      	movs	r1, #1
 800ba46:	0018      	movs	r0, r3
 800ba48:	f000 fcaa 	bl	800c3a0 <lis2dw12_filter_bandwidth_set>
	/* Configure power mode */
	lis2dw12_power_mode_set(&dev_ctx, LIS2DW12_HIGH_PERFORMANCE);
 800ba4c:	4b05      	ldr	r3, [pc, #20]	@ (800ba64 <init_inputs+0xa8>)
 800ba4e:	2104      	movs	r1, #4
 800ba50:	0018      	movs	r0, r3
 800ba52:	f000 fa5f 	bl	800bf14 <lis2dw12_power_mode_set>
	/* Set Output Data Rate */
	lis2dw12_data_rate_set(&dev_ctx, LIS2DW12_XL_ODR_100Hz);
 800ba56:	4b03      	ldr	r3, [pc, #12]	@ (800ba64 <init_inputs+0xa8>)
 800ba58:	2105      	movs	r1, #5
 800ba5a:	0018      	movs	r0, r3
 800ba5c:	f000 fac6 	bl	800bfec <lis2dw12_data_rate_set>
}
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}
 800ba64:	20000530 	.word	0x20000530
 800ba68:	0800bbbd 	.word	0x0800bbbd
 800ba6c:	0800bc05 	.word	0x0800bc05
 800ba70:	20000360 	.word	0x20000360
 800ba74:	20000554 	.word	0x20000554
 800ba78:	20000555 	.word	0x20000555
 800ba7c:	2000055b 	.word	0x2000055b

0800ba80 <update_register_inputs>:

/**
 * @brief Updates system stats (Uptime, Counters) and writes to Modbus Input Registers.
 * @note  Called periodically by main loop (from SysTick flag)
 */
void update_register_inputs(void) {
 800ba80:	b580      	push	{r7, lr}
 800ba82:	af00      	add	r7, sp, #0
	/* === MODBUS BRIDGE: INPUT REGISTERS (3xxxx) === */

	// 30007 (Index 6): Uptime (Total Seconds)
	Input_Registers_Database[6] = (uint16_t) (HAL_GetTick() / 1000);
 800ba84:	f7f8 ff5e 	bl	8004944 <HAL_GetTick>
 800ba88:	0002      	movs	r2, r0
 800ba8a:	23fa      	movs	r3, #250	@ 0xfa
 800ba8c:	0099      	lsls	r1, r3, #2
 800ba8e:	0010      	movs	r0, r2
 800ba90:	f7f4 fb36 	bl	8000100 <__udivsi3>
 800ba94:	0003      	movs	r3, r0
 800ba96:	b29a      	uxth	r2, r3
 800ba98:	4b07      	ldr	r3, [pc, #28]	@ (800bab8 <update_register_inputs+0x38>)
 800ba9a:	819a      	strh	r2, [r3, #12]

	// 30008 (Index 7): Modbus Success Counter
	Input_Registers_Database[7] = modbus_success_count;
 800ba9c:	4b07      	ldr	r3, [pc, #28]	@ (800babc <update_register_inputs+0x3c>)
 800ba9e:	881b      	ldrh	r3, [r3, #0]
 800baa0:	b29a      	uxth	r2, r3
 800baa2:	4b05      	ldr	r3, [pc, #20]	@ (800bab8 <update_register_inputs+0x38>)
 800baa4:	81da      	strh	r2, [r3, #14]

	// 30009 (Index 8): Modbus Error Counter
	Input_Registers_Database[8] = modbus_error_count;
 800baa6:	4b06      	ldr	r3, [pc, #24]	@ (800bac0 <update_register_inputs+0x40>)
 800baa8:	881b      	ldrh	r3, [r3, #0]
 800baaa:	b29a      	uxth	r2, r3
 800baac:	4b02      	ldr	r3, [pc, #8]	@ (800bab8 <update_register_inputs+0x38>)
 800baae:	821a      	strh	r2, [r3, #16]
}
 800bab0:	46c0      	nop			@ (mov r8, r8)
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}
 800bab6:	46c0      	nop			@ (mov r8, r8)
 800bab8:	20000510 	.word	0x20000510
 800babc:	20000556 	.word	0x20000556
 800bac0:	20000558 	.word	0x20000558

0800bac4 <update_discrete_inputs>:

/**
 * @brief Updates system status flags (Discrete Inputs) and writes to Modbus database.
 * @note  Called periodically by main loop (from SysTick flag)
 */
void update_discrete_inputs(void) {
 800bac4:	b580      	push	{r7, lr}
 800bac6:	af00      	add	r7, sp, #0
	/* === MODBUS BRIDGE: DISCRETE INPUTS (1xxxx) === */
	// (Address 10001-10007, Array Inputs_Database[0], Bits 0-6)
	// Clear all flags before recalculating
	Inputs_Database[0] = 0;
 800bac8:	4b2a      	ldr	r3, [pc, #168]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800baca:	2200      	movs	r2, #0
 800bacc:	701a      	strb	r2, [r3, #0]

	// 10002 (Bit 1): Modbus Communication OK
	if (g_modbus_activity_flag) {
 800bace:	4b2a      	ldr	r3, [pc, #168]	@ (800bb78 <update_discrete_inputs+0xb4>)
 800bad0:	781b      	ldrb	r3, [r3, #0]
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d009      	beq.n	800baec <update_discrete_inputs+0x28>
		Inputs_Database[0] |= (1 << DISCRETE_MODBUS_COMM_OK);
 800bad8:	4b26      	ldr	r3, [pc, #152]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bada:	781b      	ldrb	r3, [r3, #0]
 800badc:	2202      	movs	r2, #2
 800bade:	4313      	orrs	r3, r2
 800bae0:	b2da      	uxtb	r2, r3
 800bae2:	4b24      	ldr	r3, [pc, #144]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bae4:	701a      	strb	r2, [r3, #0]
		g_modbus_activity_flag = 0; // Clear the flag (it's a one-shot)
 800bae6:	4b24      	ldr	r3, [pc, #144]	@ (800bb78 <update_discrete_inputs+0xb4>)
 800bae8:	2200      	movs	r2, #0
 800baea:	701a      	strb	r2, [r3, #0]
	}

	// 10003 (Bit 2): Sensor Fault
	if (g_sensor_error_flag) {
 800baec:	4b23      	ldr	r3, [pc, #140]	@ (800bb7c <update_discrete_inputs+0xb8>)
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	b2db      	uxtb	r3, r3
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d006      	beq.n	800bb04 <update_discrete_inputs+0x40>
		Inputs_Database[0] |= (1 << DISCRETE_SENSOR_FAULT);
 800baf6:	4b1f      	ldr	r3, [pc, #124]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800baf8:	781b      	ldrb	r3, [r3, #0]
 800bafa:	2204      	movs	r2, #4
 800bafc:	4313      	orrs	r3, r2
 800bafe:	b2da      	uxtb	r2, r3
 800bb00:	4b1c      	ldr	r3, [pc, #112]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb02:	701a      	strb	r2, [r3, #0]
	}

	// 10004 (Bit 3): Watchdog Status (Simulation)
	Inputs_Database[0] |= (1 << DISCRETE_WATCHDOG_OK); // Assume OK
 800bb04:	4b1b      	ldr	r3, [pc, #108]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb06:	781b      	ldrb	r3, [r3, #0]
 800bb08:	2208      	movs	r2, #8
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	b2da      	uxtb	r2, r3
 800bb0e:	4b19      	ldr	r3, [pc, #100]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb10:	701a      	strb	r2, [r3, #0]

	// 10005 (Bit 4): Angle Limit Alarm
	if (Input_Registers_Database[4] > MAX_ANGLE_LIMIT_SCALED
 800bb12:	4b1b      	ldr	r3, [pc, #108]	@ (800bb80 <update_discrete_inputs+0xbc>)
 800bb14:	891b      	ldrh	r3, [r3, #8]
 800bb16:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb18:	d803      	bhi.n	800bb22 <update_discrete_inputs+0x5e>
			|| Input_Registers_Database[5] > MAX_ANGLE_LIMIT_SCALED) {
 800bb1a:	4b19      	ldr	r3, [pc, #100]	@ (800bb80 <update_discrete_inputs+0xbc>)
 800bb1c:	895b      	ldrh	r3, [r3, #10]
 800bb1e:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb20:	d906      	bls.n	800bb30 <update_discrete_inputs+0x6c>
		Inputs_Database[0] |= (1 << DISCRETE_ANGLE_ALARM);
 800bb22:	4b14      	ldr	r3, [pc, #80]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb24:	781b      	ldrb	r3, [r3, #0]
 800bb26:	2210      	movs	r2, #16
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	b2da      	uxtb	r2, r3
 800bb2c:	4b11      	ldr	r3, [pc, #68]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb2e:	701a      	strb	r2, [r3, #0]
	}

	// 10006 (Bit 5): Temperature Limit Alarm
	if (Input_Registers_Database[2] > MAX_TEMP_LIMIT_SCALED) {
 800bb30:	4b13      	ldr	r3, [pc, #76]	@ (800bb80 <update_discrete_inputs+0xbc>)
 800bb32:	889b      	ldrh	r3, [r3, #4]
 800bb34:	2b32      	cmp	r3, #50	@ 0x32
 800bb36:	d906      	bls.n	800bb46 <update_discrete_inputs+0x82>
		Inputs_Database[0] |= (1 << DISCRETE_TEMP_ALARM);
 800bb38:	4b0e      	ldr	r3, [pc, #56]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb3a:	781b      	ldrb	r3, [r3, #0]
 800bb3c:	2220      	movs	r2, #32
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	b2da      	uxtb	r2, r3
 800bb42:	4b0c      	ldr	r3, [pc, #48]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb44:	701a      	strb	r2, [r3, #0]
	}

	// 10007 (Bit 6): Calibration Required (Simulation)
	Inputs_Database[0] |= (1 << DISCRETE_CALIBRATION_REQ); // Assume True
 800bb46:	4b0b      	ldr	r3, [pc, #44]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb48:	781b      	ldrb	r3, [r3, #0]
 800bb4a:	2240      	movs	r2, #64	@ 0x40
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	b2da      	uxtb	r2, r3
 800bb50:	4b08      	ldr	r3, [pc, #32]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb52:	701a      	strb	r2, [r3, #0]

	/* --- Summary Flag (Calculated Last) --- */

	// 10001 (Bit 0): System Healthy
	// Healthy = NO sensor fault
	if (!(Inputs_Database[0] & (1 << DISCRETE_SENSOR_FAULT))) {
 800bb54:	4b07      	ldr	r3, [pc, #28]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	001a      	movs	r2, r3
 800bb5a:	2304      	movs	r3, #4
 800bb5c:	4013      	ands	r3, r2
 800bb5e:	d106      	bne.n	800bb6e <update_discrete_inputs+0xaa>
		Inputs_Database[0] |= (1 << DISCRETE_SYS_HEALTHY);
 800bb60:	4b04      	ldr	r3, [pc, #16]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb62:	781b      	ldrb	r3, [r3, #0]
 800bb64:	2201      	movs	r2, #1
 800bb66:	4313      	orrs	r3, r2
 800bb68:	b2da      	uxtb	r2, r3
 800bb6a:	4b02      	ldr	r3, [pc, #8]	@ (800bb74 <update_discrete_inputs+0xb0>)
 800bb6c:	701a      	strb	r2, [r3, #0]
	}
}
 800bb6e:	46c0      	nop			@ (mov r8, r8)
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	20000524 	.word	0x20000524
 800bb78:	2000055a 	.word	0x2000055a
 800bb7c:	2000055b 	.word	0x2000055b
 800bb80:	20000510 	.word	0x20000510

0800bb84 <increment_success_count>:
/* ==================================================================== */

/**
 * @brief Increments the successful Modbus transaction counter.
 */
void increment_success_count(void) {
 800bb84:	b580      	push	{r7, lr}
 800bb86:	af00      	add	r7, sp, #0
	modbus_success_count++;
 800bb88:	4b04      	ldr	r3, [pc, #16]	@ (800bb9c <increment_success_count+0x18>)
 800bb8a:	881b      	ldrh	r3, [r3, #0]
 800bb8c:	b29b      	uxth	r3, r3
 800bb8e:	3301      	adds	r3, #1
 800bb90:	b29a      	uxth	r2, r3
 800bb92:	4b02      	ldr	r3, [pc, #8]	@ (800bb9c <increment_success_count+0x18>)
 800bb94:	801a      	strh	r2, [r3, #0]
}
 800bb96:	46c0      	nop			@ (mov r8, r8)
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}
 800bb9c:	20000556 	.word	0x20000556

0800bba0 <increment_error_count>:

/**
 * @brief Increments the Modbus exception (error) counter.
 */
void increment_error_count(void) {
 800bba0:	b580      	push	{r7, lr}
 800bba2:	af00      	add	r7, sp, #0
	modbus_error_count++;
 800bba4:	4b04      	ldr	r3, [pc, #16]	@ (800bbb8 <increment_error_count+0x18>)
 800bba6:	881b      	ldrh	r3, [r3, #0]
 800bba8:	b29b      	uxth	r3, r3
 800bbaa:	3301      	adds	r3, #1
 800bbac:	b29a      	uxth	r2, r3
 800bbae:	4b02      	ldr	r3, [pc, #8]	@ (800bbb8 <increment_error_count+0x18>)
 800bbb0:	801a      	strh	r2, [r3, #0]
}
 800bbb2:	46c0      	nop			@ (mov r8, r8)
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}
 800bbb8:	20000558 	.word	0x20000558

0800bbbc <platform_write>:
/**
 * @brief Platform-specific I2C write function for LIS2DW12 driver.
 * (Using 10ms timeout)
 */
int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
		uint16_t len) {
 800bbbc:	b5b0      	push	{r4, r5, r7, lr}
 800bbbe:	b088      	sub	sp, #32
 800bbc0:	af04      	add	r7, sp, #16
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	0008      	movs	r0, r1
 800bbc6:	607a      	str	r2, [r7, #4]
 800bbc8:	0019      	movs	r1, r3
 800bbca:	240b      	movs	r4, #11
 800bbcc:	193b      	adds	r3, r7, r4
 800bbce:	1c02      	adds	r2, r0, #0
 800bbd0:	701a      	strb	r2, [r3, #0]
 800bbd2:	2508      	movs	r5, #8
 800bbd4:	197b      	adds	r3, r7, r5
 800bbd6:	1c0a      	adds	r2, r1, #0
 800bbd8:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_H, reg,
 800bbda:	193b      	adds	r3, r7, r4
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	b29a      	uxth	r2, r3
 800bbe0:	68f8      	ldr	r0, [r7, #12]
 800bbe2:	23fa      	movs	r3, #250	@ 0xfa
 800bbe4:	009b      	lsls	r3, r3, #2
 800bbe6:	9302      	str	r3, [sp, #8]
 800bbe8:	197b      	adds	r3, r7, r5
 800bbea:	881b      	ldrh	r3, [r3, #0]
 800bbec:	9301      	str	r3, [sp, #4]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	9300      	str	r3, [sp, #0]
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	2133      	movs	r1, #51	@ 0x33
 800bbf6:	f7fa fb55 	bl	80062a4 <HAL_I2C_Mem_Write>
	I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000); // 10ms timeout

	return 0;
 800bbfa:	2300      	movs	r3, #0
}
 800bbfc:	0018      	movs	r0, r3
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	b004      	add	sp, #16
 800bc02:	bdb0      	pop	{r4, r5, r7, pc}

0800bc04 <platform_read>:

/**
 * @brief Platform-specific I2C read function for LIS2DW12 driver.
 * (Using 10ms timeout)
 */
int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 800bc04:	b5b0      	push	{r4, r5, r7, lr}
 800bc06:	b088      	sub	sp, #32
 800bc08:	af04      	add	r7, sp, #16
 800bc0a:	60f8      	str	r0, [r7, #12]
 800bc0c:	0008      	movs	r0, r1
 800bc0e:	607a      	str	r2, [r7, #4]
 800bc10:	0019      	movs	r1, r3
 800bc12:	240b      	movs	r4, #11
 800bc14:	193b      	adds	r3, r7, r4
 800bc16:	1c02      	adds	r2, r0, #0
 800bc18:	701a      	strb	r2, [r3, #0]
 800bc1a:	2508      	movs	r5, #8
 800bc1c:	197b      	adds	r3, r7, r5
 800bc1e:	1c0a      	adds	r2, r1, #0
 800bc20:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_H, reg,
 800bc22:	193b      	adds	r3, r7, r4
 800bc24:	781b      	ldrb	r3, [r3, #0]
 800bc26:	b29a      	uxth	r2, r3
 800bc28:	68f8      	ldr	r0, [r7, #12]
 800bc2a:	23fa      	movs	r3, #250	@ 0xfa
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	9302      	str	r3, [sp, #8]
 800bc30:	197b      	adds	r3, r7, r5
 800bc32:	881b      	ldrh	r3, [r3, #0]
 800bc34:	9301      	str	r3, [sp, #4]
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	9300      	str	r3, [sp, #0]
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	2133      	movs	r1, #51	@ 0x33
 800bc3e:	f7fa fc5f 	bl	8006500 <HAL_I2C_Mem_Read>
	I2C_MEMADD_SIZE_8BIT, bufp, len, 1000); // 10ms timeout

	return 0;
 800bc42:	2300      	movs	r3, #0
}
 800bc44:	0018      	movs	r0, r3
 800bc46:	46bd      	mov	sp, r7
 800bc48:	b004      	add	sp, #16
 800bc4a:	bdb0      	pop	{r4, r5, r7, pc}

0800bc4c <init_outputs>:
/* ==================================================================== */

/**
 * @brief Initializes all outputs (starts PWM timers).
 */
void init_outputs(void) {
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	af00      	add	r7, sp, #0
	// Start all PWM channels required for RGB control
	HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1); // RGB_R (PA6)
 800bc50:	4b08      	ldr	r3, [pc, #32]	@ (800bc74 <init_outputs+0x28>)
 800bc52:	2100      	movs	r1, #0
 800bc54:	0018      	movs	r0, r3
 800bc56:	f7fc f945 	bl	8007ee4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);  // RGB_G (PA8)
 800bc5a:	4b07      	ldr	r3, [pc, #28]	@ (800bc78 <init_outputs+0x2c>)
 800bc5c:	2100      	movs	r1, #0
 800bc5e:	0018      	movs	r0, r3
 800bc60:	f7fc f940 	bl	8007ee4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);  // RGB_B (PB3)
 800bc64:	4b04      	ldr	r3, [pc, #16]	@ (800bc78 <init_outputs+0x2c>)
 800bc66:	2104      	movs	r1, #4
 800bc68:	0018      	movs	r0, r3
 800bc6a:	f7fc f93b 	bl	8007ee4 <HAL_TIM_PWM_Start>
}
 800bc6e:	46c0      	nop			@ (mov r8, r8)
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	2000042c 	.word	0x2000042c
 800bc78:	200003e0 	.word	0x200003e0

0800bc7c <update_outputs>:

/**
 * @brief Checks Modbus databases for changes and updates hardware (PWM/GPIO).
 * @note  Called periodically by HAL_SYSTICK_Callback in main.c
 */
void update_outputs(void) {
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b082      	sub	sp, #8
 800bc80:	af00      	add	r7, sp, #0
	/* --- 4.A: HOLDING REGISTER (PWM) UPDATE --- */
	// Check RGB Red (40001)
	uint16_t desired_pwm_r = Holding_Registers_Database[MODBUS_INDEX_PWM_R];
 800bc82:	1dbb      	adds	r3, r7, #6
 800bc84:	4a6c      	ldr	r2, [pc, #432]	@ (800be38 <update_outputs+0x1bc>)
 800bc86:	8812      	ldrh	r2, [r2, #0]
 800bc88:	801a      	strh	r2, [r3, #0]
	if (current_pwm_r != desired_pwm_r) {
 800bc8a:	4b6c      	ldr	r3, [pc, #432]	@ (800be3c <update_outputs+0x1c0>)
 800bc8c:	881b      	ldrh	r3, [r3, #0]
 800bc8e:	1dba      	adds	r2, r7, #6
 800bc90:	8812      	ldrh	r2, [r2, #0]
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d008      	beq.n	800bca8 <update_outputs+0x2c>
		// Value changed, update hardware
		__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, desired_pwm_r);
 800bc96:	4b6a      	ldr	r3, [pc, #424]	@ (800be40 <update_outputs+0x1c4>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	1dba      	adds	r2, r7, #6
 800bc9c:	8812      	ldrh	r2, [r2, #0]
 800bc9e:	635a      	str	r2, [r3, #52]	@ 0x34
		current_pwm_r = desired_pwm_r; // Store new state
 800bca0:	4b66      	ldr	r3, [pc, #408]	@ (800be3c <update_outputs+0x1c0>)
 800bca2:	1dba      	adds	r2, r7, #6
 800bca4:	8812      	ldrh	r2, [r2, #0]
 800bca6:	801a      	strh	r2, [r3, #0]
	}

	// Check RGB Green (40002)
	uint16_t desired_pwm_g = Holding_Registers_Database[MODBUS_INDEX_PWM_G];
 800bca8:	1d3b      	adds	r3, r7, #4
 800bcaa:	4a63      	ldr	r2, [pc, #396]	@ (800be38 <update_outputs+0x1bc>)
 800bcac:	8852      	ldrh	r2, [r2, #2]
 800bcae:	801a      	strh	r2, [r3, #0]
	if (current_pwm_g != desired_pwm_g) {
 800bcb0:	4b64      	ldr	r3, [pc, #400]	@ (800be44 <update_outputs+0x1c8>)
 800bcb2:	881b      	ldrh	r3, [r3, #0]
 800bcb4:	1d3a      	adds	r2, r7, #4
 800bcb6:	8812      	ldrh	r2, [r2, #0]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d008      	beq.n	800bcce <update_outputs+0x52>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, desired_pwm_g);
 800bcbc:	4b62      	ldr	r3, [pc, #392]	@ (800be48 <update_outputs+0x1cc>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	1d3a      	adds	r2, r7, #4
 800bcc2:	8812      	ldrh	r2, [r2, #0]
 800bcc4:	635a      	str	r2, [r3, #52]	@ 0x34
		current_pwm_g = desired_pwm_g;
 800bcc6:	4b5f      	ldr	r3, [pc, #380]	@ (800be44 <update_outputs+0x1c8>)
 800bcc8:	1d3a      	adds	r2, r7, #4
 800bcca:	8812      	ldrh	r2, [r2, #0]
 800bccc:	801a      	strh	r2, [r3, #0]
	}

	// Check RGB Blue (40003)
	uint16_t desired_pwm_b = Holding_Registers_Database[MODBUS_INDEX_PWM_B];
 800bcce:	1cbb      	adds	r3, r7, #2
 800bcd0:	4a59      	ldr	r2, [pc, #356]	@ (800be38 <update_outputs+0x1bc>)
 800bcd2:	8892      	ldrh	r2, [r2, #4]
 800bcd4:	801a      	strh	r2, [r3, #0]
	if (current_pwm_b != desired_pwm_b) {
 800bcd6:	4b5d      	ldr	r3, [pc, #372]	@ (800be4c <update_outputs+0x1d0>)
 800bcd8:	881b      	ldrh	r3, [r3, #0]
 800bcda:	1cba      	adds	r2, r7, #2
 800bcdc:	8812      	ldrh	r2, [r2, #0]
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d008      	beq.n	800bcf4 <update_outputs+0x78>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, desired_pwm_b);
 800bce2:	4b59      	ldr	r3, [pc, #356]	@ (800be48 <update_outputs+0x1cc>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	1cba      	adds	r2, r7, #2
 800bce8:	8812      	ldrh	r2, [r2, #0]
 800bcea:	639a      	str	r2, [r3, #56]	@ 0x38
		current_pwm_b = desired_pwm_b;
 800bcec:	4b57      	ldr	r3, [pc, #348]	@ (800be4c <update_outputs+0x1d0>)
 800bcee:	1cba      	adds	r2, r7, #2
 800bcf0:	8812      	ldrh	r2, [r2, #0]
 800bcf2:	801a      	strh	r2, [r3, #0]
	// TODO: Add logic for ADC parameters (Index 3, 4) if they control hardware

	/* --- 4.B: COILS (GPIO) UPDATE --- */

	// Read the entire byte (8 coils) from the Modbus database
	uint8_t desired_coil_states = Coils_Database[0];
 800bcf4:	1c7b      	adds	r3, r7, #1
 800bcf6:	4a56      	ldr	r2, [pc, #344]	@ (800be50 <update_outputs+0x1d4>)
 800bcf8:	7812      	ldrb	r2, [r2, #0]
 800bcfa:	701a      	strb	r2, [r3, #0]

	// Check if *any* coil state has changed
	if (current_coil_states != desired_coil_states) {
 800bcfc:	4b55      	ldr	r3, [pc, #340]	@ (800be54 <update_outputs+0x1d8>)
 800bcfe:	781b      	ldrb	r3, [r3, #0]
 800bd00:	1c7a      	adds	r2, r7, #1
 800bd02:	7812      	ldrb	r2, [r2, #0]
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d100      	bne.n	800bd0a <update_outputs+0x8e>
 800bd08:	e092      	b.n	800be30 <update_outputs+0x1b4>
		// --- LED 1 (Coil 0 / PA15) ---
		if (((desired_coil_states >> MODBUS_COIL_LED_1) & 1)
				!= ((current_coil_states >> MODBUS_COIL_LED_1) & 1)) {
 800bd0a:	4b52      	ldr	r3, [pc, #328]	@ (800be54 <update_outputs+0x1d8>)
 800bd0c:	781a      	ldrb	r2, [r3, #0]
 800bd0e:	1c7b      	adds	r3, r7, #1
 800bd10:	781b      	ldrb	r3, [r3, #0]
 800bd12:	4053      	eors	r3, r2
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	001a      	movs	r2, r3
 800bd18:	2301      	movs	r3, #1
 800bd1a:	4013      	ands	r3, r2
		if (((desired_coil_states >> MODBUS_COIL_LED_1) & 1)
 800bd1c:	d00b      	beq.n	800bd36 <update_outputs+0xba>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,
					(desired_coil_states >> MODBUS_COIL_LED_1) & 1);
 800bd1e:	1c7b      	adds	r3, r7, #1
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	2201      	movs	r2, #1
 800bd24:	4013      	ands	r3, r2
 800bd26:	b2da      	uxtb	r2, r3
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,
 800bd28:	2380      	movs	r3, #128	@ 0x80
 800bd2a:	0219      	lsls	r1, r3, #8
 800bd2c:	23a0      	movs	r3, #160	@ 0xa0
 800bd2e:	05db      	lsls	r3, r3, #23
 800bd30:	0018      	movs	r0, r3
 800bd32:	f7fa f9f3 	bl	800611c <HAL_GPIO_WritePin>
		}

		// --- LED 2 (Coil 1 / PD0) ---
		if (((desired_coil_states >> MODBUS_COIL_LED_2) & 1)
				!= ((current_coil_states >> MODBUS_COIL_LED_2) & 1)) {
 800bd36:	4b47      	ldr	r3, [pc, #284]	@ (800be54 <update_outputs+0x1d8>)
 800bd38:	781a      	ldrb	r2, [r3, #0]
 800bd3a:	1c7b      	adds	r3, r7, #1
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	4053      	eors	r3, r2
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	085b      	lsrs	r3, r3, #1
 800bd44:	b2db      	uxtb	r3, r3
 800bd46:	001a      	movs	r2, r3
 800bd48:	2301      	movs	r3, #1
 800bd4a:	4013      	ands	r3, r2
		if (((desired_coil_states >> MODBUS_COIL_LED_2) & 1)
 800bd4c:	d00b      	beq.n	800bd66 <update_outputs+0xea>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 800bd4e:	1c7b      	adds	r3, r7, #1
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	085b      	lsrs	r3, r3, #1
 800bd54:	b2db      	uxtb	r3, r3
					(desired_coil_states >> MODBUS_COIL_LED_2) & 1);
 800bd56:	2201      	movs	r2, #1
 800bd58:	4013      	ands	r3, r2
 800bd5a:	b2db      	uxtb	r3, r3
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 800bd5c:	483e      	ldr	r0, [pc, #248]	@ (800be58 <update_outputs+0x1dc>)
 800bd5e:	001a      	movs	r2, r3
 800bd60:	2101      	movs	r1, #1
 800bd62:	f7fa f9db 	bl	800611c <HAL_GPIO_WritePin>
		}

		// --- LED 3 (Coil 2 / PD1) ---
		if (((desired_coil_states >> MODBUS_COIL_LED_3) & 1)
				!= ((current_coil_states >> MODBUS_COIL_LED_3) & 1)) {
 800bd66:	4b3b      	ldr	r3, [pc, #236]	@ (800be54 <update_outputs+0x1d8>)
 800bd68:	781a      	ldrb	r2, [r3, #0]
 800bd6a:	1c7b      	adds	r3, r7, #1
 800bd6c:	781b      	ldrb	r3, [r3, #0]
 800bd6e:	4053      	eors	r3, r2
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	089b      	lsrs	r3, r3, #2
 800bd74:	b2db      	uxtb	r3, r3
 800bd76:	001a      	movs	r2, r3
 800bd78:	2301      	movs	r3, #1
 800bd7a:	4013      	ands	r3, r2
		if (((desired_coil_states >> MODBUS_COIL_LED_3) & 1)
 800bd7c:	d00b      	beq.n	800bd96 <update_outputs+0x11a>
			HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin,
 800bd7e:	1c7b      	adds	r3, r7, #1
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	089b      	lsrs	r3, r3, #2
 800bd84:	b2db      	uxtb	r3, r3
					(desired_coil_states >> MODBUS_COIL_LED_3) & 1);
 800bd86:	2201      	movs	r2, #1
 800bd88:	4013      	ands	r3, r2
 800bd8a:	b2db      	uxtb	r3, r3
			HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin,
 800bd8c:	4832      	ldr	r0, [pc, #200]	@ (800be58 <update_outputs+0x1dc>)
 800bd8e:	001a      	movs	r2, r3
 800bd90:	2102      	movs	r1, #2
 800bd92:	f7fa f9c3 	bl	800611c <HAL_GPIO_WritePin>
		}

		// --- LED 4 (Coil 3 / PD2) ---
		if (((desired_coil_states >> MODBUS_COIL_LED_4) & 1)
				!= ((current_coil_states >> MODBUS_COIL_LED_4) & 1)) {
 800bd96:	4b2f      	ldr	r3, [pc, #188]	@ (800be54 <update_outputs+0x1d8>)
 800bd98:	781a      	ldrb	r2, [r3, #0]
 800bd9a:	1c7b      	adds	r3, r7, #1
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	4053      	eors	r3, r2
 800bda0:	b2db      	uxtb	r3, r3
 800bda2:	08db      	lsrs	r3, r3, #3
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	001a      	movs	r2, r3
 800bda8:	2301      	movs	r3, #1
 800bdaa:	4013      	ands	r3, r2
		if (((desired_coil_states >> MODBUS_COIL_LED_4) & 1)
 800bdac:	d00b      	beq.n	800bdc6 <update_outputs+0x14a>
			HAL_GPIO_WritePin(LED_WHITE_GPIO_Port, LED_WHITE_Pin,
 800bdae:	1c7b      	adds	r3, r7, #1
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	08db      	lsrs	r3, r3, #3
 800bdb4:	b2db      	uxtb	r3, r3
					(desired_coil_states >> MODBUS_COIL_LED_4) & 1);
 800bdb6:	2201      	movs	r2, #1
 800bdb8:	4013      	ands	r3, r2
 800bdba:	b2db      	uxtb	r3, r3
			HAL_GPIO_WritePin(LED_WHITE_GPIO_Port, LED_WHITE_Pin,
 800bdbc:	4826      	ldr	r0, [pc, #152]	@ (800be58 <update_outputs+0x1dc>)
 800bdbe:	001a      	movs	r2, r3
 800bdc0:	2104      	movs	r1, #4
 800bdc2:	f7fa f9ab 	bl	800611c <HAL_GPIO_WritePin>
		}

		// --- LED 5 (Coil 4 / PD3) ---
		if (((desired_coil_states >> MODBUS_COIL_LED_5) & 1)
				!= ((current_coil_states >> MODBUS_COIL_LED_5) & 1)) {
 800bdc6:	4b23      	ldr	r3, [pc, #140]	@ (800be54 <update_outputs+0x1d8>)
 800bdc8:	781a      	ldrb	r2, [r3, #0]
 800bdca:	1c7b      	adds	r3, r7, #1
 800bdcc:	781b      	ldrb	r3, [r3, #0]
 800bdce:	4053      	eors	r3, r2
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	091b      	lsrs	r3, r3, #4
 800bdd4:	b2db      	uxtb	r3, r3
 800bdd6:	001a      	movs	r2, r3
 800bdd8:	2301      	movs	r3, #1
 800bdda:	4013      	ands	r3, r2
		if (((desired_coil_states >> MODBUS_COIL_LED_5) & 1)
 800bddc:	d00b      	beq.n	800bdf6 <update_outputs+0x17a>
			HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin,
 800bdde:	1c7b      	adds	r3, r7, #1
 800bde0:	781b      	ldrb	r3, [r3, #0]
 800bde2:	091b      	lsrs	r3, r3, #4
 800bde4:	b2db      	uxtb	r3, r3
					(desired_coil_states >> MODBUS_COIL_LED_5) & 1);
 800bde6:	2201      	movs	r2, #1
 800bde8:	4013      	ands	r3, r2
 800bdea:	b2db      	uxtb	r3, r3
			HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin,
 800bdec:	481a      	ldr	r0, [pc, #104]	@ (800be58 <update_outputs+0x1dc>)
 800bdee:	001a      	movs	r2, r3
 800bdf0:	2108      	movs	r1, #8
 800bdf2:	f7fa f993 	bl	800611c <HAL_GPIO_WritePin>
		}

		// --- Buzzer (Coil 5 / PB12) ---
		if (((desired_coil_states >> MODBUS_COIL_BUZZER) & 1)
				!= ((current_coil_states >> MODBUS_COIL_BUZZER) & 1)) {
 800bdf6:	4b17      	ldr	r3, [pc, #92]	@ (800be54 <update_outputs+0x1d8>)
 800bdf8:	781a      	ldrb	r2, [r3, #0]
 800bdfa:	1c7b      	adds	r3, r7, #1
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	4053      	eors	r3, r2
 800be00:	b2db      	uxtb	r3, r3
 800be02:	095b      	lsrs	r3, r3, #5
 800be04:	b2db      	uxtb	r3, r3
 800be06:	001a      	movs	r2, r3
 800be08:	2301      	movs	r3, #1
 800be0a:	4013      	ands	r3, r2
		if (((desired_coil_states >> MODBUS_COIL_BUZZER) & 1)
 800be0c:	d00c      	beq.n	800be28 <update_outputs+0x1ac>
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin,
 800be0e:	1c7b      	adds	r3, r7, #1
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	095b      	lsrs	r3, r3, #5
 800be14:	b2db      	uxtb	r3, r3
					(desired_coil_states >> MODBUS_COIL_BUZZER) & 1);
 800be16:	2201      	movs	r2, #1
 800be18:	4013      	ands	r3, r2
 800be1a:	b2da      	uxtb	r2, r3
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin,
 800be1c:	2380      	movs	r3, #128	@ 0x80
 800be1e:	015b      	lsls	r3, r3, #5
 800be20:	480e      	ldr	r0, [pc, #56]	@ (800be5c <update_outputs+0x1e0>)
 800be22:	0019      	movs	r1, r3
 800be24:	f7fa f97a 	bl	800611c <HAL_GPIO_WritePin>
		}

		// Store the new complete state
		current_coil_states = desired_coil_states;
 800be28:	4b0a      	ldr	r3, [pc, #40]	@ (800be54 <update_outputs+0x1d8>)
 800be2a:	1c7a      	adds	r2, r7, #1
 800be2c:	7812      	ldrb	r2, [r2, #0]
 800be2e:	701a      	strb	r2, [r3, #0]
	}
}
 800be30:	46c0      	nop			@ (mov r8, r8)
 800be32:	46bd      	mov	sp, r7
 800be34:	b002      	add	sp, #8
 800be36:	bd80      	pop	{r7, pc}
 800be38:	2000000c 	.word	0x2000000c
 800be3c:	2000055e 	.word	0x2000055e
 800be40:	2000042c 	.word	0x2000042c
 800be44:	20000560 	.word	0x20000560
 800be48:	200003e0 	.word	0x200003e0
 800be4c:	20000562 	.word	0x20000562
 800be50:	20000014 	.word	0x20000014
 800be54:	20000564 	.word	0x20000564
 800be58:	50000c00 	.word	0x50000c00
 800be5c:	50000400 	.word	0x50000400

0800be60 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 800be60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be62:	b087      	sub	sp, #28
 800be64:	af00      	add	r7, sp, #0
 800be66:	60f8      	str	r0, [r7, #12]
 800be68:	0008      	movs	r0, r1
 800be6a:	607a      	str	r2, [r7, #4]
 800be6c:	0019      	movs	r1, r3
 800be6e:	260b      	movs	r6, #11
 800be70:	19bb      	adds	r3, r7, r6
 800be72:	1c02      	adds	r2, r0, #0
 800be74:	701a      	strb	r2, [r3, #0]
 800be76:	2508      	movs	r5, #8
 800be78:	197b      	adds	r3, r7, r5
 800be7a:	1c0a      	adds	r2, r1, #0
 800be7c:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	685c      	ldr	r4, [r3, #4]
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	68d8      	ldr	r0, [r3, #12]
 800be86:	197b      	adds	r3, r7, r5
 800be88:	881d      	ldrh	r5, [r3, #0]
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	19bb      	adds	r3, r7, r6
 800be8e:	7819      	ldrb	r1, [r3, #0]
 800be90:	002b      	movs	r3, r5
 800be92:	47a0      	blx	r4
 800be94:	0003      	movs	r3, r0
 800be96:	617b      	str	r3, [r7, #20]

  return ret;
 800be98:	697b      	ldr	r3, [r7, #20]
}
 800be9a:	0018      	movs	r0, r3
 800be9c:	46bd      	mov	sp, r7
 800be9e:	b007      	add	sp, #28
 800bea0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bea2 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 800bea2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bea4:	b087      	sub	sp, #28
 800bea6:	af00      	add	r7, sp, #0
 800bea8:	60f8      	str	r0, [r7, #12]
 800beaa:	0008      	movs	r0, r1
 800beac:	607a      	str	r2, [r7, #4]
 800beae:	0019      	movs	r1, r3
 800beb0:	260b      	movs	r6, #11
 800beb2:	19bb      	adds	r3, r7, r6
 800beb4:	1c02      	adds	r2, r0, #0
 800beb6:	701a      	strb	r2, [r3, #0]
 800beb8:	2508      	movs	r5, #8
 800beba:	197b      	adds	r3, r7, r5
 800bebc:	1c0a      	adds	r2, r1, #0
 800bebe:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	681c      	ldr	r4, [r3, #0]
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	68d8      	ldr	r0, [r3, #12]
 800bec8:	197b      	adds	r3, r7, r5
 800beca:	881d      	ldrh	r5, [r3, #0]
 800becc:	687a      	ldr	r2, [r7, #4]
 800bece:	19bb      	adds	r3, r7, r6
 800bed0:	7819      	ldrb	r1, [r3, #0]
 800bed2:	002b      	movs	r3, r5
 800bed4:	47a0      	blx	r4
 800bed6:	0003      	movs	r3, r0
 800bed8:	617b      	str	r3, [r7, #20]

  return ret;
 800beda:	697b      	ldr	r3, [r7, #20]
}
 800bedc:	0018      	movs	r0, r3
 800bede:	46bd      	mov	sp, r7
 800bee0:	b007      	add	sp, #28
 800bee2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bee4 <lis2dw12_from_fs2_to_mg>:
  * @{
  *
  */

float_t lis2dw12_from_fs2_to_mg(int16_t lsb)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b082      	sub	sp, #8
 800bee8:	af00      	add	r7, sp, #0
 800beea:	0002      	movs	r2, r0
 800beec:	1dbb      	adds	r3, r7, #6
 800beee:	801a      	strh	r2, [r3, #0]
  return ((float_t)lsb) * 0.061f;
 800bef0:	1dbb      	adds	r3, r7, #6
 800bef2:	2200      	movs	r2, #0
 800bef4:	5e9b      	ldrsh	r3, [r3, r2]
 800bef6:	0018      	movs	r0, r3
 800bef8:	f7f5 fbb0 	bl	800165c <__aeabi_i2f>
 800befc:	1c03      	adds	r3, r0, #0
 800befe:	4904      	ldr	r1, [pc, #16]	@ (800bf10 <lis2dw12_from_fs2_to_mg+0x2c>)
 800bf00:	1c18      	adds	r0, r3, #0
 800bf02:	f7f4 ffcd 	bl	8000ea0 <__aeabi_fmul>
 800bf06:	1c03      	adds	r3, r0, #0
}
 800bf08:	1c18      	adds	r0, r3, #0
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	b002      	add	sp, #8
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	3d79db23 	.word	0x3d79db23

0800bf14 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 800bf14:	b590      	push	{r4, r7, lr}
 800bf16:	b087      	sub	sp, #28
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	000a      	movs	r2, r1
 800bf1e:	1cfb      	adds	r3, r7, #3
 800bf20:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800bf22:	2410      	movs	r4, #16
 800bf24:	193a      	adds	r2, r7, r4
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	2301      	movs	r3, #1
 800bf2a:	2120      	movs	r1, #32
 800bf2c:	f7ff ff98 	bl	800be60 <lis2dw12_read_reg>
 800bf30:	0003      	movs	r3, r0
 800bf32:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800bf34:	697b      	ldr	r3, [r7, #20]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d129      	bne.n	800bf8e <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 800bf3a:	1cfb      	adds	r3, r7, #3
 800bf3c:	781b      	ldrb	r3, [r3, #0]
 800bf3e:	089b      	lsrs	r3, r3, #2
 800bf40:	1c1a      	adds	r2, r3, #0
 800bf42:	2303      	movs	r3, #3
 800bf44:	4013      	ands	r3, r2
 800bf46:	b2da      	uxtb	r2, r3
 800bf48:	193b      	adds	r3, r7, r4
 800bf4a:	2103      	movs	r1, #3
 800bf4c:	400a      	ands	r2, r1
 800bf4e:	0090      	lsls	r0, r2, #2
 800bf50:	781a      	ldrb	r2, [r3, #0]
 800bf52:	210c      	movs	r1, #12
 800bf54:	438a      	bics	r2, r1
 800bf56:	1c11      	adds	r1, r2, #0
 800bf58:	1c02      	adds	r2, r0, #0
 800bf5a:	430a      	orrs	r2, r1
 800bf5c:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 800bf5e:	1cfb      	adds	r3, r7, #3
 800bf60:	781b      	ldrb	r3, [r3, #0]
 800bf62:	2203      	movs	r2, #3
 800bf64:	4013      	ands	r3, r2
 800bf66:	b2da      	uxtb	r2, r3
 800bf68:	193b      	adds	r3, r7, r4
 800bf6a:	2103      	movs	r1, #3
 800bf6c:	400a      	ands	r2, r1
 800bf6e:	0010      	movs	r0, r2
 800bf70:	781a      	ldrb	r2, [r3, #0]
 800bf72:	2103      	movs	r1, #3
 800bf74:	438a      	bics	r2, r1
 800bf76:	1c11      	adds	r1, r2, #0
 800bf78:	1c02      	adds	r2, r0, #0
 800bf7a:	430a      	orrs	r2, r1
 800bf7c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800bf7e:	193a      	adds	r2, r7, r4
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	2301      	movs	r3, #1
 800bf84:	2120      	movs	r1, #32
 800bf86:	f7ff ff8c 	bl	800bea2 <lis2dw12_write_reg>
 800bf8a:	0003      	movs	r3, r0
 800bf8c:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d108      	bne.n	800bfa6 <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 800bf94:	230c      	movs	r3, #12
 800bf96:	18fa      	adds	r2, r7, r3
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	2125      	movs	r1, #37	@ 0x25
 800bf9e:	f7ff ff5f 	bl	800be60 <lis2dw12_read_reg>
 800bfa2:	0003      	movs	r3, r0
 800bfa4:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d11a      	bne.n	800bfe2 <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 800bfac:	1cfb      	adds	r3, r7, #3
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	091b      	lsrs	r3, r3, #4
 800bfb2:	1c1a      	adds	r2, r3, #0
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	4013      	ands	r3, r2
 800bfb8:	b2da      	uxtb	r2, r3
 800bfba:	240c      	movs	r4, #12
 800bfbc:	193b      	adds	r3, r7, r4
 800bfbe:	2101      	movs	r1, #1
 800bfc0:	400a      	ands	r2, r1
 800bfc2:	0090      	lsls	r0, r2, #2
 800bfc4:	781a      	ldrb	r2, [r3, #0]
 800bfc6:	2104      	movs	r1, #4
 800bfc8:	438a      	bics	r2, r1
 800bfca:	1c11      	adds	r1, r2, #0
 800bfcc:	1c02      	adds	r2, r0, #0
 800bfce:	430a      	orrs	r2, r1
 800bfd0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 800bfd2:	193a      	adds	r2, r7, r4
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	2125      	movs	r1, #37	@ 0x25
 800bfda:	f7ff ff62 	bl	800bea2 <lis2dw12_write_reg>
 800bfde:	0003      	movs	r3, r0
 800bfe0:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800bfe2:	697b      	ldr	r3, [r7, #20]
}
 800bfe4:	0018      	movs	r0, r3
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	b007      	add	sp, #28
 800bfea:	bd90      	pop	{r4, r7, pc}

0800bfec <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 800bfec:	b590      	push	{r4, r7, lr}
 800bfee:	b087      	sub	sp, #28
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	000a      	movs	r2, r1
 800bff6:	1cfb      	adds	r3, r7, #3
 800bff8:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800bffa:	2410      	movs	r4, #16
 800bffc:	193a      	adds	r2, r7, r4
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	2301      	movs	r3, #1
 800c002:	2120      	movs	r1, #32
 800c004:	f7ff ff2c 	bl	800be60 <lis2dw12_read_reg>
 800c008:	0003      	movs	r3, r0
 800c00a:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800c00c:	697b      	ldr	r3, [r7, #20]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d115      	bne.n	800c03e <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 800c012:	1cfb      	adds	r3, r7, #3
 800c014:	781b      	ldrb	r3, [r3, #0]
 800c016:	220f      	movs	r2, #15
 800c018:	4013      	ands	r3, r2
 800c01a:	b2da      	uxtb	r2, r3
 800c01c:	193b      	adds	r3, r7, r4
 800c01e:	0110      	lsls	r0, r2, #4
 800c020:	781a      	ldrb	r2, [r3, #0]
 800c022:	210f      	movs	r1, #15
 800c024:	400a      	ands	r2, r1
 800c026:	1c11      	adds	r1, r2, #0
 800c028:	1c02      	adds	r2, r0, #0
 800c02a:	430a      	orrs	r2, r1
 800c02c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800c02e:	193a      	adds	r2, r7, r4
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	2301      	movs	r3, #1
 800c034:	2120      	movs	r1, #32
 800c036:	f7ff ff34 	bl	800bea2 <lis2dw12_write_reg>
 800c03a:	0003      	movs	r3, r0
 800c03c:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d108      	bne.n	800c056 <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 800c044:	230c      	movs	r3, #12
 800c046:	18fa      	adds	r2, r7, r3
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	2301      	movs	r3, #1
 800c04c:	2122      	movs	r1, #34	@ 0x22
 800c04e:	f7ff ff07 	bl	800be60 <lis2dw12_read_reg>
 800c052:	0003      	movs	r3, r0
 800c054:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800c056:	697b      	ldr	r3, [r7, #20]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d11a      	bne.n	800c092 <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 800c05c:	1cfb      	adds	r3, r7, #3
 800c05e:	781b      	ldrb	r3, [r3, #0]
 800c060:	091b      	lsrs	r3, r3, #4
 800c062:	1c1a      	adds	r2, r3, #0
 800c064:	2303      	movs	r3, #3
 800c066:	4013      	ands	r3, r2
 800c068:	b2da      	uxtb	r2, r3
 800c06a:	240c      	movs	r4, #12
 800c06c:	193b      	adds	r3, r7, r4
 800c06e:	2103      	movs	r1, #3
 800c070:	400a      	ands	r2, r1
 800c072:	0010      	movs	r0, r2
 800c074:	781a      	ldrb	r2, [r3, #0]
 800c076:	2103      	movs	r1, #3
 800c078:	438a      	bics	r2, r1
 800c07a:	1c11      	adds	r1, r2, #0
 800c07c:	1c02      	adds	r2, r0, #0
 800c07e:	430a      	orrs	r2, r1
 800c080:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 800c082:	193a      	adds	r2, r7, r4
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	2301      	movs	r3, #1
 800c088:	2122      	movs	r1, #34	@ 0x22
 800c08a:	f7ff ff0a 	bl	800bea2 <lis2dw12_write_reg>
 800c08e:	0003      	movs	r3, r0
 800c090:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800c092:	697b      	ldr	r3, [r7, #20]
}
 800c094:	0018      	movs	r0, r3
 800c096:	46bd      	mov	sp, r7
 800c098:	b007      	add	sp, #28
 800c09a:	bd90      	pop	{r4, r7, pc}

0800c09c <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800c09c:	b590      	push	{r4, r7, lr}
 800c09e:	b085      	sub	sp, #20
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
 800c0a4:	000a      	movs	r2, r1
 800c0a6:	1cfb      	adds	r3, r7, #3
 800c0a8:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800c0aa:	2408      	movs	r4, #8
 800c0ac:	193a      	adds	r2, r7, r4
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	2121      	movs	r1, #33	@ 0x21
 800c0b4:	f7ff fed4 	bl	800be60 <lis2dw12_read_reg>
 800c0b8:	0003      	movs	r3, r0
 800c0ba:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d117      	bne.n	800c0f2 <lis2dw12_block_data_update_set+0x56>
  {
    reg.bdu = val;
 800c0c2:	1cfb      	adds	r3, r7, #3
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	4013      	ands	r3, r2
 800c0ca:	b2da      	uxtb	r2, r3
 800c0cc:	193b      	adds	r3, r7, r4
 800c0ce:	2101      	movs	r1, #1
 800c0d0:	400a      	ands	r2, r1
 800c0d2:	00d0      	lsls	r0, r2, #3
 800c0d4:	781a      	ldrb	r2, [r3, #0]
 800c0d6:	2108      	movs	r1, #8
 800c0d8:	438a      	bics	r2, r1
 800c0da:	1c11      	adds	r1, r2, #0
 800c0dc:	1c02      	adds	r2, r0, #0
 800c0de:	430a      	orrs	r2, r1
 800c0e0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800c0e2:	193a      	adds	r2, r7, r4
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	2121      	movs	r1, #33	@ 0x21
 800c0ea:	f7ff feda 	bl	800bea2 <lis2dw12_write_reg>
 800c0ee:	0003      	movs	r3, r0
 800c0f0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
}
 800c0f4:	0018      	movs	r0, r3
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	b005      	add	sp, #20
 800c0fa:	bd90      	pop	{r4, r7, pc}

0800c0fc <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 800c0fc:	b590      	push	{r4, r7, lr}
 800c0fe:	b085      	sub	sp, #20
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	000a      	movs	r2, r1
 800c106:	1cfb      	adds	r3, r7, #3
 800c108:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 800c10a:	2408      	movs	r4, #8
 800c10c:	193a      	adds	r2, r7, r4
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	2301      	movs	r3, #1
 800c112:	2125      	movs	r1, #37	@ 0x25
 800c114:	f7ff fea4 	bl	800be60 <lis2dw12_read_reg>
 800c118:	0003      	movs	r3, r0
 800c11a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d117      	bne.n	800c152 <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 800c122:	1cfb      	adds	r3, r7, #3
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	2203      	movs	r2, #3
 800c128:	4013      	ands	r3, r2
 800c12a:	b2da      	uxtb	r2, r3
 800c12c:	193b      	adds	r3, r7, r4
 800c12e:	2103      	movs	r1, #3
 800c130:	400a      	ands	r2, r1
 800c132:	0110      	lsls	r0, r2, #4
 800c134:	781a      	ldrb	r2, [r3, #0]
 800c136:	2130      	movs	r1, #48	@ 0x30
 800c138:	438a      	bics	r2, r1
 800c13a:	1c11      	adds	r1, r2, #0
 800c13c:	1c02      	adds	r2, r0, #0
 800c13e:	430a      	orrs	r2, r1
 800c140:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 800c142:	193a      	adds	r2, r7, r4
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	2301      	movs	r3, #1
 800c148:	2125      	movs	r1, #37	@ 0x25
 800c14a:	f7ff feaa 	bl	800bea2 <lis2dw12_write_reg>
 800c14e:	0003      	movs	r3, r0
 800c150:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c152:	68fb      	ldr	r3, [r7, #12]
}
 800c154:	0018      	movs	r0, r3
 800c156:	46bd      	mov	sp, r7
 800c158:	b005      	add	sp, #20
 800c15a:	bd90      	pop	{r4, r7, pc}

0800c15c <lis2dw12_flag_data_ready_get>:
  * @param  val      change the values of drdy in reg STATUS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_flag_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800c15c:	b590      	push	{r4, r7, lr}
 800c15e:	b085      	sub	sp, #20
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
  lis2dw12_status_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_STATUS, (uint8_t *) &reg, 1);
 800c166:	2408      	movs	r4, #8
 800c168:	193a      	adds	r2, r7, r4
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	2301      	movs	r3, #1
 800c16e:	2127      	movs	r1, #39	@ 0x27
 800c170:	f7ff fe76 	bl	800be60 <lis2dw12_read_reg>
 800c174:	0003      	movs	r3, r0
 800c176:	60fb      	str	r3, [r7, #12]
  *val = reg.drdy;
 800c178:	193b      	adds	r3, r7, r4
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	07db      	lsls	r3, r3, #31
 800c17e:	0fdb      	lsrs	r3, r3, #31
 800c180:	b2db      	uxtb	r3, r3
 800c182:	001a      	movs	r2, r3
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	701a      	strb	r2, [r3, #0]

  return ret;
 800c188:	68fb      	ldr	r3, [r7, #12]
}
 800c18a:	0018      	movs	r0, r3
 800c18c:	46bd      	mov	sp, r7
 800c18e:	b005      	add	sp, #20
 800c190:	bd90      	pop	{r4, r7, pc}

0800c192 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800c192:	b590      	push	{r4, r7, lr}
 800c194:	b087      	sub	sp, #28
 800c196:	af00      	add	r7, sp, #0
 800c198:	6078      	str	r0, [r7, #4]
 800c19a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 800c19c:	240c      	movs	r4, #12
 800c19e:	193a      	adds	r2, r7, r4
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	2306      	movs	r3, #6
 800c1a4:	2128      	movs	r1, #40	@ 0x28
 800c1a6:	f7ff fe5b 	bl	800be60 <lis2dw12_read_reg>
 800c1aa:	0003      	movs	r3, r0
 800c1ac:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 800c1ae:	0021      	movs	r1, r4
 800c1b0:	187b      	adds	r3, r7, r1
 800c1b2:	785b      	ldrb	r3, [r3, #1]
 800c1b4:	b21a      	sxth	r2, r3
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	5e9b      	ldrsh	r3, [r3, r2]
 800c1c0:	b29b      	uxth	r3, r3
 800c1c2:	021b      	lsls	r3, r3, #8
 800c1c4:	b29b      	uxth	r3, r3
 800c1c6:	187a      	adds	r2, r7, r1
 800c1c8:	7812      	ldrb	r2, [r2, #0]
 800c1ca:	189b      	adds	r3, r3, r2
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	b21a      	sxth	r2, r3
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800c1d4:	187b      	adds	r3, r7, r1
 800c1d6:	78da      	ldrb	r2, [r3, #3]
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	3302      	adds	r3, #2
 800c1dc:	b212      	sxth	r2, r2
 800c1de:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800c1e0:	683b      	ldr	r3, [r7, #0]
 800c1e2:	3302      	adds	r3, #2
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	5e9b      	ldrsh	r3, [r3, r2]
 800c1e8:	b29b      	uxth	r3, r3
 800c1ea:	021b      	lsls	r3, r3, #8
 800c1ec:	b29b      	uxth	r3, r3
 800c1ee:	187a      	adds	r2, r7, r1
 800c1f0:	7892      	ldrb	r2, [r2, #2]
 800c1f2:	189b      	adds	r3, r3, r2
 800c1f4:	b29a      	uxth	r2, r3
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	3302      	adds	r3, #2
 800c1fa:	b212      	sxth	r2, r2
 800c1fc:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800c1fe:	187b      	adds	r3, r7, r1
 800c200:	795a      	ldrb	r2, [r3, #5]
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	3304      	adds	r3, #4
 800c206:	b212      	sxth	r2, r2
 800c208:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	3304      	adds	r3, #4
 800c20e:	2200      	movs	r2, #0
 800c210:	5e9b      	ldrsh	r3, [r3, r2]
 800c212:	b29b      	uxth	r3, r3
 800c214:	021b      	lsls	r3, r3, #8
 800c216:	b29b      	uxth	r3, r3
 800c218:	187a      	adds	r2, r7, r1
 800c21a:	7912      	ldrb	r2, [r2, #4]
 800c21c:	189b      	adds	r3, r3, r2
 800c21e:	b29a      	uxth	r2, r3
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	3304      	adds	r3, #4
 800c224:	b212      	sxth	r2, r2
 800c226:	801a      	strh	r2, [r3, #0]

  return ret;
 800c228:	697b      	ldr	r3, [r7, #20]
}
 800c22a:	0018      	movs	r0, r3
 800c22c:	46bd      	mov	sp, r7
 800c22e:	b007      	add	sp, #28
 800c230:	bd90      	pop	{r4, r7, pc}

0800c232 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800c232:	b580      	push	{r7, lr}
 800c234:	b084      	sub	sp, #16
 800c236:	af00      	add	r7, sp, #0
 800c238:	6078      	str	r0, [r7, #4]
 800c23a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 800c23c:	683a      	ldr	r2, [r7, #0]
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	2301      	movs	r3, #1
 800c242:	210f      	movs	r1, #15
 800c244:	f7ff fe0c 	bl	800be60 <lis2dw12_read_reg>
 800c248:	0003      	movs	r3, r0
 800c24a:	60fb      	str	r3, [r7, #12]

  return ret;
 800c24c:	68fb      	ldr	r3, [r7, #12]
}
 800c24e:	0018      	movs	r0, r3
 800c250:	46bd      	mov	sp, r7
 800c252:	b004      	add	sp, #16
 800c254:	bd80      	pop	{r7, pc}

0800c256 <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800c256:	b590      	push	{r4, r7, lr}
 800c258:	b085      	sub	sp, #20
 800c25a:	af00      	add	r7, sp, #0
 800c25c:	6078      	str	r0, [r7, #4]
 800c25e:	000a      	movs	r2, r1
 800c260:	1cfb      	adds	r3, r7, #3
 800c262:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800c264:	2408      	movs	r4, #8
 800c266:	193a      	adds	r2, r7, r4
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	2301      	movs	r3, #1
 800c26c:	2121      	movs	r1, #33	@ 0x21
 800c26e:	f7ff fdf7 	bl	800be60 <lis2dw12_read_reg>
 800c272:	0003      	movs	r3, r0
 800c274:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d117      	bne.n	800c2ac <lis2dw12_reset_set+0x56>
  {
    reg.soft_reset = val;
 800c27c:	1cfb      	adds	r3, r7, #3
 800c27e:	781b      	ldrb	r3, [r3, #0]
 800c280:	2201      	movs	r2, #1
 800c282:	4013      	ands	r3, r2
 800c284:	b2da      	uxtb	r2, r3
 800c286:	193b      	adds	r3, r7, r4
 800c288:	2101      	movs	r1, #1
 800c28a:	400a      	ands	r2, r1
 800c28c:	0190      	lsls	r0, r2, #6
 800c28e:	781a      	ldrb	r2, [r3, #0]
 800c290:	2140      	movs	r1, #64	@ 0x40
 800c292:	438a      	bics	r2, r1
 800c294:	1c11      	adds	r1, r2, #0
 800c296:	1c02      	adds	r2, r0, #0
 800c298:	430a      	orrs	r2, r1
 800c29a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800c29c:	193a      	adds	r2, r7, r4
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	2301      	movs	r3, #1
 800c2a2:	2121      	movs	r1, #33	@ 0x21
 800c2a4:	f7ff fdfd 	bl	800bea2 <lis2dw12_write_reg>
 800c2a8:	0003      	movs	r3, r0
 800c2aa:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c2ac:	68fb      	ldr	r3, [r7, #12]
}
 800c2ae:	0018      	movs	r0, r3
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	b005      	add	sp, #20
 800c2b4:	bd90      	pop	{r4, r7, pc}

0800c2b6 <lis2dw12_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800c2b6:	b590      	push	{r4, r7, lr}
 800c2b8:	b085      	sub	sp, #20
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	6078      	str	r0, [r7, #4]
 800c2be:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800c2c0:	2408      	movs	r4, #8
 800c2c2:	193a      	adds	r2, r7, r4
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	2121      	movs	r1, #33	@ 0x21
 800c2ca:	f7ff fdc9 	bl	800be60 <lis2dw12_read_reg>
 800c2ce:	0003      	movs	r3, r0
 800c2d0:	60fb      	str	r3, [r7, #12]
  *val = reg.soft_reset;
 800c2d2:	193b      	adds	r3, r7, r4
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	065b      	lsls	r3, r3, #25
 800c2d8:	0fdb      	lsrs	r3, r3, #31
 800c2da:	b2db      	uxtb	r3, r3
 800c2dc:	001a      	movs	r2, r3
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	701a      	strb	r2, [r3, #0]

  return ret;
 800c2e2:	68fb      	ldr	r3, [r7, #12]
}
 800c2e4:	0018      	movs	r0, r3
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	b005      	add	sp, #20
 800c2ea:	bd90      	pop	{r4, r7, pc}

0800c2ec <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 800c2ec:	b590      	push	{r4, r7, lr}
 800c2ee:	b087      	sub	sp, #28
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	000a      	movs	r2, r1
 800c2f6:	1cfb      	adds	r3, r7, #3
 800c2f8:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 800c2fa:	2410      	movs	r4, #16
 800c2fc:	193a      	adds	r2, r7, r4
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	2301      	movs	r3, #1
 800c302:	2125      	movs	r1, #37	@ 0x25
 800c304:	f7ff fdac 	bl	800be60 <lis2dw12_read_reg>
 800c308:	0003      	movs	r3, r0
 800c30a:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d119      	bne.n	800c346 <lis2dw12_filter_path_set+0x5a>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 800c312:	1cfb      	adds	r3, r7, #3
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	091b      	lsrs	r3, r3, #4
 800c318:	1c1a      	adds	r2, r3, #0
 800c31a:	2301      	movs	r3, #1
 800c31c:	4013      	ands	r3, r2
 800c31e:	b2da      	uxtb	r2, r3
 800c320:	193b      	adds	r3, r7, r4
 800c322:	2101      	movs	r1, #1
 800c324:	400a      	ands	r2, r1
 800c326:	00d0      	lsls	r0, r2, #3
 800c328:	781a      	ldrb	r2, [r3, #0]
 800c32a:	2108      	movs	r1, #8
 800c32c:	438a      	bics	r2, r1
 800c32e:	1c11      	adds	r1, r2, #0
 800c330:	1c02      	adds	r2, r0, #0
 800c332:	430a      	orrs	r2, r1
 800c334:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 800c336:	193a      	adds	r2, r7, r4
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	2301      	movs	r3, #1
 800c33c:	2125      	movs	r1, #37	@ 0x25
 800c33e:	f7ff fdb0 	bl	800bea2 <lis2dw12_write_reg>
 800c342:	0003      	movs	r3, r0
 800c344:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800c346:	697b      	ldr	r3, [r7, #20]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d108      	bne.n	800c35e <lis2dw12_filter_path_set+0x72>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 800c34c:	230c      	movs	r3, #12
 800c34e:	18fa      	adds	r2, r7, r3
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	2301      	movs	r3, #1
 800c354:	213f      	movs	r1, #63	@ 0x3f
 800c356:	f7ff fd83 	bl	800be60 <lis2dw12_read_reg>
 800c35a:	0003      	movs	r3, r0
 800c35c:	617b      	str	r3, [r7, #20]
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d118      	bne.n	800c396 <lis2dw12_filter_path_set+0xaa>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 800c364:	1cfb      	adds	r3, r7, #3
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	2201      	movs	r2, #1
 800c36a:	4013      	ands	r3, r2
 800c36c:	b2da      	uxtb	r2, r3
 800c36e:	240c      	movs	r4, #12
 800c370:	193b      	adds	r3, r7, r4
 800c372:	2101      	movs	r1, #1
 800c374:	400a      	ands	r2, r1
 800c376:	0110      	lsls	r0, r2, #4
 800c378:	781a      	ldrb	r2, [r3, #0]
 800c37a:	2110      	movs	r1, #16
 800c37c:	438a      	bics	r2, r1
 800c37e:	1c11      	adds	r1, r2, #0
 800c380:	1c02      	adds	r2, r0, #0
 800c382:	430a      	orrs	r2, r1
 800c384:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 800c386:	193a      	adds	r2, r7, r4
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	2301      	movs	r3, #1
 800c38c:	213f      	movs	r1, #63	@ 0x3f
 800c38e:	f7ff fd88 	bl	800bea2 <lis2dw12_write_reg>
 800c392:	0003      	movs	r3, r0
 800c394:	617b      	str	r3, [r7, #20]
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
 800c396:	697b      	ldr	r3, [r7, #20]
}
 800c398:	0018      	movs	r0, r3
 800c39a:	46bd      	mov	sp, r7
 800c39c:	b007      	add	sp, #28
 800c39e:	bd90      	pop	{r4, r7, pc}

0800c3a0 <lis2dw12_filter_bandwidth_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_bandwidth_set(stmdev_ctx_t *ctx,
                                      lis2dw12_bw_filt_t val)
{
 800c3a0:	b590      	push	{r4, r7, lr}
 800c3a2:	b085      	sub	sp, #20
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
 800c3a8:	000a      	movs	r2, r1
 800c3aa:	1cfb      	adds	r3, r7, #3
 800c3ac:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 800c3ae:	2408      	movs	r4, #8
 800c3b0:	193a      	adds	r2, r7, r4
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	2125      	movs	r1, #37	@ 0x25
 800c3b8:	f7ff fd52 	bl	800be60 <lis2dw12_read_reg>
 800c3bc:	0003      	movs	r3, r0
 800c3be:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d115      	bne.n	800c3f2 <lis2dw12_filter_bandwidth_set+0x52>
  {
    reg.bw_filt = (uint8_t) val;
 800c3c6:	1cfb      	adds	r3, r7, #3
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	2203      	movs	r2, #3
 800c3cc:	4013      	ands	r3, r2
 800c3ce:	b2da      	uxtb	r2, r3
 800c3d0:	193b      	adds	r3, r7, r4
 800c3d2:	0190      	lsls	r0, r2, #6
 800c3d4:	781a      	ldrb	r2, [r3, #0]
 800c3d6:	213f      	movs	r1, #63	@ 0x3f
 800c3d8:	400a      	ands	r2, r1
 800c3da:	1c11      	adds	r1, r2, #0
 800c3dc:	1c02      	adds	r2, r0, #0
 800c3de:	430a      	orrs	r2, r1
 800c3e0:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 800c3e2:	193a      	adds	r2, r7, r4
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	2125      	movs	r1, #37	@ 0x25
 800c3ea:	f7ff fd5a 	bl	800bea2 <lis2dw12_write_reg>
 800c3ee:	0003      	movs	r3, r0
 800c3f0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c3f2:	68fb      	ldr	r3, [r7, #12]
}
 800c3f4:	0018      	movs	r0, r3
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	b005      	add	sp, #20
 800c3fa:	bd90      	pop	{r4, r7, pc}

0800c3fc <memset>:
 800c3fc:	0003      	movs	r3, r0
 800c3fe:	1882      	adds	r2, r0, r2
 800c400:	4293      	cmp	r3, r2
 800c402:	d100      	bne.n	800c406 <memset+0xa>
 800c404:	4770      	bx	lr
 800c406:	7019      	strb	r1, [r3, #0]
 800c408:	3301      	adds	r3, #1
 800c40a:	e7f9      	b.n	800c400 <memset+0x4>

0800c40c <__errno>:
 800c40c:	4b01      	ldr	r3, [pc, #4]	@ (800c414 <__errno+0x8>)
 800c40e:	6818      	ldr	r0, [r3, #0]
 800c410:	4770      	bx	lr
 800c412:	46c0      	nop			@ (mov r8, r8)
 800c414:	20000018 	.word	0x20000018

0800c418 <__libc_init_array>:
 800c418:	b570      	push	{r4, r5, r6, lr}
 800c41a:	2600      	movs	r6, #0
 800c41c:	4c0c      	ldr	r4, [pc, #48]	@ (800c450 <__libc_init_array+0x38>)
 800c41e:	4d0d      	ldr	r5, [pc, #52]	@ (800c454 <__libc_init_array+0x3c>)
 800c420:	1b64      	subs	r4, r4, r5
 800c422:	10a4      	asrs	r4, r4, #2
 800c424:	42a6      	cmp	r6, r4
 800c426:	d109      	bne.n	800c43c <__libc_init_array+0x24>
 800c428:	2600      	movs	r6, #0
 800c42a:	f000 fd3f 	bl	800ceac <_init>
 800c42e:	4c0a      	ldr	r4, [pc, #40]	@ (800c458 <__libc_init_array+0x40>)
 800c430:	4d0a      	ldr	r5, [pc, #40]	@ (800c45c <__libc_init_array+0x44>)
 800c432:	1b64      	subs	r4, r4, r5
 800c434:	10a4      	asrs	r4, r4, #2
 800c436:	42a6      	cmp	r6, r4
 800c438:	d105      	bne.n	800c446 <__libc_init_array+0x2e>
 800c43a:	bd70      	pop	{r4, r5, r6, pc}
 800c43c:	00b3      	lsls	r3, r6, #2
 800c43e:	58eb      	ldr	r3, [r5, r3]
 800c440:	4798      	blx	r3
 800c442:	3601      	adds	r6, #1
 800c444:	e7ee      	b.n	800c424 <__libc_init_array+0xc>
 800c446:	00b3      	lsls	r3, r6, #2
 800c448:	58eb      	ldr	r3, [r5, r3]
 800c44a:	4798      	blx	r3
 800c44c:	3601      	adds	r6, #1
 800c44e:	e7f2      	b.n	800c436 <__libc_init_array+0x1e>
 800c450:	0800d330 	.word	0x0800d330
 800c454:	0800d330 	.word	0x0800d330
 800c458:	0800d334 	.word	0x0800d334
 800c45c:	0800d330 	.word	0x0800d330

0800c460 <atan2>:
 800c460:	b510      	push	{r4, lr}
 800c462:	f000 f947 	bl	800c6f4 <__ieee754_atan2>
 800c466:	bd10      	pop	{r4, pc}

0800c468 <log>:
 800c468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c46a:	0004      	movs	r4, r0
 800c46c:	000d      	movs	r5, r1
 800c46e:	f000 f9e7 	bl	800c840 <__ieee754_log>
 800c472:	0022      	movs	r2, r4
 800c474:	0006      	movs	r6, r0
 800c476:	000f      	movs	r7, r1
 800c478:	002b      	movs	r3, r5
 800c47a:	0020      	movs	r0, r4
 800c47c:	0029      	movs	r1, r5
 800c47e:	f7f7 f873 	bl	8003568 <__aeabi_dcmpun>
 800c482:	2800      	cmp	r0, #0
 800c484:	d115      	bne.n	800c4b2 <log+0x4a>
 800c486:	2200      	movs	r2, #0
 800c488:	2300      	movs	r3, #0
 800c48a:	0020      	movs	r0, r4
 800c48c:	0029      	movs	r1, r5
 800c48e:	f7f3 ffd7 	bl	8000440 <__aeabi_dcmpgt>
 800c492:	2800      	cmp	r0, #0
 800c494:	d10d      	bne.n	800c4b2 <log+0x4a>
 800c496:	2200      	movs	r2, #0
 800c498:	2300      	movs	r3, #0
 800c49a:	0020      	movs	r0, r4
 800c49c:	0029      	movs	r1, r5
 800c49e:	f7f3 ffb5 	bl	800040c <__aeabi_dcmpeq>
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	d008      	beq.n	800c4b8 <log+0x50>
 800c4a6:	f7ff ffb1 	bl	800c40c <__errno>
 800c4aa:	2322      	movs	r3, #34	@ 0x22
 800c4ac:	2600      	movs	r6, #0
 800c4ae:	4f07      	ldr	r7, [pc, #28]	@ (800c4cc <log+0x64>)
 800c4b0:	6003      	str	r3, [r0, #0]
 800c4b2:	0030      	movs	r0, r6
 800c4b4:	0039      	movs	r1, r7
 800c4b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4b8:	f7ff ffa8 	bl	800c40c <__errno>
 800c4bc:	2321      	movs	r3, #33	@ 0x21
 800c4be:	6003      	str	r3, [r0, #0]
 800c4c0:	4803      	ldr	r0, [pc, #12]	@ (800c4d0 <log+0x68>)
 800c4c2:	f000 f82d 	bl	800c520 <nan>
 800c4c6:	0006      	movs	r6, r0
 800c4c8:	000f      	movs	r7, r1
 800c4ca:	e7f2      	b.n	800c4b2 <log+0x4a>
 800c4cc:	fff00000 	.word	0xfff00000
 800c4d0:	0800d2a4 	.word	0x0800d2a4

0800c4d4 <sqrt>:
 800c4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4d6:	0004      	movs	r4, r0
 800c4d8:	000d      	movs	r5, r1
 800c4da:	f000 f827 	bl	800c52c <__ieee754_sqrt>
 800c4de:	0022      	movs	r2, r4
 800c4e0:	0006      	movs	r6, r0
 800c4e2:	000f      	movs	r7, r1
 800c4e4:	002b      	movs	r3, r5
 800c4e6:	0020      	movs	r0, r4
 800c4e8:	0029      	movs	r1, r5
 800c4ea:	f7f7 f83d 	bl	8003568 <__aeabi_dcmpun>
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d113      	bne.n	800c51a <sqrt+0x46>
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	0020      	movs	r0, r4
 800c4f8:	0029      	movs	r1, r5
 800c4fa:	f7f3 ff8d 	bl	8000418 <__aeabi_dcmplt>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	d00b      	beq.n	800c51a <sqrt+0x46>
 800c502:	f7ff ff83 	bl	800c40c <__errno>
 800c506:	2321      	movs	r3, #33	@ 0x21
 800c508:	2200      	movs	r2, #0
 800c50a:	6003      	str	r3, [r0, #0]
 800c50c:	2300      	movs	r3, #0
 800c50e:	0010      	movs	r0, r2
 800c510:	0019      	movs	r1, r3
 800c512:	f7f5 fcff 	bl	8001f14 <__aeabi_ddiv>
 800c516:	0006      	movs	r6, r0
 800c518:	000f      	movs	r7, r1
 800c51a:	0030      	movs	r0, r6
 800c51c:	0039      	movs	r1, r7
 800c51e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c520 <nan>:
 800c520:	2000      	movs	r0, #0
 800c522:	4901      	ldr	r1, [pc, #4]	@ (800c528 <nan+0x8>)
 800c524:	4770      	bx	lr
 800c526:	46c0      	nop			@ (mov r8, r8)
 800c528:	7ff80000 	.word	0x7ff80000

0800c52c <__ieee754_sqrt>:
 800c52c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c52e:	000a      	movs	r2, r1
 800c530:	000d      	movs	r5, r1
 800c532:	496b      	ldr	r1, [pc, #428]	@ (800c6e0 <__ieee754_sqrt+0x1b4>)
 800c534:	0004      	movs	r4, r0
 800c536:	0003      	movs	r3, r0
 800c538:	0008      	movs	r0, r1
 800c53a:	b087      	sub	sp, #28
 800c53c:	4028      	ands	r0, r5
 800c53e:	4288      	cmp	r0, r1
 800c540:	d111      	bne.n	800c566 <__ieee754_sqrt+0x3a>
 800c542:	0022      	movs	r2, r4
 800c544:	002b      	movs	r3, r5
 800c546:	0020      	movs	r0, r4
 800c548:	0029      	movs	r1, r5
 800c54a:	f7f6 f91d 	bl	8002788 <__aeabi_dmul>
 800c54e:	0002      	movs	r2, r0
 800c550:	000b      	movs	r3, r1
 800c552:	0020      	movs	r0, r4
 800c554:	0029      	movs	r1, r5
 800c556:	f7f5 f917 	bl	8001788 <__aeabi_dadd>
 800c55a:	0004      	movs	r4, r0
 800c55c:	000d      	movs	r5, r1
 800c55e:	0020      	movs	r0, r4
 800c560:	0029      	movs	r1, r5
 800c562:	b007      	add	sp, #28
 800c564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c566:	2d00      	cmp	r5, #0
 800c568:	dc11      	bgt.n	800c58e <__ieee754_sqrt+0x62>
 800c56a:	0069      	lsls	r1, r5, #1
 800c56c:	0849      	lsrs	r1, r1, #1
 800c56e:	4321      	orrs	r1, r4
 800c570:	d0f5      	beq.n	800c55e <__ieee754_sqrt+0x32>
 800c572:	2000      	movs	r0, #0
 800c574:	4285      	cmp	r5, r0
 800c576:	d010      	beq.n	800c59a <__ieee754_sqrt+0x6e>
 800c578:	0022      	movs	r2, r4
 800c57a:	002b      	movs	r3, r5
 800c57c:	0020      	movs	r0, r4
 800c57e:	0029      	movs	r1, r5
 800c580:	f7f6 fbe8 	bl	8002d54 <__aeabi_dsub>
 800c584:	0002      	movs	r2, r0
 800c586:	000b      	movs	r3, r1
 800c588:	f7f5 fcc4 	bl	8001f14 <__aeabi_ddiv>
 800c58c:	e7e5      	b.n	800c55a <__ieee754_sqrt+0x2e>
 800c58e:	1528      	asrs	r0, r5, #20
 800c590:	d115      	bne.n	800c5be <__ieee754_sqrt+0x92>
 800c592:	2480      	movs	r4, #128	@ 0x80
 800c594:	2100      	movs	r1, #0
 800c596:	0364      	lsls	r4, r4, #13
 800c598:	e007      	b.n	800c5aa <__ieee754_sqrt+0x7e>
 800c59a:	0ada      	lsrs	r2, r3, #11
 800c59c:	3815      	subs	r0, #21
 800c59e:	055b      	lsls	r3, r3, #21
 800c5a0:	2a00      	cmp	r2, #0
 800c5a2:	d0fa      	beq.n	800c59a <__ieee754_sqrt+0x6e>
 800c5a4:	e7f5      	b.n	800c592 <__ieee754_sqrt+0x66>
 800c5a6:	0052      	lsls	r2, r2, #1
 800c5a8:	3101      	adds	r1, #1
 800c5aa:	4222      	tst	r2, r4
 800c5ac:	d0fb      	beq.n	800c5a6 <__ieee754_sqrt+0x7a>
 800c5ae:	1e4c      	subs	r4, r1, #1
 800c5b0:	1b00      	subs	r0, r0, r4
 800c5b2:	2420      	movs	r4, #32
 800c5b4:	001d      	movs	r5, r3
 800c5b6:	1a64      	subs	r4, r4, r1
 800c5b8:	40e5      	lsrs	r5, r4
 800c5ba:	408b      	lsls	r3, r1
 800c5bc:	432a      	orrs	r2, r5
 800c5be:	4949      	ldr	r1, [pc, #292]	@ (800c6e4 <__ieee754_sqrt+0x1b8>)
 800c5c0:	0312      	lsls	r2, r2, #12
 800c5c2:	1844      	adds	r4, r0, r1
 800c5c4:	2180      	movs	r1, #128	@ 0x80
 800c5c6:	0b12      	lsrs	r2, r2, #12
 800c5c8:	0349      	lsls	r1, r1, #13
 800c5ca:	4311      	orrs	r1, r2
 800c5cc:	07c0      	lsls	r0, r0, #31
 800c5ce:	d403      	bmi.n	800c5d8 <__ieee754_sqrt+0xac>
 800c5d0:	0fda      	lsrs	r2, r3, #31
 800c5d2:	0049      	lsls	r1, r1, #1
 800c5d4:	1851      	adds	r1, r2, r1
 800c5d6:	005b      	lsls	r3, r3, #1
 800c5d8:	2500      	movs	r5, #0
 800c5da:	1062      	asrs	r2, r4, #1
 800c5dc:	0049      	lsls	r1, r1, #1
 800c5de:	2480      	movs	r4, #128	@ 0x80
 800c5e0:	9205      	str	r2, [sp, #20]
 800c5e2:	0fda      	lsrs	r2, r3, #31
 800c5e4:	1852      	adds	r2, r2, r1
 800c5e6:	2016      	movs	r0, #22
 800c5e8:	0029      	movs	r1, r5
 800c5ea:	005b      	lsls	r3, r3, #1
 800c5ec:	03a4      	lsls	r4, r4, #14
 800c5ee:	190e      	adds	r6, r1, r4
 800c5f0:	4296      	cmp	r6, r2
 800c5f2:	dc02      	bgt.n	800c5fa <__ieee754_sqrt+0xce>
 800c5f4:	1931      	adds	r1, r6, r4
 800c5f6:	1b92      	subs	r2, r2, r6
 800c5f8:	192d      	adds	r5, r5, r4
 800c5fa:	0fde      	lsrs	r6, r3, #31
 800c5fc:	0052      	lsls	r2, r2, #1
 800c5fe:	3801      	subs	r0, #1
 800c600:	1992      	adds	r2, r2, r6
 800c602:	005b      	lsls	r3, r3, #1
 800c604:	0864      	lsrs	r4, r4, #1
 800c606:	2800      	cmp	r0, #0
 800c608:	d1f1      	bne.n	800c5ee <__ieee754_sqrt+0xc2>
 800c60a:	2620      	movs	r6, #32
 800c60c:	2780      	movs	r7, #128	@ 0x80
 800c60e:	0004      	movs	r4, r0
 800c610:	9604      	str	r6, [sp, #16]
 800c612:	063f      	lsls	r7, r7, #24
 800c614:	183e      	adds	r6, r7, r0
 800c616:	46b4      	mov	ip, r6
 800c618:	428a      	cmp	r2, r1
 800c61a:	dc02      	bgt.n	800c622 <__ieee754_sqrt+0xf6>
 800c61c:	d114      	bne.n	800c648 <__ieee754_sqrt+0x11c>
 800c61e:	429e      	cmp	r6, r3
 800c620:	d812      	bhi.n	800c648 <__ieee754_sqrt+0x11c>
 800c622:	4660      	mov	r0, ip
 800c624:	4666      	mov	r6, ip
 800c626:	19c0      	adds	r0, r0, r7
 800c628:	9100      	str	r1, [sp, #0]
 800c62a:	2e00      	cmp	r6, #0
 800c62c:	da03      	bge.n	800c636 <__ieee754_sqrt+0x10a>
 800c62e:	43c6      	mvns	r6, r0
 800c630:	0ff6      	lsrs	r6, r6, #31
 800c632:	198e      	adds	r6, r1, r6
 800c634:	9600      	str	r6, [sp, #0]
 800c636:	1a52      	subs	r2, r2, r1
 800c638:	4563      	cmp	r3, ip
 800c63a:	4189      	sbcs	r1, r1
 800c63c:	4249      	negs	r1, r1
 800c63e:	1a52      	subs	r2, r2, r1
 800c640:	4661      	mov	r1, ip
 800c642:	1a5b      	subs	r3, r3, r1
 800c644:	9900      	ldr	r1, [sp, #0]
 800c646:	19e4      	adds	r4, r4, r7
 800c648:	0fde      	lsrs	r6, r3, #31
 800c64a:	0052      	lsls	r2, r2, #1
 800c64c:	1992      	adds	r2, r2, r6
 800c64e:	9e04      	ldr	r6, [sp, #16]
 800c650:	005b      	lsls	r3, r3, #1
 800c652:	3e01      	subs	r6, #1
 800c654:	087f      	lsrs	r7, r7, #1
 800c656:	9604      	str	r6, [sp, #16]
 800c658:	2e00      	cmp	r6, #0
 800c65a:	d1db      	bne.n	800c614 <__ieee754_sqrt+0xe8>
 800c65c:	431a      	orrs	r2, r3
 800c65e:	d01f      	beq.n	800c6a0 <__ieee754_sqrt+0x174>
 800c660:	4e21      	ldr	r6, [pc, #132]	@ (800c6e8 <__ieee754_sqrt+0x1bc>)
 800c662:	4f22      	ldr	r7, [pc, #136]	@ (800c6ec <__ieee754_sqrt+0x1c0>)
 800c664:	6830      	ldr	r0, [r6, #0]
 800c666:	6871      	ldr	r1, [r6, #4]
 800c668:	683a      	ldr	r2, [r7, #0]
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	9200      	str	r2, [sp, #0]
 800c66e:	9301      	str	r3, [sp, #4]
 800c670:	6832      	ldr	r2, [r6, #0]
 800c672:	6873      	ldr	r3, [r6, #4]
 800c674:	9202      	str	r2, [sp, #8]
 800c676:	9303      	str	r3, [sp, #12]
 800c678:	9a00      	ldr	r2, [sp, #0]
 800c67a:	9b01      	ldr	r3, [sp, #4]
 800c67c:	f7f6 fb6a 	bl	8002d54 <__aeabi_dsub>
 800c680:	0002      	movs	r2, r0
 800c682:	000b      	movs	r3, r1
 800c684:	9802      	ldr	r0, [sp, #8]
 800c686:	9903      	ldr	r1, [sp, #12]
 800c688:	f7f3 fed0 	bl	800042c <__aeabi_dcmple>
 800c68c:	2800      	cmp	r0, #0
 800c68e:	d007      	beq.n	800c6a0 <__ieee754_sqrt+0x174>
 800c690:	6830      	ldr	r0, [r6, #0]
 800c692:	6871      	ldr	r1, [r6, #4]
 800c694:	683a      	ldr	r2, [r7, #0]
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	1c67      	adds	r7, r4, #1
 800c69a:	d10c      	bne.n	800c6b6 <__ieee754_sqrt+0x18a>
 800c69c:	9c04      	ldr	r4, [sp, #16]
 800c69e:	3501      	adds	r5, #1
 800c6a0:	4a13      	ldr	r2, [pc, #76]	@ (800c6f0 <__ieee754_sqrt+0x1c4>)
 800c6a2:	106b      	asrs	r3, r5, #1
 800c6a4:	189b      	adds	r3, r3, r2
 800c6a6:	9a05      	ldr	r2, [sp, #20]
 800c6a8:	07ed      	lsls	r5, r5, #31
 800c6aa:	0864      	lsrs	r4, r4, #1
 800c6ac:	0512      	lsls	r2, r2, #20
 800c6ae:	4325      	orrs	r5, r4
 800c6b0:	0028      	movs	r0, r5
 800c6b2:	18d1      	adds	r1, r2, r3
 800c6b4:	e751      	b.n	800c55a <__ieee754_sqrt+0x2e>
 800c6b6:	f7f5 f867 	bl	8001788 <__aeabi_dadd>
 800c6ba:	6877      	ldr	r7, [r6, #4]
 800c6bc:	6836      	ldr	r6, [r6, #0]
 800c6be:	0002      	movs	r2, r0
 800c6c0:	000b      	movs	r3, r1
 800c6c2:	0030      	movs	r0, r6
 800c6c4:	0039      	movs	r1, r7
 800c6c6:	f7f3 fea7 	bl	8000418 <__aeabi_dcmplt>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	d004      	beq.n	800c6d8 <__ieee754_sqrt+0x1ac>
 800c6ce:	3402      	adds	r4, #2
 800c6d0:	4263      	negs	r3, r4
 800c6d2:	4163      	adcs	r3, r4
 800c6d4:	18ed      	adds	r5, r5, r3
 800c6d6:	e7e3      	b.n	800c6a0 <__ieee754_sqrt+0x174>
 800c6d8:	2301      	movs	r3, #1
 800c6da:	3401      	adds	r4, #1
 800c6dc:	439c      	bics	r4, r3
 800c6de:	e7df      	b.n	800c6a0 <__ieee754_sqrt+0x174>
 800c6e0:	7ff00000 	.word	0x7ff00000
 800c6e4:	fffffc01 	.word	0xfffffc01
 800c6e8:	0800d2b0 	.word	0x0800d2b0
 800c6ec:	0800d2a8 	.word	0x0800d2a8
 800c6f0:	3fe00000 	.word	0x3fe00000

0800c6f4 <__ieee754_atan2>:
 800c6f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6f6:	4254      	negs	r4, r2
 800c6f8:	005e      	lsls	r6, r3, #1
 800c6fa:	4314      	orrs	r4, r2
 800c6fc:	4f44      	ldr	r7, [pc, #272]	@ (800c810 <__ieee754_atan2+0x11c>)
 800c6fe:	b085      	sub	sp, #20
 800c700:	0876      	lsrs	r6, r6, #1
 800c702:	0fe4      	lsrs	r4, r4, #31
 800c704:	9302      	str	r3, [sp, #8]
 800c706:	4334      	orrs	r4, r6
 800c708:	42bc      	cmp	r4, r7
 800c70a:	d809      	bhi.n	800c720 <__ieee754_atan2+0x2c>
 800c70c:	4244      	negs	r4, r0
 800c70e:	004d      	lsls	r5, r1, #1
 800c710:	4304      	orrs	r4, r0
 800c712:	086d      	lsrs	r5, r5, #1
 800c714:	0fe4      	lsrs	r4, r4, #31
 800c716:	9101      	str	r1, [sp, #4]
 800c718:	9003      	str	r0, [sp, #12]
 800c71a:	432c      	orrs	r4, r5
 800c71c:	42bc      	cmp	r4, r7
 800c71e:	d903      	bls.n	800c728 <__ieee754_atan2+0x34>
 800c720:	f7f5 f832 	bl	8001788 <__aeabi_dadd>
 800c724:	b005      	add	sp, #20
 800c726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c728:	4c3a      	ldr	r4, [pc, #232]	@ (800c814 <__ieee754_atan2+0x120>)
 800c72a:	191c      	adds	r4, r3, r4
 800c72c:	4314      	orrs	r4, r2
 800c72e:	d102      	bne.n	800c736 <__ieee754_atan2+0x42>
 800c730:	f000 fa38 	bl	800cba4 <atan>
 800c734:	e7f6      	b.n	800c724 <__ieee754_atan2+0x30>
 800c736:	179c      	asrs	r4, r3, #30
 800c738:	46a4      	mov	ip, r4
 800c73a:	2402      	movs	r4, #2
 800c73c:	4667      	mov	r7, ip
 800c73e:	403c      	ands	r4, r7
 800c740:	9f01      	ldr	r7, [sp, #4]
 800c742:	0fff      	lsrs	r7, r7, #31
 800c744:	433c      	orrs	r4, r7
 800c746:	9f03      	ldr	r7, [sp, #12]
 800c748:	432f      	orrs	r7, r5
 800c74a:	d106      	bne.n	800c75a <__ieee754_atan2+0x66>
 800c74c:	2c02      	cmp	r4, #2
 800c74e:	d056      	beq.n	800c7fe <__ieee754_atan2+0x10a>
 800c750:	2c03      	cmp	r4, #3
 800c752:	d1e7      	bne.n	800c724 <__ieee754_atan2+0x30>
 800c754:	4830      	ldr	r0, [pc, #192]	@ (800c818 <__ieee754_atan2+0x124>)
 800c756:	4931      	ldr	r1, [pc, #196]	@ (800c81c <__ieee754_atan2+0x128>)
 800c758:	e7e4      	b.n	800c724 <__ieee754_atan2+0x30>
 800c75a:	0037      	movs	r7, r6
 800c75c:	4317      	orrs	r7, r2
 800c75e:	d105      	bne.n	800c76c <__ieee754_atan2+0x78>
 800c760:	9b01      	ldr	r3, [sp, #4]
 800c762:	482d      	ldr	r0, [pc, #180]	@ (800c818 <__ieee754_atan2+0x124>)
 800c764:	2b00      	cmp	r3, #0
 800c766:	db50      	blt.n	800c80a <__ieee754_atan2+0x116>
 800c768:	492d      	ldr	r1, [pc, #180]	@ (800c820 <__ieee754_atan2+0x12c>)
 800c76a:	e7db      	b.n	800c724 <__ieee754_atan2+0x30>
 800c76c:	4f28      	ldr	r7, [pc, #160]	@ (800c810 <__ieee754_atan2+0x11c>)
 800c76e:	42be      	cmp	r6, r7
 800c770:	d110      	bne.n	800c794 <__ieee754_atan2+0xa0>
 800c772:	3c01      	subs	r4, #1
 800c774:	42b5      	cmp	r5, r6
 800c776:	d105      	bne.n	800c784 <__ieee754_atan2+0x90>
 800c778:	4b2a      	ldr	r3, [pc, #168]	@ (800c824 <__ieee754_atan2+0x130>)
 800c77a:	2c02      	cmp	r4, #2
 800c77c:	d905      	bls.n	800c78a <__ieee754_atan2+0x96>
 800c77e:	4826      	ldr	r0, [pc, #152]	@ (800c818 <__ieee754_atan2+0x124>)
 800c780:	4929      	ldr	r1, [pc, #164]	@ (800c828 <__ieee754_atan2+0x134>)
 800c782:	e7cf      	b.n	800c724 <__ieee754_atan2+0x30>
 800c784:	2c02      	cmp	r4, #2
 800c786:	d83d      	bhi.n	800c804 <__ieee754_atan2+0x110>
 800c788:	4b28      	ldr	r3, [pc, #160]	@ (800c82c <__ieee754_atan2+0x138>)
 800c78a:	00e4      	lsls	r4, r4, #3
 800c78c:	191b      	adds	r3, r3, r4
 800c78e:	6818      	ldr	r0, [r3, #0]
 800c790:	6859      	ldr	r1, [r3, #4]
 800c792:	e7c7      	b.n	800c724 <__ieee754_atan2+0x30>
 800c794:	4f1e      	ldr	r7, [pc, #120]	@ (800c810 <__ieee754_atan2+0x11c>)
 800c796:	42bd      	cmp	r5, r7
 800c798:	d0e2      	beq.n	800c760 <__ieee754_atan2+0x6c>
 800c79a:	1bad      	subs	r5, r5, r6
 800c79c:	152d      	asrs	r5, r5, #20
 800c79e:	2d3c      	cmp	r5, #60	@ 0x3c
 800c7a0:	dc17      	bgt.n	800c7d2 <__ieee754_atan2+0xde>
 800c7a2:	9e02      	ldr	r6, [sp, #8]
 800c7a4:	2e00      	cmp	r6, #0
 800c7a6:	da01      	bge.n	800c7ac <__ieee754_atan2+0xb8>
 800c7a8:	353c      	adds	r5, #60	@ 0x3c
 800c7aa:	db15      	blt.n	800c7d8 <__ieee754_atan2+0xe4>
 800c7ac:	f7f5 fbb2 	bl	8001f14 <__aeabi_ddiv>
 800c7b0:	f000 fb78 	bl	800cea4 <fabs>
 800c7b4:	f000 f9f6 	bl	800cba4 <atan>
 800c7b8:	2c01      	cmp	r4, #1
 800c7ba:	d010      	beq.n	800c7de <__ieee754_atan2+0xea>
 800c7bc:	2c02      	cmp	r4, #2
 800c7be:	d013      	beq.n	800c7e8 <__ieee754_atan2+0xf4>
 800c7c0:	2c00      	cmp	r4, #0
 800c7c2:	d0af      	beq.n	800c724 <__ieee754_atan2+0x30>
 800c7c4:	4a1a      	ldr	r2, [pc, #104]	@ (800c830 <__ieee754_atan2+0x13c>)
 800c7c6:	4b1b      	ldr	r3, [pc, #108]	@ (800c834 <__ieee754_atan2+0x140>)
 800c7c8:	f7f6 fac4 	bl	8002d54 <__aeabi_dsub>
 800c7cc:	4a12      	ldr	r2, [pc, #72]	@ (800c818 <__ieee754_atan2+0x124>)
 800c7ce:	4b1a      	ldr	r3, [pc, #104]	@ (800c838 <__ieee754_atan2+0x144>)
 800c7d0:	e012      	b.n	800c7f8 <__ieee754_atan2+0x104>
 800c7d2:	4811      	ldr	r0, [pc, #68]	@ (800c818 <__ieee754_atan2+0x124>)
 800c7d4:	4912      	ldr	r1, [pc, #72]	@ (800c820 <__ieee754_atan2+0x12c>)
 800c7d6:	e7ef      	b.n	800c7b8 <__ieee754_atan2+0xc4>
 800c7d8:	2000      	movs	r0, #0
 800c7da:	2100      	movs	r1, #0
 800c7dc:	e7ec      	b.n	800c7b8 <__ieee754_atan2+0xc4>
 800c7de:	2480      	movs	r4, #128	@ 0x80
 800c7e0:	0624      	lsls	r4, r4, #24
 800c7e2:	190b      	adds	r3, r1, r4
 800c7e4:	0019      	movs	r1, r3
 800c7e6:	e79d      	b.n	800c724 <__ieee754_atan2+0x30>
 800c7e8:	4a11      	ldr	r2, [pc, #68]	@ (800c830 <__ieee754_atan2+0x13c>)
 800c7ea:	4b12      	ldr	r3, [pc, #72]	@ (800c834 <__ieee754_atan2+0x140>)
 800c7ec:	f7f6 fab2 	bl	8002d54 <__aeabi_dsub>
 800c7f0:	0002      	movs	r2, r0
 800c7f2:	000b      	movs	r3, r1
 800c7f4:	4808      	ldr	r0, [pc, #32]	@ (800c818 <__ieee754_atan2+0x124>)
 800c7f6:	4910      	ldr	r1, [pc, #64]	@ (800c838 <__ieee754_atan2+0x144>)
 800c7f8:	f7f6 faac 	bl	8002d54 <__aeabi_dsub>
 800c7fc:	e792      	b.n	800c724 <__ieee754_atan2+0x30>
 800c7fe:	4806      	ldr	r0, [pc, #24]	@ (800c818 <__ieee754_atan2+0x124>)
 800c800:	490d      	ldr	r1, [pc, #52]	@ (800c838 <__ieee754_atan2+0x144>)
 800c802:	e78f      	b.n	800c724 <__ieee754_atan2+0x30>
 800c804:	2000      	movs	r0, #0
 800c806:	2100      	movs	r1, #0
 800c808:	e78c      	b.n	800c724 <__ieee754_atan2+0x30>
 800c80a:	490c      	ldr	r1, [pc, #48]	@ (800c83c <__ieee754_atan2+0x148>)
 800c80c:	e78a      	b.n	800c724 <__ieee754_atan2+0x30>
 800c80e:	46c0      	nop			@ (mov r8, r8)
 800c810:	7ff00000 	.word	0x7ff00000
 800c814:	c0100000 	.word	0xc0100000
 800c818:	54442d18 	.word	0x54442d18
 800c81c:	c00921fb 	.word	0xc00921fb
 800c820:	3ff921fb 	.word	0x3ff921fb
 800c824:	0800d2d0 	.word	0x0800d2d0
 800c828:	3fe921fb 	.word	0x3fe921fb
 800c82c:	0800d2b8 	.word	0x0800d2b8
 800c830:	33145c07 	.word	0x33145c07
 800c834:	3ca1a626 	.word	0x3ca1a626
 800c838:	400921fb 	.word	0x400921fb
 800c83c:	bff921fb 	.word	0xbff921fb

0800c840 <__ieee754_log>:
 800c840:	2380      	movs	r3, #128	@ 0x80
 800c842:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c844:	035b      	lsls	r3, r3, #13
 800c846:	000e      	movs	r6, r1
 800c848:	b08d      	sub	sp, #52	@ 0x34
 800c84a:	4299      	cmp	r1, r3
 800c84c:	da23      	bge.n	800c896 <__ieee754_log+0x56>
 800c84e:	004b      	lsls	r3, r1, #1
 800c850:	085b      	lsrs	r3, r3, #1
 800c852:	4303      	orrs	r3, r0
 800c854:	d107      	bne.n	800c866 <__ieee754_log+0x26>
 800c856:	2200      	movs	r2, #0
 800c858:	2300      	movs	r3, #0
 800c85a:	2000      	movs	r0, #0
 800c85c:	49b4      	ldr	r1, [pc, #720]	@ (800cb30 <__ieee754_log+0x2f0>)
 800c85e:	f7f5 fb59 	bl	8001f14 <__aeabi_ddiv>
 800c862:	b00d      	add	sp, #52	@ 0x34
 800c864:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c866:	2900      	cmp	r1, #0
 800c868:	da06      	bge.n	800c878 <__ieee754_log+0x38>
 800c86a:	0002      	movs	r2, r0
 800c86c:	000b      	movs	r3, r1
 800c86e:	f7f6 fa71 	bl	8002d54 <__aeabi_dsub>
 800c872:	2200      	movs	r2, #0
 800c874:	2300      	movs	r3, #0
 800c876:	e7f2      	b.n	800c85e <__ieee754_log+0x1e>
 800c878:	4bae      	ldr	r3, [pc, #696]	@ (800cb34 <__ieee754_log+0x2f4>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	f7f5 ff84 	bl	8002788 <__aeabi_dmul>
 800c880:	2336      	movs	r3, #54	@ 0x36
 800c882:	000e      	movs	r6, r1
 800c884:	425b      	negs	r3, r3
 800c886:	4aac      	ldr	r2, [pc, #688]	@ (800cb38 <__ieee754_log+0x2f8>)
 800c888:	4296      	cmp	r6, r2
 800c88a:	dd06      	ble.n	800c89a <__ieee754_log+0x5a>
 800c88c:	0002      	movs	r2, r0
 800c88e:	000b      	movs	r3, r1
 800c890:	f7f4 ff7a 	bl	8001788 <__aeabi_dadd>
 800c894:	e7e5      	b.n	800c862 <__ieee754_log+0x22>
 800c896:	2300      	movs	r3, #0
 800c898:	e7f5      	b.n	800c886 <__ieee754_log+0x46>
 800c89a:	4ca8      	ldr	r4, [pc, #672]	@ (800cb3c <__ieee754_log+0x2fc>)
 800c89c:	1532      	asrs	r2, r6, #20
 800c89e:	1912      	adds	r2, r2, r4
 800c8a0:	0336      	lsls	r6, r6, #12
 800c8a2:	4ca7      	ldr	r4, [pc, #668]	@ (800cb40 <__ieee754_log+0x300>)
 800c8a4:	18d2      	adds	r2, r2, r3
 800c8a6:	0b33      	lsrs	r3, r6, #12
 800c8a8:	9302      	str	r3, [sp, #8]
 800c8aa:	191b      	adds	r3, r3, r4
 800c8ac:	2480      	movs	r4, #128	@ 0x80
 800c8ae:	0364      	lsls	r4, r4, #13
 800c8b0:	4023      	ands	r3, r4
 800c8b2:	4ca4      	ldr	r4, [pc, #656]	@ (800cb44 <__ieee754_log+0x304>)
 800c8b4:	9d02      	ldr	r5, [sp, #8]
 800c8b6:	405c      	eors	r4, r3
 800c8b8:	151b      	asrs	r3, r3, #20
 800c8ba:	189b      	adds	r3, r3, r2
 800c8bc:	4325      	orrs	r5, r4
 800c8be:	2200      	movs	r2, #0
 800c8c0:	9300      	str	r3, [sp, #0]
 800c8c2:	0029      	movs	r1, r5
 800c8c4:	4b9f      	ldr	r3, [pc, #636]	@ (800cb44 <__ieee754_log+0x304>)
 800c8c6:	f7f6 fa45 	bl	8002d54 <__aeabi_dsub>
 800c8ca:	9b02      	ldr	r3, [sp, #8]
 800c8cc:	0006      	movs	r6, r0
 800c8ce:	3302      	adds	r3, #2
 800c8d0:	031b      	lsls	r3, r3, #12
 800c8d2:	000f      	movs	r7, r1
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	0b1b      	lsrs	r3, r3, #12
 800c8d8:	2b02      	cmp	r3, #2
 800c8da:	dc64      	bgt.n	800c9a6 <__ieee754_log+0x166>
 800c8dc:	2300      	movs	r3, #0
 800c8de:	f7f3 fd95 	bl	800040c <__aeabi_dcmpeq>
 800c8e2:	2800      	cmp	r0, #0
 800c8e4:	d019      	beq.n	800c91a <__ieee754_log+0xda>
 800c8e6:	9b00      	ldr	r3, [sp, #0]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d100      	bne.n	800c8ee <__ieee754_log+0xae>
 800c8ec:	e11c      	b.n	800cb28 <__ieee754_log+0x2e8>
 800c8ee:	0018      	movs	r0, r3
 800c8f0:	f7f6 fe98 	bl	8003624 <__aeabi_i2d>
 800c8f4:	4a94      	ldr	r2, [pc, #592]	@ (800cb48 <__ieee754_log+0x308>)
 800c8f6:	4b95      	ldr	r3, [pc, #596]	@ (800cb4c <__ieee754_log+0x30c>)
 800c8f8:	0004      	movs	r4, r0
 800c8fa:	000d      	movs	r5, r1
 800c8fc:	f7f5 ff44 	bl	8002788 <__aeabi_dmul>
 800c900:	4a93      	ldr	r2, [pc, #588]	@ (800cb50 <__ieee754_log+0x310>)
 800c902:	0006      	movs	r6, r0
 800c904:	000f      	movs	r7, r1
 800c906:	4b93      	ldr	r3, [pc, #588]	@ (800cb54 <__ieee754_log+0x314>)
 800c908:	0020      	movs	r0, r4
 800c90a:	0029      	movs	r1, r5
 800c90c:	f7f5 ff3c 	bl	8002788 <__aeabi_dmul>
 800c910:	0002      	movs	r2, r0
 800c912:	000b      	movs	r3, r1
 800c914:	0030      	movs	r0, r6
 800c916:	0039      	movs	r1, r7
 800c918:	e7ba      	b.n	800c890 <__ieee754_log+0x50>
 800c91a:	4a8f      	ldr	r2, [pc, #572]	@ (800cb58 <__ieee754_log+0x318>)
 800c91c:	4b8f      	ldr	r3, [pc, #572]	@ (800cb5c <__ieee754_log+0x31c>)
 800c91e:	0030      	movs	r0, r6
 800c920:	0039      	movs	r1, r7
 800c922:	f7f5 ff31 	bl	8002788 <__aeabi_dmul>
 800c926:	0002      	movs	r2, r0
 800c928:	000b      	movs	r3, r1
 800c92a:	2000      	movs	r0, #0
 800c92c:	498c      	ldr	r1, [pc, #560]	@ (800cb60 <__ieee754_log+0x320>)
 800c92e:	f7f6 fa11 	bl	8002d54 <__aeabi_dsub>
 800c932:	0032      	movs	r2, r6
 800c934:	0004      	movs	r4, r0
 800c936:	000d      	movs	r5, r1
 800c938:	003b      	movs	r3, r7
 800c93a:	0030      	movs	r0, r6
 800c93c:	0039      	movs	r1, r7
 800c93e:	f7f5 ff23 	bl	8002788 <__aeabi_dmul>
 800c942:	000b      	movs	r3, r1
 800c944:	0002      	movs	r2, r0
 800c946:	0029      	movs	r1, r5
 800c948:	0020      	movs	r0, r4
 800c94a:	f7f5 ff1d 	bl	8002788 <__aeabi_dmul>
 800c94e:	9b00      	ldr	r3, [sp, #0]
 800c950:	9002      	str	r0, [sp, #8]
 800c952:	9103      	str	r1, [sp, #12]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d106      	bne.n	800c966 <__ieee754_log+0x126>
 800c958:	0002      	movs	r2, r0
 800c95a:	000b      	movs	r3, r1
 800c95c:	0030      	movs	r0, r6
 800c95e:	0039      	movs	r1, r7
 800c960:	f7f6 f9f8 	bl	8002d54 <__aeabi_dsub>
 800c964:	e77d      	b.n	800c862 <__ieee754_log+0x22>
 800c966:	9800      	ldr	r0, [sp, #0]
 800c968:	f7f6 fe5c 	bl	8003624 <__aeabi_i2d>
 800c96c:	4a76      	ldr	r2, [pc, #472]	@ (800cb48 <__ieee754_log+0x308>)
 800c96e:	4b77      	ldr	r3, [pc, #476]	@ (800cb4c <__ieee754_log+0x30c>)
 800c970:	0004      	movs	r4, r0
 800c972:	000d      	movs	r5, r1
 800c974:	f7f5 ff08 	bl	8002788 <__aeabi_dmul>
 800c978:	4a75      	ldr	r2, [pc, #468]	@ (800cb50 <__ieee754_log+0x310>)
 800c97a:	9000      	str	r0, [sp, #0]
 800c97c:	9101      	str	r1, [sp, #4]
 800c97e:	4b75      	ldr	r3, [pc, #468]	@ (800cb54 <__ieee754_log+0x314>)
 800c980:	0020      	movs	r0, r4
 800c982:	0029      	movs	r1, r5
 800c984:	f7f5 ff00 	bl	8002788 <__aeabi_dmul>
 800c988:	0002      	movs	r2, r0
 800c98a:	000b      	movs	r3, r1
 800c98c:	9802      	ldr	r0, [sp, #8]
 800c98e:	9903      	ldr	r1, [sp, #12]
 800c990:	f7f6 f9e0 	bl	8002d54 <__aeabi_dsub>
 800c994:	0032      	movs	r2, r6
 800c996:	003b      	movs	r3, r7
 800c998:	f7f6 f9dc 	bl	8002d54 <__aeabi_dsub>
 800c99c:	0002      	movs	r2, r0
 800c99e:	000b      	movs	r3, r1
 800c9a0:	9800      	ldr	r0, [sp, #0]
 800c9a2:	9901      	ldr	r1, [sp, #4]
 800c9a4:	e7dc      	b.n	800c960 <__ieee754_log+0x120>
 800c9a6:	2380      	movs	r3, #128	@ 0x80
 800c9a8:	05db      	lsls	r3, r3, #23
 800c9aa:	f7f4 feed 	bl	8001788 <__aeabi_dadd>
 800c9ae:	0002      	movs	r2, r0
 800c9b0:	000b      	movs	r3, r1
 800c9b2:	0030      	movs	r0, r6
 800c9b4:	0039      	movs	r1, r7
 800c9b6:	f7f5 faad 	bl	8001f14 <__aeabi_ddiv>
 800c9ba:	9004      	str	r0, [sp, #16]
 800c9bc:	9105      	str	r1, [sp, #20]
 800c9be:	9800      	ldr	r0, [sp, #0]
 800c9c0:	f7f6 fe30 	bl	8003624 <__aeabi_i2d>
 800c9c4:	9a04      	ldr	r2, [sp, #16]
 800c9c6:	9b05      	ldr	r3, [sp, #20]
 800c9c8:	9006      	str	r0, [sp, #24]
 800c9ca:	9107      	str	r1, [sp, #28]
 800c9cc:	0010      	movs	r0, r2
 800c9ce:	0019      	movs	r1, r3
 800c9d0:	f7f5 feda 	bl	8002788 <__aeabi_dmul>
 800c9d4:	4a63      	ldr	r2, [pc, #396]	@ (800cb64 <__ieee754_log+0x324>)
 800c9d6:	9b02      	ldr	r3, [sp, #8]
 800c9d8:	4694      	mov	ip, r2
 800c9da:	4463      	add	r3, ip
 800c9dc:	0002      	movs	r2, r0
 800c9de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c9e0:	000b      	movs	r3, r1
 800c9e2:	9008      	str	r0, [sp, #32]
 800c9e4:	9109      	str	r1, [sp, #36]	@ 0x24
 800c9e6:	f7f5 fecf 	bl	8002788 <__aeabi_dmul>
 800c9ea:	0004      	movs	r4, r0
 800c9ec:	000d      	movs	r5, r1
 800c9ee:	4a5e      	ldr	r2, [pc, #376]	@ (800cb68 <__ieee754_log+0x328>)
 800c9f0:	4b5e      	ldr	r3, [pc, #376]	@ (800cb6c <__ieee754_log+0x32c>)
 800c9f2:	f7f5 fec9 	bl	8002788 <__aeabi_dmul>
 800c9f6:	4a5e      	ldr	r2, [pc, #376]	@ (800cb70 <__ieee754_log+0x330>)
 800c9f8:	4b5e      	ldr	r3, [pc, #376]	@ (800cb74 <__ieee754_log+0x334>)
 800c9fa:	f7f4 fec5 	bl	8001788 <__aeabi_dadd>
 800c9fe:	0022      	movs	r2, r4
 800ca00:	002b      	movs	r3, r5
 800ca02:	f7f5 fec1 	bl	8002788 <__aeabi_dmul>
 800ca06:	4a5c      	ldr	r2, [pc, #368]	@ (800cb78 <__ieee754_log+0x338>)
 800ca08:	4b5c      	ldr	r3, [pc, #368]	@ (800cb7c <__ieee754_log+0x33c>)
 800ca0a:	f7f4 febd 	bl	8001788 <__aeabi_dadd>
 800ca0e:	0022      	movs	r2, r4
 800ca10:	002b      	movs	r3, r5
 800ca12:	f7f5 feb9 	bl	8002788 <__aeabi_dmul>
 800ca16:	4a5a      	ldr	r2, [pc, #360]	@ (800cb80 <__ieee754_log+0x340>)
 800ca18:	4b5a      	ldr	r3, [pc, #360]	@ (800cb84 <__ieee754_log+0x344>)
 800ca1a:	f7f4 feb5 	bl	8001788 <__aeabi_dadd>
 800ca1e:	9a08      	ldr	r2, [sp, #32]
 800ca20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca22:	f7f5 feb1 	bl	8002788 <__aeabi_dmul>
 800ca26:	4a58      	ldr	r2, [pc, #352]	@ (800cb88 <__ieee754_log+0x348>)
 800ca28:	9008      	str	r0, [sp, #32]
 800ca2a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ca2c:	4b57      	ldr	r3, [pc, #348]	@ (800cb8c <__ieee754_log+0x34c>)
 800ca2e:	0020      	movs	r0, r4
 800ca30:	0029      	movs	r1, r5
 800ca32:	f7f5 fea9 	bl	8002788 <__aeabi_dmul>
 800ca36:	4a56      	ldr	r2, [pc, #344]	@ (800cb90 <__ieee754_log+0x350>)
 800ca38:	4b56      	ldr	r3, [pc, #344]	@ (800cb94 <__ieee754_log+0x354>)
 800ca3a:	f7f4 fea5 	bl	8001788 <__aeabi_dadd>
 800ca3e:	0022      	movs	r2, r4
 800ca40:	002b      	movs	r3, r5
 800ca42:	f7f5 fea1 	bl	8002788 <__aeabi_dmul>
 800ca46:	4a54      	ldr	r2, [pc, #336]	@ (800cb98 <__ieee754_log+0x358>)
 800ca48:	4b54      	ldr	r3, [pc, #336]	@ (800cb9c <__ieee754_log+0x35c>)
 800ca4a:	f7f4 fe9d 	bl	8001788 <__aeabi_dadd>
 800ca4e:	0022      	movs	r2, r4
 800ca50:	002b      	movs	r3, r5
 800ca52:	f7f5 fe99 	bl	8002788 <__aeabi_dmul>
 800ca56:	0002      	movs	r2, r0
 800ca58:	000b      	movs	r3, r1
 800ca5a:	9808      	ldr	r0, [sp, #32]
 800ca5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca5e:	f7f4 fe93 	bl	8001788 <__aeabi_dadd>
 800ca62:	9a02      	ldr	r2, [sp, #8]
 800ca64:	4b4e      	ldr	r3, [pc, #312]	@ (800cba0 <__ieee754_log+0x360>)
 800ca66:	0004      	movs	r4, r0
 800ca68:	1a9b      	subs	r3, r3, r2
 800ca6a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ca6c:	000d      	movs	r5, r1
 800ca6e:	4313      	orrs	r3, r2
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dd34      	ble.n	800cade <__ieee754_log+0x29e>
 800ca74:	2200      	movs	r2, #0
 800ca76:	4b3a      	ldr	r3, [pc, #232]	@ (800cb60 <__ieee754_log+0x320>)
 800ca78:	0030      	movs	r0, r6
 800ca7a:	0039      	movs	r1, r7
 800ca7c:	f7f5 fe84 	bl	8002788 <__aeabi_dmul>
 800ca80:	0032      	movs	r2, r6
 800ca82:	003b      	movs	r3, r7
 800ca84:	f7f5 fe80 	bl	8002788 <__aeabi_dmul>
 800ca88:	0002      	movs	r2, r0
 800ca8a:	000b      	movs	r3, r1
 800ca8c:	9002      	str	r0, [sp, #8]
 800ca8e:	9103      	str	r1, [sp, #12]
 800ca90:	0020      	movs	r0, r4
 800ca92:	0029      	movs	r1, r5
 800ca94:	f7f4 fe78 	bl	8001788 <__aeabi_dadd>
 800ca98:	9a04      	ldr	r2, [sp, #16]
 800ca9a:	9b05      	ldr	r3, [sp, #20]
 800ca9c:	f7f5 fe74 	bl	8002788 <__aeabi_dmul>
 800caa0:	9b00      	ldr	r3, [sp, #0]
 800caa2:	0004      	movs	r4, r0
 800caa4:	000d      	movs	r5, r1
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d106      	bne.n	800cab8 <__ieee754_log+0x278>
 800caaa:	0002      	movs	r2, r0
 800caac:	000b      	movs	r3, r1
 800caae:	9802      	ldr	r0, [sp, #8]
 800cab0:	9903      	ldr	r1, [sp, #12]
 800cab2:	f7f6 f94f 	bl	8002d54 <__aeabi_dsub>
 800cab6:	e74f      	b.n	800c958 <__ieee754_log+0x118>
 800cab8:	4a23      	ldr	r2, [pc, #140]	@ (800cb48 <__ieee754_log+0x308>)
 800caba:	4b24      	ldr	r3, [pc, #144]	@ (800cb4c <__ieee754_log+0x30c>)
 800cabc:	9806      	ldr	r0, [sp, #24]
 800cabe:	9907      	ldr	r1, [sp, #28]
 800cac0:	f7f5 fe62 	bl	8002788 <__aeabi_dmul>
 800cac4:	4a22      	ldr	r2, [pc, #136]	@ (800cb50 <__ieee754_log+0x310>)
 800cac6:	9000      	str	r0, [sp, #0]
 800cac8:	9101      	str	r1, [sp, #4]
 800caca:	9806      	ldr	r0, [sp, #24]
 800cacc:	9907      	ldr	r1, [sp, #28]
 800cace:	4b21      	ldr	r3, [pc, #132]	@ (800cb54 <__ieee754_log+0x314>)
 800cad0:	f7f5 fe5a 	bl	8002788 <__aeabi_dmul>
 800cad4:	0022      	movs	r2, r4
 800cad6:	002b      	movs	r3, r5
 800cad8:	f7f4 fe56 	bl	8001788 <__aeabi_dadd>
 800cadc:	e754      	b.n	800c988 <__ieee754_log+0x148>
 800cade:	0002      	movs	r2, r0
 800cae0:	000b      	movs	r3, r1
 800cae2:	0030      	movs	r0, r6
 800cae4:	0039      	movs	r1, r7
 800cae6:	f7f6 f935 	bl	8002d54 <__aeabi_dsub>
 800caea:	9a04      	ldr	r2, [sp, #16]
 800caec:	9b05      	ldr	r3, [sp, #20]
 800caee:	f7f5 fe4b 	bl	8002788 <__aeabi_dmul>
 800caf2:	9b00      	ldr	r3, [sp, #0]
 800caf4:	0004      	movs	r4, r0
 800caf6:	000d      	movs	r5, r1
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d102      	bne.n	800cb02 <__ieee754_log+0x2c2>
 800cafc:	0002      	movs	r2, r0
 800cafe:	000b      	movs	r3, r1
 800cb00:	e72c      	b.n	800c95c <__ieee754_log+0x11c>
 800cb02:	4a11      	ldr	r2, [pc, #68]	@ (800cb48 <__ieee754_log+0x308>)
 800cb04:	4b11      	ldr	r3, [pc, #68]	@ (800cb4c <__ieee754_log+0x30c>)
 800cb06:	9806      	ldr	r0, [sp, #24]
 800cb08:	9907      	ldr	r1, [sp, #28]
 800cb0a:	f7f5 fe3d 	bl	8002788 <__aeabi_dmul>
 800cb0e:	4a10      	ldr	r2, [pc, #64]	@ (800cb50 <__ieee754_log+0x310>)
 800cb10:	9000      	str	r0, [sp, #0]
 800cb12:	9101      	str	r1, [sp, #4]
 800cb14:	9806      	ldr	r0, [sp, #24]
 800cb16:	9907      	ldr	r1, [sp, #28]
 800cb18:	4b0e      	ldr	r3, [pc, #56]	@ (800cb54 <__ieee754_log+0x314>)
 800cb1a:	f7f5 fe35 	bl	8002788 <__aeabi_dmul>
 800cb1e:	0002      	movs	r2, r0
 800cb20:	000b      	movs	r3, r1
 800cb22:	0020      	movs	r0, r4
 800cb24:	0029      	movs	r1, r5
 800cb26:	e733      	b.n	800c990 <__ieee754_log+0x150>
 800cb28:	2000      	movs	r0, #0
 800cb2a:	2100      	movs	r1, #0
 800cb2c:	e699      	b.n	800c862 <__ieee754_log+0x22>
 800cb2e:	46c0      	nop			@ (mov r8, r8)
 800cb30:	c3500000 	.word	0xc3500000
 800cb34:	43500000 	.word	0x43500000
 800cb38:	7fefffff 	.word	0x7fefffff
 800cb3c:	fffffc01 	.word	0xfffffc01
 800cb40:	00095f64 	.word	0x00095f64
 800cb44:	3ff00000 	.word	0x3ff00000
 800cb48:	fee00000 	.word	0xfee00000
 800cb4c:	3fe62e42 	.word	0x3fe62e42
 800cb50:	35793c76 	.word	0x35793c76
 800cb54:	3dea39ef 	.word	0x3dea39ef
 800cb58:	55555555 	.word	0x55555555
 800cb5c:	3fd55555 	.word	0x3fd55555
 800cb60:	3fe00000 	.word	0x3fe00000
 800cb64:	fff9eb86 	.word	0xfff9eb86
 800cb68:	df3e5244 	.word	0xdf3e5244
 800cb6c:	3fc2f112 	.word	0x3fc2f112
 800cb70:	96cb03de 	.word	0x96cb03de
 800cb74:	3fc74664 	.word	0x3fc74664
 800cb78:	94229359 	.word	0x94229359
 800cb7c:	3fd24924 	.word	0x3fd24924
 800cb80:	55555593 	.word	0x55555593
 800cb84:	3fe55555 	.word	0x3fe55555
 800cb88:	d078c69f 	.word	0xd078c69f
 800cb8c:	3fc39a09 	.word	0x3fc39a09
 800cb90:	1d8e78af 	.word	0x1d8e78af
 800cb94:	3fcc71c5 	.word	0x3fcc71c5
 800cb98:	9997fa04 	.word	0x9997fa04
 800cb9c:	3fd99999 	.word	0x3fd99999
 800cba0:	0006b851 	.word	0x0006b851

0800cba4 <atan>:
 800cba4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cba6:	4b98      	ldr	r3, [pc, #608]	@ (800ce08 <atan+0x264>)
 800cba8:	b085      	sub	sp, #20
 800cbaa:	004e      	lsls	r6, r1, #1
 800cbac:	0004      	movs	r4, r0
 800cbae:	000d      	movs	r5, r1
 800cbb0:	9103      	str	r1, [sp, #12]
 800cbb2:	0876      	lsrs	r6, r6, #1
 800cbb4:	429e      	cmp	r6, r3
 800cbb6:	d918      	bls.n	800cbea <atan+0x46>
 800cbb8:	4b94      	ldr	r3, [pc, #592]	@ (800ce0c <atan+0x268>)
 800cbba:	429e      	cmp	r6, r3
 800cbbc:	d802      	bhi.n	800cbc4 <atan+0x20>
 800cbbe:	d10a      	bne.n	800cbd6 <atan+0x32>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	d008      	beq.n	800cbd6 <atan+0x32>
 800cbc4:	0022      	movs	r2, r4
 800cbc6:	002b      	movs	r3, r5
 800cbc8:	0020      	movs	r0, r4
 800cbca:	0029      	movs	r1, r5
 800cbcc:	f7f4 fddc 	bl	8001788 <__aeabi_dadd>
 800cbd0:	0004      	movs	r4, r0
 800cbd2:	000d      	movs	r5, r1
 800cbd4:	e005      	b.n	800cbe2 <atan+0x3e>
 800cbd6:	9b03      	ldr	r3, [sp, #12]
 800cbd8:	4c8d      	ldr	r4, [pc, #564]	@ (800ce10 <atan+0x26c>)
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	dc00      	bgt.n	800cbe0 <atan+0x3c>
 800cbde:	e111      	b.n	800ce04 <atan+0x260>
 800cbe0:	4d8c      	ldr	r5, [pc, #560]	@ (800ce14 <atan+0x270>)
 800cbe2:	0020      	movs	r0, r4
 800cbe4:	0029      	movs	r1, r5
 800cbe6:	b005      	add	sp, #20
 800cbe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbea:	4b8b      	ldr	r3, [pc, #556]	@ (800ce18 <atan+0x274>)
 800cbec:	429e      	cmp	r6, r3
 800cbee:	d80f      	bhi.n	800cc10 <atan+0x6c>
 800cbf0:	4b8a      	ldr	r3, [pc, #552]	@ (800ce1c <atan+0x278>)
 800cbf2:	429e      	cmp	r6, r3
 800cbf4:	d809      	bhi.n	800cc0a <atan+0x66>
 800cbf6:	4a8a      	ldr	r2, [pc, #552]	@ (800ce20 <atan+0x27c>)
 800cbf8:	4b8a      	ldr	r3, [pc, #552]	@ (800ce24 <atan+0x280>)
 800cbfa:	f7f4 fdc5 	bl	8001788 <__aeabi_dadd>
 800cbfe:	2200      	movs	r2, #0
 800cc00:	4b89      	ldr	r3, [pc, #548]	@ (800ce28 <atan+0x284>)
 800cc02:	f7f3 fc1d 	bl	8000440 <__aeabi_dcmpgt>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	d1eb      	bne.n	800cbe2 <atan+0x3e>
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	425b      	negs	r3, r3
 800cc0e:	e025      	b.n	800cc5c <atan+0xb8>
 800cc10:	f000 f948 	bl	800cea4 <fabs>
 800cc14:	4b85      	ldr	r3, [pc, #532]	@ (800ce2c <atan+0x288>)
 800cc16:	0004      	movs	r4, r0
 800cc18:	000d      	movs	r5, r1
 800cc1a:	429e      	cmp	r6, r3
 800cc1c:	d900      	bls.n	800cc20 <atan+0x7c>
 800cc1e:	e0aa      	b.n	800cd76 <atan+0x1d2>
 800cc20:	4b83      	ldr	r3, [pc, #524]	@ (800ce30 <atan+0x28c>)
 800cc22:	429e      	cmp	r6, r3
 800cc24:	d900      	bls.n	800cc28 <atan+0x84>
 800cc26:	e090      	b.n	800cd4a <atan+0x1a6>
 800cc28:	0002      	movs	r2, r0
 800cc2a:	000b      	movs	r3, r1
 800cc2c:	f7f4 fdac 	bl	8001788 <__aeabi_dadd>
 800cc30:	2200      	movs	r2, #0
 800cc32:	4b7d      	ldr	r3, [pc, #500]	@ (800ce28 <atan+0x284>)
 800cc34:	f7f6 f88e 	bl	8002d54 <__aeabi_dsub>
 800cc38:	2380      	movs	r3, #128	@ 0x80
 800cc3a:	0006      	movs	r6, r0
 800cc3c:	000f      	movs	r7, r1
 800cc3e:	2200      	movs	r2, #0
 800cc40:	0020      	movs	r0, r4
 800cc42:	0029      	movs	r1, r5
 800cc44:	05db      	lsls	r3, r3, #23
 800cc46:	f7f4 fd9f 	bl	8001788 <__aeabi_dadd>
 800cc4a:	000b      	movs	r3, r1
 800cc4c:	0002      	movs	r2, r0
 800cc4e:	0039      	movs	r1, r7
 800cc50:	0030      	movs	r0, r6
 800cc52:	f7f5 f95f 	bl	8001f14 <__aeabi_ddiv>
 800cc56:	2300      	movs	r3, #0
 800cc58:	0004      	movs	r4, r0
 800cc5a:	000d      	movs	r5, r1
 800cc5c:	0022      	movs	r2, r4
 800cc5e:	9302      	str	r3, [sp, #8]
 800cc60:	0020      	movs	r0, r4
 800cc62:	002b      	movs	r3, r5
 800cc64:	0029      	movs	r1, r5
 800cc66:	f7f5 fd8f 	bl	8002788 <__aeabi_dmul>
 800cc6a:	0002      	movs	r2, r0
 800cc6c:	000b      	movs	r3, r1
 800cc6e:	9000      	str	r0, [sp, #0]
 800cc70:	9101      	str	r1, [sp, #4]
 800cc72:	f7f5 fd89 	bl	8002788 <__aeabi_dmul>
 800cc76:	0006      	movs	r6, r0
 800cc78:	000f      	movs	r7, r1
 800cc7a:	4a6e      	ldr	r2, [pc, #440]	@ (800ce34 <atan+0x290>)
 800cc7c:	4b6e      	ldr	r3, [pc, #440]	@ (800ce38 <atan+0x294>)
 800cc7e:	f7f5 fd83 	bl	8002788 <__aeabi_dmul>
 800cc82:	4a6e      	ldr	r2, [pc, #440]	@ (800ce3c <atan+0x298>)
 800cc84:	4b6e      	ldr	r3, [pc, #440]	@ (800ce40 <atan+0x29c>)
 800cc86:	f7f4 fd7f 	bl	8001788 <__aeabi_dadd>
 800cc8a:	0032      	movs	r2, r6
 800cc8c:	003b      	movs	r3, r7
 800cc8e:	f7f5 fd7b 	bl	8002788 <__aeabi_dmul>
 800cc92:	4a6c      	ldr	r2, [pc, #432]	@ (800ce44 <atan+0x2a0>)
 800cc94:	4b6c      	ldr	r3, [pc, #432]	@ (800ce48 <atan+0x2a4>)
 800cc96:	f7f4 fd77 	bl	8001788 <__aeabi_dadd>
 800cc9a:	0032      	movs	r2, r6
 800cc9c:	003b      	movs	r3, r7
 800cc9e:	f7f5 fd73 	bl	8002788 <__aeabi_dmul>
 800cca2:	4a6a      	ldr	r2, [pc, #424]	@ (800ce4c <atan+0x2a8>)
 800cca4:	4b6a      	ldr	r3, [pc, #424]	@ (800ce50 <atan+0x2ac>)
 800cca6:	f7f4 fd6f 	bl	8001788 <__aeabi_dadd>
 800ccaa:	0032      	movs	r2, r6
 800ccac:	003b      	movs	r3, r7
 800ccae:	f7f5 fd6b 	bl	8002788 <__aeabi_dmul>
 800ccb2:	4a68      	ldr	r2, [pc, #416]	@ (800ce54 <atan+0x2b0>)
 800ccb4:	4b68      	ldr	r3, [pc, #416]	@ (800ce58 <atan+0x2b4>)
 800ccb6:	f7f4 fd67 	bl	8001788 <__aeabi_dadd>
 800ccba:	0032      	movs	r2, r6
 800ccbc:	003b      	movs	r3, r7
 800ccbe:	f7f5 fd63 	bl	8002788 <__aeabi_dmul>
 800ccc2:	4a66      	ldr	r2, [pc, #408]	@ (800ce5c <atan+0x2b8>)
 800ccc4:	4b66      	ldr	r3, [pc, #408]	@ (800ce60 <atan+0x2bc>)
 800ccc6:	f7f4 fd5f 	bl	8001788 <__aeabi_dadd>
 800ccca:	9a00      	ldr	r2, [sp, #0]
 800cccc:	9b01      	ldr	r3, [sp, #4]
 800ccce:	f7f5 fd5b 	bl	8002788 <__aeabi_dmul>
 800ccd2:	4a64      	ldr	r2, [pc, #400]	@ (800ce64 <atan+0x2c0>)
 800ccd4:	9000      	str	r0, [sp, #0]
 800ccd6:	9101      	str	r1, [sp, #4]
 800ccd8:	4b63      	ldr	r3, [pc, #396]	@ (800ce68 <atan+0x2c4>)
 800ccda:	0030      	movs	r0, r6
 800ccdc:	0039      	movs	r1, r7
 800ccde:	f7f5 fd53 	bl	8002788 <__aeabi_dmul>
 800cce2:	4a62      	ldr	r2, [pc, #392]	@ (800ce6c <atan+0x2c8>)
 800cce4:	4b62      	ldr	r3, [pc, #392]	@ (800ce70 <atan+0x2cc>)
 800cce6:	f7f6 f835 	bl	8002d54 <__aeabi_dsub>
 800ccea:	0032      	movs	r2, r6
 800ccec:	003b      	movs	r3, r7
 800ccee:	f7f5 fd4b 	bl	8002788 <__aeabi_dmul>
 800ccf2:	4a60      	ldr	r2, [pc, #384]	@ (800ce74 <atan+0x2d0>)
 800ccf4:	4b60      	ldr	r3, [pc, #384]	@ (800ce78 <atan+0x2d4>)
 800ccf6:	f7f6 f82d 	bl	8002d54 <__aeabi_dsub>
 800ccfa:	0032      	movs	r2, r6
 800ccfc:	003b      	movs	r3, r7
 800ccfe:	f7f5 fd43 	bl	8002788 <__aeabi_dmul>
 800cd02:	4a5e      	ldr	r2, [pc, #376]	@ (800ce7c <atan+0x2d8>)
 800cd04:	4b5e      	ldr	r3, [pc, #376]	@ (800ce80 <atan+0x2dc>)
 800cd06:	f7f6 f825 	bl	8002d54 <__aeabi_dsub>
 800cd0a:	0032      	movs	r2, r6
 800cd0c:	003b      	movs	r3, r7
 800cd0e:	f7f5 fd3b 	bl	8002788 <__aeabi_dmul>
 800cd12:	4a5c      	ldr	r2, [pc, #368]	@ (800ce84 <atan+0x2e0>)
 800cd14:	4b5c      	ldr	r3, [pc, #368]	@ (800ce88 <atan+0x2e4>)
 800cd16:	f7f6 f81d 	bl	8002d54 <__aeabi_dsub>
 800cd1a:	0032      	movs	r2, r6
 800cd1c:	003b      	movs	r3, r7
 800cd1e:	f7f5 fd33 	bl	8002788 <__aeabi_dmul>
 800cd22:	0002      	movs	r2, r0
 800cd24:	000b      	movs	r3, r1
 800cd26:	9800      	ldr	r0, [sp, #0]
 800cd28:	9901      	ldr	r1, [sp, #4]
 800cd2a:	f7f4 fd2d 	bl	8001788 <__aeabi_dadd>
 800cd2e:	002b      	movs	r3, r5
 800cd30:	0022      	movs	r2, r4
 800cd32:	f7f5 fd29 	bl	8002788 <__aeabi_dmul>
 800cd36:	9b02      	ldr	r3, [sp, #8]
 800cd38:	3301      	adds	r3, #1
 800cd3a:	d143      	bne.n	800cdc4 <atan+0x220>
 800cd3c:	0002      	movs	r2, r0
 800cd3e:	000b      	movs	r3, r1
 800cd40:	0020      	movs	r0, r4
 800cd42:	0029      	movs	r1, r5
 800cd44:	f7f6 f806 	bl	8002d54 <__aeabi_dsub>
 800cd48:	e742      	b.n	800cbd0 <atan+0x2c>
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	4b36      	ldr	r3, [pc, #216]	@ (800ce28 <atan+0x284>)
 800cd4e:	f7f6 f801 	bl	8002d54 <__aeabi_dsub>
 800cd52:	2200      	movs	r2, #0
 800cd54:	0006      	movs	r6, r0
 800cd56:	000f      	movs	r7, r1
 800cd58:	0020      	movs	r0, r4
 800cd5a:	0029      	movs	r1, r5
 800cd5c:	4b32      	ldr	r3, [pc, #200]	@ (800ce28 <atan+0x284>)
 800cd5e:	f7f4 fd13 	bl	8001788 <__aeabi_dadd>
 800cd62:	000b      	movs	r3, r1
 800cd64:	0002      	movs	r2, r0
 800cd66:	0039      	movs	r1, r7
 800cd68:	0030      	movs	r0, r6
 800cd6a:	f7f5 f8d3 	bl	8001f14 <__aeabi_ddiv>
 800cd6e:	2301      	movs	r3, #1
 800cd70:	0004      	movs	r4, r0
 800cd72:	000d      	movs	r5, r1
 800cd74:	e772      	b.n	800cc5c <atan+0xb8>
 800cd76:	4b45      	ldr	r3, [pc, #276]	@ (800ce8c <atan+0x2e8>)
 800cd78:	429e      	cmp	r6, r3
 800cd7a:	d819      	bhi.n	800cdb0 <atan+0x20c>
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	4b44      	ldr	r3, [pc, #272]	@ (800ce90 <atan+0x2ec>)
 800cd80:	f7f5 ffe8 	bl	8002d54 <__aeabi_dsub>
 800cd84:	2200      	movs	r2, #0
 800cd86:	0006      	movs	r6, r0
 800cd88:	000f      	movs	r7, r1
 800cd8a:	0020      	movs	r0, r4
 800cd8c:	0029      	movs	r1, r5
 800cd8e:	4b40      	ldr	r3, [pc, #256]	@ (800ce90 <atan+0x2ec>)
 800cd90:	f7f5 fcfa 	bl	8002788 <__aeabi_dmul>
 800cd94:	2200      	movs	r2, #0
 800cd96:	4b24      	ldr	r3, [pc, #144]	@ (800ce28 <atan+0x284>)
 800cd98:	f7f4 fcf6 	bl	8001788 <__aeabi_dadd>
 800cd9c:	000b      	movs	r3, r1
 800cd9e:	0002      	movs	r2, r0
 800cda0:	0039      	movs	r1, r7
 800cda2:	0030      	movs	r0, r6
 800cda4:	f7f5 f8b6 	bl	8001f14 <__aeabi_ddiv>
 800cda8:	2302      	movs	r3, #2
 800cdaa:	0004      	movs	r4, r0
 800cdac:	000d      	movs	r5, r1
 800cdae:	e755      	b.n	800cc5c <atan+0xb8>
 800cdb0:	000b      	movs	r3, r1
 800cdb2:	0002      	movs	r2, r0
 800cdb4:	4937      	ldr	r1, [pc, #220]	@ (800ce94 <atan+0x2f0>)
 800cdb6:	2000      	movs	r0, #0
 800cdb8:	f7f5 f8ac 	bl	8001f14 <__aeabi_ddiv>
 800cdbc:	2303      	movs	r3, #3
 800cdbe:	0004      	movs	r4, r0
 800cdc0:	000d      	movs	r5, r1
 800cdc2:	e74b      	b.n	800cc5c <atan+0xb8>
 800cdc4:	9b02      	ldr	r3, [sp, #8]
 800cdc6:	4f34      	ldr	r7, [pc, #208]	@ (800ce98 <atan+0x2f4>)
 800cdc8:	00de      	lsls	r6, r3, #3
 800cdca:	4b34      	ldr	r3, [pc, #208]	@ (800ce9c <atan+0x2f8>)
 800cdcc:	19bf      	adds	r7, r7, r6
 800cdce:	199e      	adds	r6, r3, r6
 800cdd0:	6832      	ldr	r2, [r6, #0]
 800cdd2:	6873      	ldr	r3, [r6, #4]
 800cdd4:	f7f5 ffbe 	bl	8002d54 <__aeabi_dsub>
 800cdd8:	0022      	movs	r2, r4
 800cdda:	002b      	movs	r3, r5
 800cddc:	f7f5 ffba 	bl	8002d54 <__aeabi_dsub>
 800cde0:	000b      	movs	r3, r1
 800cde2:	0002      	movs	r2, r0
 800cde4:	6838      	ldr	r0, [r7, #0]
 800cde6:	6879      	ldr	r1, [r7, #4]
 800cde8:	f7f5 ffb4 	bl	8002d54 <__aeabi_dsub>
 800cdec:	9b03      	ldr	r3, [sp, #12]
 800cdee:	0004      	movs	r4, r0
 800cdf0:	000d      	movs	r5, r1
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	db00      	blt.n	800cdf8 <atan+0x254>
 800cdf6:	e6f4      	b.n	800cbe2 <atan+0x3e>
 800cdf8:	2180      	movs	r1, #128	@ 0x80
 800cdfa:	0609      	lsls	r1, r1, #24
 800cdfc:	186b      	adds	r3, r5, r1
 800cdfe:	0004      	movs	r4, r0
 800ce00:	001d      	movs	r5, r3
 800ce02:	e6ee      	b.n	800cbe2 <atan+0x3e>
 800ce04:	4d26      	ldr	r5, [pc, #152]	@ (800cea0 <atan+0x2fc>)
 800ce06:	e6ec      	b.n	800cbe2 <atan+0x3e>
 800ce08:	440fffff 	.word	0x440fffff
 800ce0c:	7ff00000 	.word	0x7ff00000
 800ce10:	54442d18 	.word	0x54442d18
 800ce14:	3ff921fb 	.word	0x3ff921fb
 800ce18:	3fdbffff 	.word	0x3fdbffff
 800ce1c:	3e1fffff 	.word	0x3e1fffff
 800ce20:	8800759c 	.word	0x8800759c
 800ce24:	7e37e43c 	.word	0x7e37e43c
 800ce28:	3ff00000 	.word	0x3ff00000
 800ce2c:	3ff2ffff 	.word	0x3ff2ffff
 800ce30:	3fe5ffff 	.word	0x3fe5ffff
 800ce34:	e322da11 	.word	0xe322da11
 800ce38:	3f90ad3a 	.word	0x3f90ad3a
 800ce3c:	24760deb 	.word	0x24760deb
 800ce40:	3fa97b4b 	.word	0x3fa97b4b
 800ce44:	a0d03d51 	.word	0xa0d03d51
 800ce48:	3fb10d66 	.word	0x3fb10d66
 800ce4c:	c54c206e 	.word	0xc54c206e
 800ce50:	3fb745cd 	.word	0x3fb745cd
 800ce54:	920083ff 	.word	0x920083ff
 800ce58:	3fc24924 	.word	0x3fc24924
 800ce5c:	5555550d 	.word	0x5555550d
 800ce60:	3fd55555 	.word	0x3fd55555
 800ce64:	2c6a6c2f 	.word	0x2c6a6c2f
 800ce68:	bfa2b444 	.word	0xbfa2b444
 800ce6c:	52defd9a 	.word	0x52defd9a
 800ce70:	3fadde2d 	.word	0x3fadde2d
 800ce74:	af749a6d 	.word	0xaf749a6d
 800ce78:	3fb3b0f2 	.word	0x3fb3b0f2
 800ce7c:	fe231671 	.word	0xfe231671
 800ce80:	3fbc71c6 	.word	0x3fbc71c6
 800ce84:	9998ebc4 	.word	0x9998ebc4
 800ce88:	3fc99999 	.word	0x3fc99999
 800ce8c:	40037fff 	.word	0x40037fff
 800ce90:	3ff80000 	.word	0x3ff80000
 800ce94:	bff00000 	.word	0xbff00000
 800ce98:	0800d308 	.word	0x0800d308
 800ce9c:	0800d2e8 	.word	0x0800d2e8
 800cea0:	bff921fb 	.word	0xbff921fb

0800cea4 <fabs>:
 800cea4:	0049      	lsls	r1, r1, #1
 800cea6:	084b      	lsrs	r3, r1, #1
 800cea8:	0019      	movs	r1, r3
 800ceaa:	4770      	bx	lr

0800ceac <_init>:
 800ceac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceae:	46c0      	nop			@ (mov r8, r8)
 800ceb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ceb2:	bc08      	pop	{r3}
 800ceb4:	469e      	mov	lr, r3
 800ceb6:	4770      	bx	lr

0800ceb8 <_fini>:
 800ceb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceba:	46c0      	nop			@ (mov r8, r8)
 800cebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cebe:	bc08      	pop	{r3}
 800cec0:	469e      	mov	lr, r3
 800cec2:	4770      	bx	lr
