# ğŸš¦ Traffic Control System (Verilog HDL)

A **Digital System Design (DSD) Laboratory Project** simulating a traffic light control system using **Verilog HDL** as coursework at KUET. The project demonstrates the integration of digital components like **ALU, control unit, and flip-flops** to model real-world traffic signal behavior.

## ğŸ’¡ Project Idea
The system simulates a traffic light controller:  

- An **ALU** decrements predefined time while states are stored in flip-flops.  
- Control logic transitions the lights between **Red â†’ Green â†’ Yellow**.  
- The current state (light color) is displayed in the terminal output.  

## ğŸ”„ Block Diagram

<img width="626" height="414" alt="image" src="https://github.com/user-attachments/assets/0991a150-d39f-44cd-a2e1-dd805e5028c4" />

## ğŸ› ï¸ Tools Used

- **Language:** Verilog HDL  
- **Simulator:** Aldec Active-HDL    
