Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  3 18:11:13 2022
| Host         : LAPTOP-VLHMPBL0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dac_i2c_v1_0_control_sets_placed.rpt
| Design       : dac_i2c_v1_0
| Device       : xc7z015
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|     12 |            1 |
|    16+ |           25 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            8 |
| No           | No                    | Yes                    |              16 |            4 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |             162 |           21 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |             346 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                           Enable Signal                           |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/SDA_t_i_1_n_0 | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/o_sda         | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/axi_arready0                            | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/axi_awready0                            | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                     | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             12 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/Data_byte0    |                                                                              |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/E[0]          |                                                                              |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                     | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                     | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                     | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                2 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                    | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                1 |             16 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/SCLK_counter0 |                                                                              |                5 |             22 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/ack_counter0  |                                                                              |                5 |             22 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/freq_counter0 | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/freq_counter[10]_i_1_n_0 |                3 |             22 |
|  s00_axi_aclk_IBUF_BUFG |                                                                   |                                                                              |                8 |             28 |
|  s00_axi_aclk_IBUF_BUFG |                                                                   | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                7 |             30 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/ca_byte0               |                                                                              |                4 |             40 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/ena_read0_out                           |                                                                              |                3 |             46 |
|  s00_axi_aclk_IBUF_BUFG | dac_i2c_v1_0_S00_AXI_inst/slv_reg_rden                            | dac_i2c_v1_0_S00_AXI_inst/inst_i2c_control/dac_inst/i2c_fail_ACK_reg_0       |                9 |             64 |
+-------------------------+-------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+


