

================================================================
== Vivado HLS Report for 'step'
================================================================
* Date:           Tue Jun 29 07:47:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        exch
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.537 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   338970|   338970| 3.390 ms | 3.390 ms |  338970|  338970|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_Delta_P  |      255|      255|         1|          -|          -|   256|    no    |
        |- Loop 2          |   328448|   328448|      1283|          -|          -|   256|    no    |
        | + Loop 2.1       |     1280|     1280|         5|          -|          -|   256|    no    |
        |- Loop 3          |      768|      768|         3|          -|          -|   256|    no    |
        |- Loop 4          |     8708|     8708|      4354|          -|          -|     2|    no    |
        | + Loop 4.1       |     4352|     4352|        17|          -|          -|   256|    no    |
        |- Loop 5          |      768|      768|         3|          -|          -|   256|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      192|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     16|     1094|     1574|    -|
|Memory               |        1|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      554|    -|
|Register             |        -|      -|      659|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|     16|     1753|     2320|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |exch_dmul_64ns_64kbM_U38  |exch_dmul_64ns_64kbM  |        0|      8|  256|  106|    0|
    |exch_faddfsub_32ng8j_U31  |exch_faddfsub_32ng8j  |        0|      2|  177|  226|    0|
    |exch_fdiv_32ns_32ibs_U34  |exch_fdiv_32ns_32ibs  |        0|      0|  277|  757|    0|
    |exch_fmul_32ns_32cud_U32  |exch_fmul_32ns_32cud  |        0|      3|  128|   77|    0|
    |exch_fmul_32ns_32cud_U33  |exch_fmul_32ns_32cud  |        0|      3|  128|   77|    0|
    |exch_fpext_32ns_6eOg_U37  |exch_fpext_32ns_6eOg  |        0|      0|    0|   18|    0|
    |exch_fptrunc_64nsdEe_U36  |exch_fptrunc_64nsdEe  |        0|      0|    0|   28|    0|
    |exch_sitofp_32ns_jbC_U35  |exch_sitofp_32ns_jbC  |        0|      0|  128|  285|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     16| 1094| 1574|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Delta_P_U  |step_Delta_P  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |              |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln275_fu_381_p2   |     +    |      0|  0|   8|           8|           1|
    |add_ln322_fu_443_p2   |     +    |      0|  0|  18|          18|          18|
    |i_1_fu_404_p2         |     +    |      0|  0|   9|           9|           1|
    |i_2_fu_523_p2         |     +    |      0|  0|   9|           9|           1|
    |i_3_fu_489_p2         |     +    |      0|  0|   9|           9|           1|
    |i_fu_459_p2           |     +    |      0|  0|   9|           9|           1|
    |j_fu_433_p2           |     +    |      0|  0|   9|           9|           1|
    |m_fu_477_p2           |     +    |      0|  0|   3|           2|           1|
    |icmp_ln275_fu_392_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln285_fu_453_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln291_fu_517_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln319_fu_398_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln321_fu_427_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln332_fu_471_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln333_fu_483_p2  |   icmp   |      0|  0|  13|           9|          10|
    |xor_ln354_fu_506_p2   |    xor   |      0|  0|  33|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 192|         160|         113|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |Delta_P_address0       |   21|          4|    8|         32|
    |Delta_P_d0             |   15|          3|   32|         96|
    |MMTE_0_p_sub_address0  |   21|          4|    8|         32|
    |MMTE_0_x_sub_address0  |   21|          4|    8|         32|
    |ap_NS_fsm              |  225|         52|    1|         52|
    |grp_fu_295_opcode      |   15|          3|    2|          6|
    |grp_fu_295_p0          |   41|          8|   32|        256|
    |grp_fu_295_p1          |   33|          6|   32|        192|
    |grp_fu_306_p0          |   27|          5|   32|        160|
    |grp_fu_306_p1          |   33|          6|   32|        192|
    |grp_fu_334_p0          |   15|          3|   64|        192|
    |grp_fu_334_p1          |   15|          3|   64|        192|
    |i1_0_reg_284           |    9|          2|    9|         18|
    |i_0_i4_reg_273         |    9|          2|    9|         18|
    |i_0_i_reg_215          |    9|          2|    9|         18|
    |i_0_reg_251            |    9|          2|    9|         18|
    |j_0_i_reg_240          |    9|          2|    9|         18|
    |m_0_i_reg_262          |    9|          2|    2|          4|
    |phi_ln275_reg_204      |    9|          2|    8|         16|
    |temp_0_i_reg_227       |    9|          2|   32|         64|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  554|        117|  402|       1608|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |MMTE_0_p_sub_addr_1_reg_667   |   8|   0|    8|          0|
    |MMTE_0_p_sub_addr_reg_631     |   8|   0|    8|          0|
    |MMTE_0_x_sub_addr_1_reg_657   |   8|   0|    8|          0|
    |MMTE_eta_read_assign_reg_567  |  32|   0|   32|          0|
    |ap_CS_fsm                     |  51|   0|   51|          0|
    |i1_0_reg_284                  |   9|   0|    9|          0|
    |i_0_i4_reg_273                |   9|   0|    9|          0|
    |i_0_i_reg_215                 |   9|   0|    9|          0|
    |i_0_reg_251                   |   9|   0|    9|          0|
    |i_1_reg_575                   |   9|   0|    9|          0|
    |i_2_reg_690                   |   9|   0|    9|          0|
    |i_3_reg_652                   |   9|   0|    9|          0|
    |i_reg_621                     |   9|   0|    9|          0|
    |j_0_i_reg_240                 |   9|   0|    9|          0|
    |j_reg_603                     |   9|   0|    9|          0|
    |m_0_i_reg_262                 |   2|   0|    2|          0|
    |m_reg_644                     |   2|   0|    2|          0|
    |phi_ln275_reg_204             |   8|   0|    8|          0|
    |reg_340                       |  32|   0|   32|          0|
    |reg_347                       |  64|   0|   64|          0|
    |reg_353                       |  32|   0|   32|          0|
    |reg_359                       |  32|   0|   32|          0|
    |reg_370                       |  32|   0|   32|          0|
    |t_cast_reg_539                |   7|   0|   32|         25|
    |temp_0_i_reg_227              |  32|   0|   32|          0|
    |tmp_14_i_reg_562              |  64|   0|   64|          0|
    |tmp_21_i_i_reg_677            |  32|   0|   32|          0|
    |tmp_i_6_reg_557               |  32|   0|   32|          0|
    |tmp_i_reg_552                 |  32|   0|   32|          0|
    |x_prime_in_load_reg_595       |  32|   0|   32|          0|
    |zext_ln292_reg_695            |   9|   0|   64|         55|
    |zext_ln322_1_reg_590          |   9|   0|   18|          9|
    |zext_ln322_reg_580            |   9|   0|   64|         55|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 659|   0|  803|        144|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |              step              | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |              step              | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |              step              | return value |
|ap_done                         | out |    1| ap_ctrl_hs |              step              | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |              step              | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |              step              | return value |
|MMTE_0_J_sub_address0           | out |   16|  ap_memory |          MMTE_0_J_sub          |     array    |
|MMTE_0_J_sub_ce0                | out |    1|  ap_memory |          MMTE_0_J_sub          |     array    |
|MMTE_0_J_sub_q0                 |  in |   32|  ap_memory |          MMTE_0_J_sub          |     array    |
|MMTE_0_h_sub_address0           | out |    8|  ap_memory |          MMTE_0_h_sub          |     array    |
|MMTE_0_h_sub_ce0                | out |    1|  ap_memory |          MMTE_0_h_sub          |     array    |
|MMTE_0_h_sub_q0                 |  in |   32|  ap_memory |          MMTE_0_h_sub          |     array    |
|MMTE_0_x_sub_address0           | out |    8|  ap_memory |          MMTE_0_x_sub          |     array    |
|MMTE_0_x_sub_ce0                | out |    1|  ap_memory |          MMTE_0_x_sub          |     array    |
|MMTE_0_x_sub_we0                | out |    1|  ap_memory |          MMTE_0_x_sub          |     array    |
|MMTE_0_x_sub_d0                 | out |   32|  ap_memory |          MMTE_0_x_sub          |     array    |
|MMTE_0_x_sub_q0                 |  in |   32|  ap_memory |          MMTE_0_x_sub          |     array    |
|MMTE_0_p_sub_address0           | out |    8|  ap_memory |          MMTE_0_p_sub          |     array    |
|MMTE_0_p_sub_ce0                | out |    1|  ap_memory |          MMTE_0_p_sub          |     array    |
|MMTE_0_p_sub_we0                | out |    1|  ap_memory |          MMTE_0_p_sub          |     array    |
|MMTE_0_p_sub_d0                 | out |   32|  ap_memory |          MMTE_0_p_sub          |     array    |
|MMTE_0_p_sub_q0                 |  in |   32|  ap_memory |          MMTE_0_p_sub          |     array    |
|MMTE_Delta_t_times_gamma0_read  |  in |   32|   ap_none  | MMTE_Delta_t_times_gamma0_read |    scalar    |
|t                               |  in |    7|   ap_none  |                t               |    scalar    |
|x_prime_in_address0             | out |    8|  ap_memory |           x_prime_in           |     array    |
|x_prime_in_ce0                  | out |    1|  ap_memory |           x_prime_in           |     array    |
|x_prime_in_q0                   |  in |   32|  ap_memory |           x_prime_in           |     array    |
|x_prime_out_address0            | out |    8|  ap_memory |           x_prime_out          |     array    |
|x_prime_out_ce0                 | out |    1|  ap_memory |           x_prime_out          |     array    |
|x_prime_out_we0                 | out |    1|  ap_memory |           x_prime_out          |     array    |
|x_prime_out_d0                  | out |   32|  ap_memory |           x_prime_out          |     array    |
+--------------------------------+-----+-----+------------+--------------------------------+--------------+

