
*** Running vivado
    with args -log top_dht11.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_dht11.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 24 04:37:41 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_dht11.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.848 ; gain = 82.992 ; free physical = 4810 ; free virtual = 8839
Command: link_design -top top_dht11 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2375.941 ; gain = 0.055 ; free physical = 4393 ; free virtual = 8425
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/project/Verilog/DHT11/DHT11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user/project/Verilog/DHT11/DHT11.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.465 ; gain = 0.000 ; free physical = 4251 ; free virtual = 8289
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.539 ; gain = 612.008 ; free physical = 4251 ; free virtual = 8289
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2702.648 ; gain = 92.020 ; free physical = 4220 ; free virtual = 8258

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15af30a70

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3232.582 ; gain = 529.934 ; free physical = 3661 ; free virtual = 7715

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15af30a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.035 ; gain = 0.000 ; free physical = 3358 ; free virtual = 7413

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15af30a70

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3447.035 ; gain = 0.000 ; free physical = 3358 ; free virtual = 7413
Phase 1 Initialization | Checksum: 15af30a70

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3447.035 ; gain = 0.000 ; free physical = 3358 ; free virtual = 7413

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15af30a70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3447.586 ; gain = 0.551 ; free physical = 3358 ; free virtual = 7412

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15af30a70

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3447.633 ; gain = 0.598 ; free physical = 3358 ; free virtual = 7412
Phase 2 Timer Update And Timing Data Collection | Checksum: 15af30a70

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3447.633 ; gain = 0.598 ; free physical = 3358 ; free virtual = 7412

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 23 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 264c0745e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3447.945 ; gain = 0.910 ; free physical = 3358 ; free virtual = 7412
Retarget | Checksum: 264c0745e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 264c0745e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3447.984 ; gain = 0.949 ; free physical = 3358 ; free virtual = 7412
Constant propagation | Checksum: 264c0745e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2714071eb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3448.090 ; gain = 1.055 ; free physical = 3357 ; free virtual = 7412
Sweep | Checksum: 2714071eb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2714071eb

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412
BUFG optimization | Checksum: 2714071eb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2714071eb

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412
Shift Register Optimization | Checksum: 2714071eb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2714071eb

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412
Post Processing Netlist | Checksum: 2714071eb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21567848a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3448.273 ; gain = 0.000 ; free physical = 3357 ; free virtual = 7412
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21567848a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412
Phase 9 Finalization | Checksum: 21567848a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21567848a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3448.273 ; gain = 1.238 ; free physical = 3357 ; free virtual = 7412

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21567848a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3448.273 ; gain = 0.000 ; free physical = 3357 ; free virtual = 7412

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21567848a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3448.273 ; gain = 0.000 ; free physical = 3357 ; free virtual = 7412

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3448.273 ; gain = 0.000 ; free physical = 3357 ; free virtual = 7412
Ending Netlist Obfuscation Task | Checksum: 21567848a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3448.273 ; gain = 0.000 ; free physical = 3357 ; free virtual = 7412
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3448.273 ; gain = 837.719 ; free physical = 3357 ; free virtual = 7412
INFO: [Vivado 12-24828] Executing command : report_drc -file top_dht11_drc_opted.rpt -pb top_dht11_drc_opted.pb -rpx top_dht11_drc_opted.rpx
Command: report_drc -file top_dht11_drc_opted.rpt -pb top_dht11_drc_opted.pb -rpx top_dht11_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3313 ; free virtual = 7369
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3313 ; free virtual = 7368
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3313 ; free virtual = 7368
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3312 ; free virtual = 7368
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3312 ; free virtual = 7368
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3312 ; free virtual = 7368
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3312 ; free virtual = 7368
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3305 ; free virtual = 7362
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13e54dbae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3305 ; free virtual = 7362
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3305 ; free virtual = 7362

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 133e48742

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3490.988 ; gain = 0.000 ; free physical = 3297 ; free virtual = 7357

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c7a32c4

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3496.707 ; gain = 5.719 ; free physical = 3289 ; free virtual = 7351

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c7a32c4

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3496.707 ; gain = 5.719 ; free physical = 3289 ; free virtual = 7351
Phase 1 Placer Initialization | Checksum: 16c7a32c4

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3496.707 ; gain = 5.719 ; free physical = 3289 ; free virtual = 7351

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 211084886

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3497.672 ; gain = 6.684 ; free physical = 3438 ; free virtual = 7501

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d4f0035c

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3497.797 ; gain = 6.809 ; free physical = 3436 ; free virtual = 7499

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d4f0035c

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3497.797 ; gain = 6.809 ; free physical = 3437 ; free virtual = 7500

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16028ceca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3498.711 ; gain = 7.723 ; free physical = 3432 ; free virtual = 7495

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3498.711 ; gain = 0.000 ; free physical = 3429 ; free virtual = 7494

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2bc6ccd0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3498.930 ; gain = 7.941 ; free physical = 3429 ; free virtual = 7494
Phase 2.4 Global Placement Core | Checksum: 1cf32dd27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3498.930 ; gain = 7.941 ; free physical = 3428 ; free virtual = 7494
Phase 2 Global Placement | Checksum: 1cf32dd27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3498.930 ; gain = 7.941 ; free physical = 3428 ; free virtual = 7494

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a74c9883

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3499.816 ; gain = 8.828 ; free physical = 3426 ; free virtual = 7492

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d37db46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3426 ; free virtual = 7492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 294f8c651

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3427 ; free virtual = 7492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2f2a8f263

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3427 ; free virtual = 7492

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 36b0c3765

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3427 ; free virtual = 7494

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 3553540e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3427 ; free virtual = 7494

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2fae5ecea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3427 ; free virtual = 7494
Phase 3 Detail Placement | Checksum: 2fae5ecea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3427 ; free virtual = 7494

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20e424b25

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.396 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 163774bdd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3426 ; free virtual = 7492
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2da21c5f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3426 ; free virtual = 7492
Phase 4.1.1.1 BUFG Insertion | Checksum: 20e424b25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3426 ; free virtual = 7492

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.396. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d700dbf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3426 ; free virtual = 7492

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491
Phase 4.1 Post Commit Optimization | Checksum: 2d700dbf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d700dbf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d700dbf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491
Phase 4.3 Placer Reporting | Checksum: 2d700dbf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3425 ; free virtual = 7491

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2aeadc5d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491
Ending Placer Task | Checksum: 1dabc0700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3499.957 ; gain = 8.969 ; free physical = 3425 ; free virtual = 7491
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_dht11_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3332 ; free virtual = 7399
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_dht11_utilization_placed.rpt -pb top_dht11_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_dht11_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3367 ; free virtual = 7433
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3372 ; free virtual = 7438
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3370 ; free virtual = 7437
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3369 ; free virtual = 7436
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3369 ; free virtual = 7435
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3369 ; free virtual = 7435
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3369 ; free virtual = 7436
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3369 ; free virtual = 7435
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3327 ; free virtual = 7393
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.396 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3318 ; free virtual = 7385
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3308 ; free virtual = 7375
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3308 ; free virtual = 7375
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3308 ; free virtual = 7374
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3308 ; free virtual = 7374
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7374
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3499.957 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7374
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e15c4bcd ConstDB: 0 ShapeSum: 58de5edc RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 52394f8d | NumContArr: 87aec2dd | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 25f3a07a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3602.473 ; gain = 36.160 ; free physical = 3197 ; free virtual = 7267

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 25f3a07a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3602.777 ; gain = 36.465 ; free physical = 3197 ; free virtual = 7267

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 25f3a07a4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3602.852 ; gain = 36.539 ; free physical = 3197 ; free virtual = 7267
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24307ad39

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3629.082 ; gain = 62.770 ; free physical = 3184 ; free virtual = 7255
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.430  | TNS=0.000  | WHS=-0.121 | THS=-2.305 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00637806 %
  Global Horizontal Routing Utilization  = 0.00260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 297
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 249
  Number of Partially Routed Nets     = 48
  Number of Node Overlaps             = 34

Phase 2 Router Initialization | Checksum: 244fc8f9e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3629.406 ; gain = 63.094 ; free physical = 3184 ; free virtual = 7255

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 244fc8f9e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3629.438 ; gain = 63.125 ; free physical = 3184 ; free virtual = 7255

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 14c39d789

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3629.836 ; gain = 63.523 ; free physical = 3184 ; free virtual = 7255
Phase 4 Initial Routing | Checksum: 14c39d789

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3629.863 ; gain = 63.551 ; free physical = 3184 ; free virtual = 7255

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d555ce2f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.422 ; gain = 64.109 ; free physical = 3183 ; free virtual = 7254

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23e64cc43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.457 ; gain = 64.145 ; free physical = 3183 ; free virtual = 7254
Phase 5 Rip-up And Reroute | Checksum: 23e64cc43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.461 ; gain = 64.148 ; free physical = 3183 ; free virtual = 7254

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23e64cc43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.473 ; gain = 64.160 ; free physical = 3183 ; free virtual = 7254

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23e64cc43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.480 ; gain = 64.168 ; free physical = 3183 ; free virtual = 7254
Phase 6 Delay and Skew Optimization | Checksum: 23e64cc43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.484 ; gain = 64.172 ; free physical = 3183 ; free virtual = 7254

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.346  | TNS=0.000  | WHS=0.149  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1a4546b3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.523 ; gain = 64.211 ; free physical = 3182 ; free virtual = 7253
Phase 7 Post Hold Fix | Checksum: 1a4546b3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.523 ; gain = 64.211 ; free physical = 3182 ; free virtual = 7253

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0398629 %
  Global Horizontal Routing Utilization  = 0.0435971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a4546b3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.566 ; gain = 64.254 ; free physical = 3182 ; free virtual = 7253

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a4546b3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.582 ; gain = 64.270 ; free physical = 3182 ; free virtual = 7253

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21698e4ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.965 ; gain = 64.652 ; free physical = 3182 ; free virtual = 7253

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 21698e4ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.965 ; gain = 64.652 ; free physical = 3182 ; free virtual = 7253

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.346  | TNS=0.000  | WHS=0.149  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 21698e4ba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.965 ; gain = 64.652 ; free physical = 3182 ; free virtual = 7253
Total Elapsed time in route_design: 13.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 130926991

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.965 ; gain = 64.652 ; free physical = 3181 ; free virtual = 7252
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 130926991

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3630.965 ; gain = 64.652 ; free physical = 3181 ; free virtual = 7252

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3758.164 ; gain = 258.207 ; free physical = 3181 ; free virtual = 7252
INFO: [Vivado 12-24828] Executing command : report_drc -file top_dht11_drc_routed.rpt -pb top_dht11_drc_routed.pb -rpx top_dht11_drc_routed.rpx
Command: report_drc -file top_dht11_drc_routed.rpt -pb top_dht11_drc_routed.pb -rpx top_dht11_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_dht11_methodology_drc_routed.rpt -pb top_dht11_methodology_drc_routed.pb -rpx top_dht11_methodology_drc_routed.rpx
Command: report_methodology -file top_dht11_methodology_drc_routed.rpt -pb top_dht11_methodology_drc_routed.pb -rpx top_dht11_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_dht11_timing_summary_routed.rpt -pb top_dht11_timing_summary_routed.pb -rpx top_dht11_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_dht11_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_dht11_route_status.rpt -pb top_dht11_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_dht11_bus_skew_routed.rpt -pb top_dht11_bus_skew_routed.pb -rpx top_dht11_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_dht11_power_routed.rpt -pb top_dht11_power_summary_routed.pb -rpx top_dht11_power_routed.rpx
Command: report_power -file top_dht11_power_routed.rpt -pb top_dht11_power_summary_routed.pb -rpx top_dht11_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_dht11_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3053 ; free virtual = 7125
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3052 ; free virtual = 7125
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3052 ; free virtual = 7125
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3052 ; free virtual = 7124
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3052 ; free virtual = 7124
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3052 ; free virtual = 7124
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3870.371 ; gain = 0.000 ; free physical = 3052 ; free virtual = 7124
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/DHT11/DHT11.runs/impl_1/top_dht11_routed.dcp' has been generated.
Command: write_bitstream -force top_dht11.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_dht11.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4086.621 ; gain = 216.250 ; free physical = 2789 ; free virtual = 6865
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 04:38:59 2024...
