#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000147ef5f5e20 .scope module, "twenty_bit_subtractor_tb" "twenty_bit_subtractor_tb" 2 3;
 .timescale 0 0;
v00000147ef6d25c0_0 .net "bout", 0 0, L_00000147ef6d9d40;  1 drivers
v00000147ef6d3740_0 .net "d", 19 0, L_00000147ef6d9700;  1 drivers
v00000147ef6d3b00_0 .var "i0", 19 0;
v00000147ef6d28e0_0 .var "i1", 19 0;
S_00000147ef5f5fb0 .scope module, "subtractor" "twenty_bit_subtractor" 2 8, 3 3 0, S_00000147ef5f5e20;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "i0";
    .port_info 1 /INPUT 20 "i1";
    .port_info 2 /OUTPUT 20 "d";
    .port_info 3 /OUTPUT 1 "bout";
v00000147ef6d3560_0 .net "b", 19 0, L_00000147ef6d9b60;  1 drivers
v00000147ef6d3600_0 .net "bout", 0 0, L_00000147ef6d9d40;  alias, 1 drivers
v00000147ef6d39c0_0 .net "d", 19 0, L_00000147ef6d9700;  alias, 1 drivers
v00000147ef6d2b60_0 .net "i0", 19 0, v00000147ef6d3b00_0;  1 drivers
v00000147ef6d3240_0 .net "i1", 19 0, v00000147ef6d28e0_0;  1 drivers
L_00000147ef6d2c00 .part v00000147ef6d3b00_0, 1, 1;
L_00000147ef6d2de0 .part v00000147ef6d28e0_0, 1, 1;
L_00000147ef6d3a60 .part L_00000147ef6d9b60, 0, 1;
L_00000147ef6d2480 .part v00000147ef6d3b00_0, 2, 1;
L_00000147ef6d37e0 .part v00000147ef6d28e0_0, 2, 1;
L_00000147ef6d2520 .part L_00000147ef6d9b60, 1, 1;
L_00000147ef6d32e0 .part v00000147ef6d3b00_0, 3, 1;
L_00000147ef6d2840 .part v00000147ef6d28e0_0, 3, 1;
L_00000147ef6d2980 .part L_00000147ef6d9b60, 2, 1;
L_00000147ef6d2a20 .part v00000147ef6d3b00_0, 4, 1;
L_00000147ef6d2e80 .part v00000147ef6d28e0_0, 4, 1;
L_00000147ef6d2ac0 .part L_00000147ef6d9b60, 3, 1;
L_00000147ef6d2ca0 .part v00000147ef6d3b00_0, 5, 1;
L_00000147ef6d2d40 .part v00000147ef6d28e0_0, 5, 1;
L_00000147ef6db640 .part L_00000147ef6d9b60, 4, 1;
L_00000147ef6db820 .part v00000147ef6d3b00_0, 6, 1;
L_00000147ef6d9a20 .part v00000147ef6d28e0_0, 6, 1;
L_00000147ef6d9fc0 .part L_00000147ef6d9b60, 5, 1;
L_00000147ef6d97a0 .part v00000147ef6d3b00_0, 7, 1;
L_00000147ef6d9520 .part v00000147ef6d28e0_0, 7, 1;
L_00000147ef6d90c0 .part L_00000147ef6d9b60, 6, 1;
L_00000147ef6d9480 .part v00000147ef6d3b00_0, 8, 1;
L_00000147ef6daba0 .part v00000147ef6d28e0_0, 8, 1;
L_00000147ef6db320 .part L_00000147ef6d9b60, 7, 1;
L_00000147ef6da380 .part v00000147ef6d3b00_0, 9, 1;
L_00000147ef6da920 .part v00000147ef6d28e0_0, 9, 1;
L_00000147ef6da4c0 .part L_00000147ef6d9b60, 8, 1;
L_00000147ef6d93e0 .part v00000147ef6d3b00_0, 10, 1;
L_00000147ef6d95c0 .part v00000147ef6d28e0_0, 10, 1;
L_00000147ef6db3c0 .part L_00000147ef6d9b60, 9, 1;
L_00000147ef6db0a0 .part v00000147ef6d3b00_0, 11, 1;
L_00000147ef6da740 .part v00000147ef6d28e0_0, 11, 1;
L_00000147ef6dac40 .part L_00000147ef6d9b60, 10, 1;
L_00000147ef6da060 .part v00000147ef6d3b00_0, 12, 1;
L_00000147ef6d92a0 .part v00000147ef6d28e0_0, 12, 1;
L_00000147ef6db460 .part L_00000147ef6d9b60, 11, 1;
L_00000147ef6d9ac0 .part v00000147ef6d3b00_0, 13, 1;
L_00000147ef6da560 .part v00000147ef6d28e0_0, 13, 1;
L_00000147ef6db140 .part L_00000147ef6d9b60, 12, 1;
L_00000147ef6d9e80 .part v00000147ef6d3b00_0, 14, 1;
L_00000147ef6db500 .part v00000147ef6d28e0_0, 14, 1;
L_00000147ef6da100 .part L_00000147ef6d9b60, 13, 1;
L_00000147ef6db280 .part v00000147ef6d3b00_0, 15, 1;
L_00000147ef6d9980 .part v00000147ef6d28e0_0, 15, 1;
L_00000147ef6d9160 .part L_00000147ef6d9b60, 14, 1;
L_00000147ef6db1e0 .part v00000147ef6d3b00_0, 16, 1;
L_00000147ef6d9ca0 .part v00000147ef6d28e0_0, 16, 1;
L_00000147ef6d9660 .part L_00000147ef6d9b60, 15, 1;
L_00000147ef6dace0 .part v00000147ef6d3b00_0, 17, 1;
L_00000147ef6da420 .part v00000147ef6d28e0_0, 17, 1;
L_00000147ef6db5a0 .part L_00000147ef6d9b60, 16, 1;
L_00000147ef6db6e0 .part v00000147ef6d3b00_0, 18, 1;
L_00000147ef6d9200 .part v00000147ef6d28e0_0, 18, 1;
L_00000147ef6d9340 .part L_00000147ef6d9b60, 17, 1;
L_00000147ef6da1a0 .part v00000147ef6d3b00_0, 19, 1;
L_00000147ef6da7e0 .part v00000147ef6d28e0_0, 19, 1;
L_00000147ef6db780 .part L_00000147ef6d9b60, 18, 1;
L_00000147ef6d9840 .part v00000147ef6d3b00_0, 0, 1;
L_00000147ef6d98e0 .part v00000147ef6d28e0_0, 0, 1;
LS_00000147ef6d9700_0_0 .concat8 [ 1 1 1 1], L_00000147ef6e12d0, L_00000147ef5f1840, L_00000147ef5f1c30, L_00000147ef5f1990;
LS_00000147ef6d9700_0_4 .concat8 [ 1 1 1 1], L_00000147ef5f1ed0, L_00000147ef6d8250, L_00000147ef6d7e60, L_00000147ef6d8020;
LS_00000147ef6d9700_0_8 .concat8 [ 1 1 1 1], L_00000147ef6d8a30, L_00000147ef6d81e0, L_00000147ef6dfd70, L_00000147ef6e01d0;
LS_00000147ef6d9700_0_12 .concat8 [ 1 1 1 1], L_00000147ef6dfa60, L_00000147ef6df980, L_00000147ef6dfb40, L_00000147ef6e10a0;
LS_00000147ef6d9700_0_16 .concat8 [ 1 1 1 1], L_00000147ef6e07e0, L_00000147ef6e1500, L_00000147ef6e0a10, L_00000147ef6e0620;
LS_00000147ef6d9700_1_0 .concat8 [ 4 4 4 4], LS_00000147ef6d9700_0_0, LS_00000147ef6d9700_0_4, LS_00000147ef6d9700_0_8, LS_00000147ef6d9700_0_12;
LS_00000147ef6d9700_1_4 .concat8 [ 4 0 0 0], LS_00000147ef6d9700_0_16;
L_00000147ef6d9700 .concat8 [ 16 4 0 0], LS_00000147ef6d9700_1_0, LS_00000147ef6d9700_1_4;
LS_00000147ef6d9b60_0_0 .concat8 [ 1 1 1 1], L_00000147ef6e5d50, L_00000147ef5f17d0, L_00000147ef5f1920, L_00000147ef5f1e60;
LS_00000147ef6d9b60_0_4 .concat8 [ 1 1 1 1], L_00000147ef5f2100, L_00000147ef6d7d10, L_00000147ef6d83a0, L_00000147ef6d8090;
LS_00000147ef6d9b60_0_8 .concat8 [ 1 1 1 1], L_00000147ef6d88e0, L_00000147ef6d8720, L_00000147ef6e0080, L_00000147ef6df670;
LS_00000147ef6d9b60_0_12 .concat8 [ 1 1 1 1], L_00000147ef6df750, L_00000147ef6dfc20, L_00000147ef6dfbb0, L_00000147ef6e0e00;
LS_00000147ef6d9b60_0_16 .concat8 [ 1 1 1 1], L_00000147ef6e0690, L_00000147ef6e13b0, L_00000147ef6e0c40, L_00000147ef6e11f0;
LS_00000147ef6d9b60_1_0 .concat8 [ 4 4 4 4], LS_00000147ef6d9b60_0_0, LS_00000147ef6d9b60_0_4, LS_00000147ef6d9b60_0_8, LS_00000147ef6d9b60_0_12;
LS_00000147ef6d9b60_1_4 .concat8 [ 4 0 0 0], LS_00000147ef6d9b60_0_16;
L_00000147ef6d9b60 .concat8 [ 16 4 0 0], LS_00000147ef6d9b60_1_0, LS_00000147ef6d9b60_1_4;
L_00000147ef6d9d40 .part L_00000147ef6d9b60, 19, 1;
S_00000147ef588fa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb360 .param/l "i" 0 3 15, +C4<01>;
S_00000147ef589130 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef588fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef5f17d0 .functor OR 1, L_00000147ef5f2170, L_00000147ef5f1760, C4<0>, C4<0>;
v00000147ef5f1150_0 .net "b1", 0 0, L_00000147ef5f2170;  1 drivers
v00000147ef5efc10_0 .net "b2", 0 0, L_00000147ef5f1760;  1 drivers
v00000147ef5f04d0_0 .net "bin", 0 0, L_00000147ef6d3a60;  1 drivers
v00000147ef5f0890_0 .net "bout", 0 0, L_00000147ef5f17d0;  1 drivers
v00000147ef5efcb0_0 .net "d", 0 0, L_00000147ef5f1840;  1 drivers
v00000147ef5f0a70_0 .net "d1", 0 0, L_00000147ef5f2560;  1 drivers
v00000147ef5efd50_0 .net "i0", 0 0, L_00000147ef6d2c00;  1 drivers
v00000147ef5f11f0_0 .net "i1", 0 0, L_00000147ef6d2de0;  1 drivers
S_00000147ef37d6d0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef589130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f2560 .functor XOR 1, L_00000147ef6d2c00, L_00000147ef6d2de0, C4<0>, C4<0>;
L_00000147ef5f1ae0 .functor NOT 1, L_00000147ef6d2c00, C4<0>, C4<0>, C4<0>;
L_00000147ef5f2170 .functor AND 1, L_00000147ef5f1ae0, L_00000147ef6d2de0, C4<1>, C4<1>;
v00000147ef5eff30_0 .net *"_ivl_2", 0 0, L_00000147ef5f1ae0;  1 drivers
v00000147ef5f1010_0 .net "bout", 0 0, L_00000147ef5f2170;  alias, 1 drivers
v00000147ef5f07f0_0 .net "d", 0 0, L_00000147ef5f2560;  alias, 1 drivers
v00000147ef5f10b0_0 .net "i0", 0 0, L_00000147ef6d2c00;  alias, 1 drivers
v00000147ef5ef8f0_0 .net "i1", 0 0, L_00000147ef6d2de0;  alias, 1 drivers
S_00000147ef63ee20 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef589130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f1840 .functor XOR 1, L_00000147ef5f2560, L_00000147ef6d3a60, C4<0>, C4<0>;
L_00000147ef5f1d10 .functor NOT 1, L_00000147ef5f2560, C4<0>, C4<0>, C4<0>;
L_00000147ef5f1760 .functor AND 1, L_00000147ef5f1d10, L_00000147ef6d3a60, C4<1>, C4<1>;
v00000147ef5f0250_0 .net *"_ivl_2", 0 0, L_00000147ef5f1d10;  1 drivers
v00000147ef5ef990_0 .net "bout", 0 0, L_00000147ef5f1760;  alias, 1 drivers
v00000147ef5f0610_0 .net "d", 0 0, L_00000147ef5f1840;  alias, 1 drivers
v00000147ef5ef7b0_0 .net "i0", 0 0, L_00000147ef5f2560;  alias, 1 drivers
v00000147ef5f1330_0 .net "i1", 0 0, L_00000147ef6d3a60;  alias, 1 drivers
S_00000147ef37d860 .scope generate, "genblk1[2]" "genblk1[2]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ebca0 .param/l "i" 0 3 15, +C4<010>;
S_00000147ef552da0 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef37d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef5f1920 .functor OR 1, L_00000147ef5f1a70, L_00000147ef5f2250, C4<0>, C4<0>;
v00000147ef5f06b0_0 .net "b1", 0 0, L_00000147ef5f1a70;  1 drivers
v00000147ef5f0430_0 .net "b2", 0 0, L_00000147ef5f2250;  1 drivers
v00000147ef5f0f70_0 .net "bin", 0 0, L_00000147ef6d2520;  1 drivers
v00000147ef5f0ed0_0 .net "bout", 0 0, L_00000147ef5f1920;  1 drivers
v00000147ef5f1470_0 .net "d", 0 0, L_00000147ef5f1c30;  1 drivers
v00000147ef5f1510_0 .net "d1", 0 0, L_00000147ef5f1b50;  1 drivers
v00000147ef5ef710_0 .net "i0", 0 0, L_00000147ef6d2480;  1 drivers
v00000147ef5d8e60_0 .net "i1", 0 0, L_00000147ef6d37e0;  1 drivers
S_00000147ef552f30 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef552da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f1b50 .functor XOR 1, L_00000147ef6d2480, L_00000147ef6d37e0, C4<0>, C4<0>;
L_00000147ef5f23a0 .functor NOT 1, L_00000147ef6d2480, C4<0>, C4<0>, C4<0>;
L_00000147ef5f1a70 .functor AND 1, L_00000147ef5f23a0, L_00000147ef6d37e0, C4<1>, C4<1>;
v00000147ef5f01b0_0 .net *"_ivl_2", 0 0, L_00000147ef5f23a0;  1 drivers
v00000147ef5efe90_0 .net "bout", 0 0, L_00000147ef5f1a70;  alias, 1 drivers
v00000147ef5effd0_0 .net "d", 0 0, L_00000147ef5f1b50;  alias, 1 drivers
v00000147ef5f0d90_0 .net "i0", 0 0, L_00000147ef6d2480;  alias, 1 drivers
v00000147ef5f0070_0 .net "i1", 0 0, L_00000147ef6d37e0;  alias, 1 drivers
S_00000147ef5530c0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef552da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f1c30 .functor XOR 1, L_00000147ef5f1b50, L_00000147ef6d2520, C4<0>, C4<0>;
L_00000147ef5f18b0 .functor NOT 1, L_00000147ef5f1b50, C4<0>, C4<0>, C4<0>;
L_00000147ef5f2250 .functor AND 1, L_00000147ef5f18b0, L_00000147ef6d2520, C4<1>, C4<1>;
v00000147ef5f1290_0 .net *"_ivl_2", 0 0, L_00000147ef5f18b0;  1 drivers
v00000147ef5f0110_0 .net "bout", 0 0, L_00000147ef5f2250;  alias, 1 drivers
v00000147ef5ef670_0 .net "d", 0 0, L_00000147ef5f1c30;  alias, 1 drivers
v00000147ef5f0e30_0 .net "i0", 0 0, L_00000147ef5f1b50;  alias, 1 drivers
v00000147ef5f13d0_0 .net "i1", 0 0, L_00000147ef6d2520;  alias, 1 drivers
S_00000147ef6c00b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ebd20 .param/l "i" 0 3 15, +C4<011>;
S_00000147ef6c0240 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c00b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef5f1e60 .functor OR 1, L_00000147ef5f1bc0, L_00000147ef5f1d80, C4<0>, C4<0>;
v00000147ef5e20c0_0 .net "b1", 0 0, L_00000147ef5f1bc0;  1 drivers
v00000147ef5e0360_0 .net "b2", 0 0, L_00000147ef5f1d80;  1 drivers
v00000147ef5e18a0_0 .net "bin", 0 0, L_00000147ef6d2980;  1 drivers
v00000147ef5e0d60_0 .net "bout", 0 0, L_00000147ef5f1e60;  1 drivers
v00000147ef5e1080_0 .net "d", 0 0, L_00000147ef5f1990;  1 drivers
v00000147ef5e1300_0 .net "d1", 0 0, L_00000147ef5f1680;  1 drivers
v00000147ef5e0540_0 .net "i0", 0 0, L_00000147ef6d32e0;  1 drivers
v00000147ef5cbb10_0 .net "i1", 0 0, L_00000147ef6d2840;  1 drivers
S_00000147ef6c03d0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c0240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f1680 .functor XOR 1, L_00000147ef6d32e0, L_00000147ef6d2840, C4<0>, C4<0>;
L_00000147ef5f16f0 .functor NOT 1, L_00000147ef6d32e0, C4<0>, C4<0>, C4<0>;
L_00000147ef5f1bc0 .functor AND 1, L_00000147ef5f16f0, L_00000147ef6d2840, C4<1>, C4<1>;
v00000147ef5d7c40_0 .net *"_ivl_2", 0 0, L_00000147ef5f16f0;  1 drivers
v00000147ef5d9040_0 .net "bout", 0 0, L_00000147ef5f1bc0;  alias, 1 drivers
v00000147ef5d94a0_0 .net "d", 0 0, L_00000147ef5f1680;  alias, 1 drivers
v00000147ef5d85a0_0 .net "i0", 0 0, L_00000147ef6d32e0;  alias, 1 drivers
v00000147ef5d7ce0_0 .net "i1", 0 0, L_00000147ef6d2840;  alias, 1 drivers
S_00000147ef6c0560 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c0240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f1990 .functor XOR 1, L_00000147ef5f1680, L_00000147ef6d2980, C4<0>, C4<0>;
L_00000147ef5f1ca0 .functor NOT 1, L_00000147ef5f1680, C4<0>, C4<0>, C4<0>;
L_00000147ef5f1d80 .functor AND 1, L_00000147ef5f1ca0, L_00000147ef6d2980, C4<1>, C4<1>;
v00000147ef5d8640_0 .net *"_ivl_2", 0 0, L_00000147ef5f1ca0;  1 drivers
v00000147ef5d8780_0 .net "bout", 0 0, L_00000147ef5f1d80;  alias, 1 drivers
v00000147ef5d88c0_0 .net "d", 0 0, L_00000147ef5f1990;  alias, 1 drivers
v00000147ef5e04a0_0 .net "i0", 0 0, L_00000147ef5f1680;  alias, 1 drivers
v00000147ef5e1ee0_0 .net "i1", 0 0, L_00000147ef6d2980;  alias, 1 drivers
S_00000147ef6c06f0 .scope generate, "genblk1[4]" "genblk1[4]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eba60 .param/l "i" 0 3 15, +C4<0100>;
S_00000147ef6c0880 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef5f2100 .functor OR 1, L_00000147ef5f2480, L_00000147ef5f24f0, C4<0>, C4<0>;
v00000147ef5bed90_0 .net "b1", 0 0, L_00000147ef5f2480;  1 drivers
v00000147ef5c3f00_0 .net "b2", 0 0, L_00000147ef5f24f0;  1 drivers
v00000147ef5c4040_0 .net "bin", 0 0, L_00000147ef6d2ac0;  1 drivers
v00000147ef5c4220_0 .net "bout", 0 0, L_00000147ef5f2100;  1 drivers
v00000147ef5c3b40_0 .net "d", 0 0, L_00000147ef5f1ed0;  1 drivers
v00000147ef6c27e0_0 .net "d1", 0 0, L_00000147ef5f22c0;  1 drivers
v00000147ef6c3460_0 .net "i0", 0 0, L_00000147ef6d2a20;  1 drivers
v00000147ef6c38c0_0 .net "i1", 0 0, L_00000147ef6d2e80;  1 drivers
S_00000147ef6c0a10 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f22c0 .functor XOR 1, L_00000147ef6d2a20, L_00000147ef6d2e80, C4<0>, C4<0>;
L_00000147ef5f2410 .functor NOT 1, L_00000147ef6d2a20, C4<0>, C4<0>, C4<0>;
L_00000147ef5f2480 .functor AND 1, L_00000147ef5f2410, L_00000147ef6d2e80, C4<1>, C4<1>;
v00000147ef5cbd90_0 .net *"_ivl_2", 0 0, L_00000147ef5f2410;  1 drivers
v00000147ef5cc470_0 .net "bout", 0 0, L_00000147ef5f2480;  alias, 1 drivers
v00000147ef5cc510_0 .net "d", 0 0, L_00000147ef5f22c0;  alias, 1 drivers
v00000147ef5cc970_0 .net "i0", 0 0, L_00000147ef6d2a20;  alias, 1 drivers
v00000147ef5cad50_0 .net "i1", 0 0, L_00000147ef6d2e80;  alias, 1 drivers
S_00000147ef6c0f10 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f1ed0 .functor XOR 1, L_00000147ef5f22c0, L_00000147ef6d2ac0, C4<0>, C4<0>;
L_00000147ef5f2090 .functor NOT 1, L_00000147ef5f22c0, C4<0>, C4<0>, C4<0>;
L_00000147ef5f24f0 .functor AND 1, L_00000147ef5f2090, L_00000147ef6d2ac0, C4<1>, C4<1>;
v00000147ef5cae90_0 .net *"_ivl_2", 0 0, L_00000147ef5f2090;  1 drivers
v00000147ef5caf30_0 .net "bout", 0 0, L_00000147ef5f24f0;  alias, 1 drivers
v00000147ef5bf330_0 .net "d", 0 0, L_00000147ef5f1ed0;  alias, 1 drivers
v00000147ef5be7f0_0 .net "i0", 0 0, L_00000147ef5f22c0;  alias, 1 drivers
v00000147ef5bebb0_0 .net "i1", 0 0, L_00000147ef6d2ac0;  alias, 1 drivers
S_00000147ef6c1870 .scope generate, "genblk1[5]" "genblk1[5]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb3a0 .param/l "i" 0 3 15, +C4<0101>;
S_00000147ef6c0d80 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c1870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6d7d10 .functor OR 1, L_00000147ef6d8170, L_00000147ef6d86b0, C4<0>, C4<0>;
v00000147ef6c2560_0 .net "b1", 0 0, L_00000147ef6d8170;  1 drivers
v00000147ef6c2f60_0 .net "b2", 0 0, L_00000147ef6d86b0;  1 drivers
v00000147ef6c1d40_0 .net "bin", 0 0, L_00000147ef6db640;  1 drivers
v00000147ef6c2100_0 .net "bout", 0 0, L_00000147ef6d7d10;  1 drivers
v00000147ef6c2c40_0 .net "d", 0 0, L_00000147ef6d8250;  1 drivers
v00000147ef6c1ca0_0 .net "d1", 0 0, L_00000147ef5f2330;  1 drivers
v00000147ef6c2880_0 .net "i0", 0 0, L_00000147ef6d2ca0;  1 drivers
v00000147ef6c3500_0 .net "i1", 0 0, L_00000147ef6d2d40;  1 drivers
S_00000147ef6c10a0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef5f2330 .functor XOR 1, L_00000147ef6d2ca0, L_00000147ef6d2d40, C4<0>, C4<0>;
L_00000147ef6d7ca0 .functor NOT 1, L_00000147ef6d2ca0, C4<0>, C4<0>, C4<0>;
L_00000147ef6d8170 .functor AND 1, L_00000147ef6d7ca0, L_00000147ef6d2d40, C4<1>, C4<1>;
v00000147ef6c2d80_0 .net *"_ivl_2", 0 0, L_00000147ef6d7ca0;  1 drivers
v00000147ef6c2ec0_0 .net "bout", 0 0, L_00000147ef6d8170;  alias, 1 drivers
v00000147ef6c3960_0 .net "d", 0 0, L_00000147ef5f2330;  alias, 1 drivers
v00000147ef6c3a00_0 .net "i0", 0 0, L_00000147ef6d2ca0;  alias, 1 drivers
v00000147ef6c35a0_0 .net "i1", 0 0, L_00000147ef6d2d40;  alias, 1 drivers
S_00000147ef6c1550 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8250 .functor XOR 1, L_00000147ef5f2330, L_00000147ef6db640, C4<0>, C4<0>;
L_00000147ef6d8790 .functor NOT 1, L_00000147ef5f2330, C4<0>, C4<0>, C4<0>;
L_00000147ef6d86b0 .functor AND 1, L_00000147ef6d8790, L_00000147ef6db640, C4<1>, C4<1>;
v00000147ef6c2b00_0 .net *"_ivl_2", 0 0, L_00000147ef6d8790;  1 drivers
v00000147ef6c3640_0 .net "bout", 0 0, L_00000147ef6d86b0;  alias, 1 drivers
v00000147ef6c3aa0_0 .net "d", 0 0, L_00000147ef6d8250;  alias, 1 drivers
v00000147ef6c1de0_0 .net "i0", 0 0, L_00000147ef5f2330;  alias, 1 drivers
v00000147ef6c2920_0 .net "i1", 0 0, L_00000147ef6db640;  alias, 1 drivers
S_00000147ef6c1230 .scope generate, "genblk1[6]" "genblk1[6]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb460 .param/l "i" 0 3 15, +C4<0110>;
S_00000147ef6c16e0 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c1230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6d83a0 .functor OR 1, L_00000147ef6d7f40, L_00000147ef6d7fb0, C4<0>, C4<0>;
v00000147ef6c1f20_0 .net "b1", 0 0, L_00000147ef6d7f40;  1 drivers
v00000147ef6c29c0_0 .net "b2", 0 0, L_00000147ef6d7fb0;  1 drivers
v00000147ef6c3280_0 .net "bin", 0 0, L_00000147ef6d9fc0;  1 drivers
v00000147ef6c2240_0 .net "bout", 0 0, L_00000147ef6d83a0;  1 drivers
v00000147ef6c2ba0_0 .net "d", 0 0, L_00000147ef6d7e60;  1 drivers
v00000147ef6c3780_0 .net "d1", 0 0, L_00000147ef6d7d80;  1 drivers
v00000147ef6c31e0_0 .net "i0", 0 0, L_00000147ef6db820;  1 drivers
v00000147ef6c33c0_0 .net "i1", 0 0, L_00000147ef6d9a20;  1 drivers
S_00000147ef6c13c0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d7d80 .functor XOR 1, L_00000147ef6db820, L_00000147ef6d9a20, C4<0>, C4<0>;
L_00000147ef6d7ed0 .functor NOT 1, L_00000147ef6db820, C4<0>, C4<0>, C4<0>;
L_00000147ef6d7f40 .functor AND 1, L_00000147ef6d7ed0, L_00000147ef6d9a20, C4<1>, C4<1>;
v00000147ef6c36e0_0 .net *"_ivl_2", 0 0, L_00000147ef6d7ed0;  1 drivers
v00000147ef6c21a0_0 .net "bout", 0 0, L_00000147ef6d7f40;  alias, 1 drivers
v00000147ef6c3000_0 .net "d", 0 0, L_00000147ef6d7d80;  alias, 1 drivers
v00000147ef6c1c00_0 .net "i0", 0 0, L_00000147ef6db820;  alias, 1 drivers
v00000147ef6c30a0_0 .net "i1", 0 0, L_00000147ef6d9a20;  alias, 1 drivers
S_00000147ef6c1a00 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c16e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d7e60 .functor XOR 1, L_00000147ef6d7d80, L_00000147ef6d9fc0, C4<0>, C4<0>;
L_00000147ef6d89c0 .functor NOT 1, L_00000147ef6d7d80, C4<0>, C4<0>, C4<0>;
L_00000147ef6d7fb0 .functor AND 1, L_00000147ef6d89c0, L_00000147ef6d9fc0, C4<1>, C4<1>;
v00000147ef6c2420_0 .net *"_ivl_2", 0 0, L_00000147ef6d89c0;  1 drivers
v00000147ef6c2a60_0 .net "bout", 0 0, L_00000147ef6d7fb0;  alias, 1 drivers
v00000147ef6c3820_0 .net "d", 0 0, L_00000147ef6d7e60;  alias, 1 drivers
v00000147ef6c1e80_0 .net "i0", 0 0, L_00000147ef6d7d80;  alias, 1 drivers
v00000147ef6c3140_0 .net "i1", 0 0, L_00000147ef6d9fc0;  alias, 1 drivers
S_00000147ef6c0bf0 .scope generate, "genblk1[7]" "genblk1[7]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ec020 .param/l "i" 0 3 15, +C4<0111>;
S_00000147ef6c5510 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6d8090 .functor OR 1, L_00000147ef6d8410, L_00000147ef6d7df0, C4<0>, C4<0>;
v00000147ef6c2e20_0 .net "b1", 0 0, L_00000147ef6d8410;  1 drivers
v00000147ef6c5d60_0 .net "b2", 0 0, L_00000147ef6d7df0;  1 drivers
v00000147ef6c64e0_0 .net "bin", 0 0, L_00000147ef6d90c0;  1 drivers
v00000147ef6c7020_0 .net "bout", 0 0, L_00000147ef6d8090;  1 drivers
v00000147ef6c6760_0 .net "d", 0 0, L_00000147ef6d8020;  1 drivers
v00000147ef6c5ea0_0 .net "d1", 0 0, L_00000147ef6d8480;  1 drivers
v00000147ef6c5f40_0 .net "i0", 0 0, L_00000147ef6d97a0;  1 drivers
v00000147ef6c7700_0 .net "i1", 0 0, L_00000147ef6d9520;  1 drivers
S_00000147ef6c4ed0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8480 .functor XOR 1, L_00000147ef6d97a0, L_00000147ef6d9520, C4<0>, C4<0>;
L_00000147ef6d8b10 .functor NOT 1, L_00000147ef6d97a0, C4<0>, C4<0>, C4<0>;
L_00000147ef6d8410 .functor AND 1, L_00000147ef6d8b10, L_00000147ef6d9520, C4<1>, C4<1>;
v00000147ef6c1fc0_0 .net *"_ivl_2", 0 0, L_00000147ef6d8b10;  1 drivers
v00000147ef6c2ce0_0 .net "bout", 0 0, L_00000147ef6d8410;  alias, 1 drivers
v00000147ef6c3320_0 .net "d", 0 0, L_00000147ef6d8480;  alias, 1 drivers
v00000147ef6c2060_0 .net "i0", 0 0, L_00000147ef6d97a0;  alias, 1 drivers
v00000147ef6c22e0_0 .net "i1", 0 0, L_00000147ef6d9520;  alias, 1 drivers
S_00000147ef6c4250 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8020 .functor XOR 1, L_00000147ef6d8480, L_00000147ef6d90c0, C4<0>, C4<0>;
L_00000147ef6d84f0 .functor NOT 1, L_00000147ef6d8480, C4<0>, C4<0>, C4<0>;
L_00000147ef6d7df0 .functor AND 1, L_00000147ef6d84f0, L_00000147ef6d90c0, C4<1>, C4<1>;
v00000147ef6c2380_0 .net *"_ivl_2", 0 0, L_00000147ef6d84f0;  1 drivers
v00000147ef6c2600_0 .net "bout", 0 0, L_00000147ef6d7df0;  alias, 1 drivers
v00000147ef6c24c0_0 .net "d", 0 0, L_00000147ef6d8020;  alias, 1 drivers
v00000147ef6c26a0_0 .net "i0", 0 0, L_00000147ef6d8480;  alias, 1 drivers
v00000147ef6c2740_0 .net "i1", 0 0, L_00000147ef6d90c0;  alias, 1 drivers
S_00000147ef6c3c10 .scope generate, "genblk1[8]" "genblk1[8]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb7a0 .param/l "i" 0 3 15, +C4<01000>;
S_00000147ef6c4570 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c3c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6d88e0 .functor OR 1, L_00000147ef6d8aa0, L_00000147ef6d8950, C4<0>, C4<0>;
v00000147ef6c6080_0 .net "b1", 0 0, L_00000147ef6d8aa0;  1 drivers
v00000147ef6c6260_0 .net "b2", 0 0, L_00000147ef6d8950;  1 drivers
v00000147ef6c72a0_0 .net "bin", 0 0, L_00000147ef6db320;  1 drivers
v00000147ef6c6c60_0 .net "bout", 0 0, L_00000147ef6d88e0;  1 drivers
v00000147ef6c6120_0 .net "d", 0 0, L_00000147ef6d8a30;  1 drivers
v00000147ef6c61c0_0 .net "d1", 0 0, L_00000147ef6d8870;  1 drivers
v00000147ef6c7520_0 .net "i0", 0 0, L_00000147ef6d9480;  1 drivers
v00000147ef6c7ac0_0 .net "i1", 0 0, L_00000147ef6daba0;  1 drivers
S_00000147ef6c43e0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c4570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8870 .functor XOR 1, L_00000147ef6d9480, L_00000147ef6daba0, C4<0>, C4<0>;
L_00000147ef6d8560 .functor NOT 1, L_00000147ef6d9480, C4<0>, C4<0>, C4<0>;
L_00000147ef6d8aa0 .functor AND 1, L_00000147ef6d8560, L_00000147ef6daba0, C4<1>, C4<1>;
v00000147ef6c75c0_0 .net *"_ivl_2", 0 0, L_00000147ef6d8560;  1 drivers
v00000147ef6c77a0_0 .net "bout", 0 0, L_00000147ef6d8aa0;  alias, 1 drivers
v00000147ef6c6bc0_0 .net "d", 0 0, L_00000147ef6d8870;  alias, 1 drivers
v00000147ef6c7480_0 .net "i0", 0 0, L_00000147ef6d9480;  alias, 1 drivers
v00000147ef6c6da0_0 .net "i1", 0 0, L_00000147ef6daba0;  alias, 1 drivers
S_00000147ef6c4bb0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c4570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8a30 .functor XOR 1, L_00000147ef6d8870, L_00000147ef6db320, C4<0>, C4<0>;
L_00000147ef6d8800 .functor NOT 1, L_00000147ef6d8870, C4<0>, C4<0>, C4<0>;
L_00000147ef6d8950 .functor AND 1, L_00000147ef6d8800, L_00000147ef6db320, C4<1>, C4<1>;
v00000147ef6c5fe0_0 .net *"_ivl_2", 0 0, L_00000147ef6d8800;  1 drivers
v00000147ef6c63a0_0 .net "bout", 0 0, L_00000147ef6d8950;  alias, 1 drivers
v00000147ef6c66c0_0 .net "d", 0 0, L_00000147ef6d8a30;  alias, 1 drivers
v00000147ef6c7a20_0 .net "i0", 0 0, L_00000147ef6d8870;  alias, 1 drivers
v00000147ef6c5e00_0 .net "i1", 0 0, L_00000147ef6db320;  alias, 1 drivers
S_00000147ef6c56a0 .scope generate, "genblk1[9]" "genblk1[9]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ebe20 .param/l "i" 0 3 15, +C4<01001>;
S_00000147ef6c5380 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c56a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6d8720 .functor OR 1, L_00000147ef6d8100, L_00000147ef6d8330, C4<0>, C4<0>;
v00000147ef6c7980_0 .net "b1", 0 0, L_00000147ef6d8100;  1 drivers
v00000147ef6c69e0_0 .net "b2", 0 0, L_00000147ef6d8330;  1 drivers
v00000147ef6c6a80_0 .net "bin", 0 0, L_00000147ef6da4c0;  1 drivers
v00000147ef6c7160_0 .net "bout", 0 0, L_00000147ef6d8720;  1 drivers
v00000147ef6c6b20_0 .net "d", 0 0, L_00000147ef6d81e0;  1 drivers
v00000147ef6c78e0_0 .net "d1", 0 0, L_00000147ef6d8b80;  1 drivers
v00000147ef6c5cc0_0 .net "i0", 0 0, L_00000147ef6da380;  1 drivers
v00000147ef6c6e40_0 .net "i1", 0 0, L_00000147ef6da920;  1 drivers
S_00000147ef6c40c0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c5380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8b80 .functor XOR 1, L_00000147ef6da380, L_00000147ef6da920, C4<0>, C4<0>;
L_00000147ef6d85d0 .functor NOT 1, L_00000147ef6da380, C4<0>, C4<0>, C4<0>;
L_00000147ef6d8100 .functor AND 1, L_00000147ef6d85d0, L_00000147ef6da920, C4<1>, C4<1>;
v00000147ef6c6300_0 .net *"_ivl_2", 0 0, L_00000147ef6d85d0;  1 drivers
v00000147ef6c6800_0 .net "bout", 0 0, L_00000147ef6d8100;  alias, 1 drivers
v00000147ef6c7660_0 .net "d", 0 0, L_00000147ef6d8b80;  alias, 1 drivers
v00000147ef6c6440_0 .net "i0", 0 0, L_00000147ef6da380;  alias, 1 drivers
v00000147ef6c5c20_0 .net "i1", 0 0, L_00000147ef6da920;  alias, 1 drivers
S_00000147ef6c51f0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c5380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d81e0 .functor XOR 1, L_00000147ef6d8b80, L_00000147ef6da4c0, C4<0>, C4<0>;
L_00000147ef6d82c0 .functor NOT 1, L_00000147ef6d8b80, C4<0>, C4<0>, C4<0>;
L_00000147ef6d8330 .functor AND 1, L_00000147ef6d82c0, L_00000147ef6da4c0, C4<1>, C4<1>;
v00000147ef6c68a0_0 .net *"_ivl_2", 0 0, L_00000147ef6d82c0;  1 drivers
v00000147ef6c6580_0 .net "bout", 0 0, L_00000147ef6d8330;  alias, 1 drivers
v00000147ef6c6d00_0 .net "d", 0 0, L_00000147ef6d81e0;  alias, 1 drivers
v00000147ef6c6620_0 .net "i0", 0 0, L_00000147ef6d8b80;  alias, 1 drivers
v00000147ef6c6940_0 .net "i1", 0 0, L_00000147ef6da4c0;  alias, 1 drivers
S_00000147ef6c5830 .scope generate, "genblk1[10]" "genblk1[10]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ec220 .param/l "i" 0 3 15, +C4<01010>;
S_00000147ef6c3f30 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c5830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6e0080 .functor OR 1, L_00000147ef6dfe50, L_00000147ef6df600, C4<0>, C4<0>;
v00000147ef6cb180_0 .net "b1", 0 0, L_00000147ef6dfe50;  1 drivers
v00000147ef6ca0a0_0 .net "b2", 0 0, L_00000147ef6df600;  1 drivers
v00000147ef6cb900_0 .net "bin", 0 0, L_00000147ef6db3c0;  1 drivers
v00000147ef6ca280_0 .net "bout", 0 0, L_00000147ef6e0080;  1 drivers
v00000147ef6ca6e0_0 .net "d", 0 0, L_00000147ef6dfd70;  1 drivers
v00000147ef6ca1e0_0 .net "d1", 0 0, L_00000147ef6d8640;  1 drivers
v00000147ef6cb680_0 .net "i0", 0 0, L_00000147ef6d93e0;  1 drivers
v00000147ef6cb2c0_0 .net "i1", 0 0, L_00000147ef6d95c0;  1 drivers
S_00000147ef6c59c0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6d8640 .functor XOR 1, L_00000147ef6d93e0, L_00000147ef6d95c0, C4<0>, C4<0>;
L_00000147ef5f21e0 .functor NOT 1, L_00000147ef6d93e0, C4<0>, C4<0>, C4<0>;
L_00000147ef6dfe50 .functor AND 1, L_00000147ef5f21e0, L_00000147ef6d95c0, C4<1>, C4<1>;
v00000147ef6c7340_0 .net *"_ivl_2", 0 0, L_00000147ef5f21e0;  1 drivers
v00000147ef6c6ee0_0 .net "bout", 0 0, L_00000147ef6dfe50;  alias, 1 drivers
v00000147ef6c6f80_0 .net "d", 0 0, L_00000147ef6d8640;  alias, 1 drivers
v00000147ef6c70c0_0 .net "i0", 0 0, L_00000147ef6d93e0;  alias, 1 drivers
v00000147ef6c73e0_0 .net "i1", 0 0, L_00000147ef6d95c0;  alias, 1 drivers
S_00000147ef6c3da0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6dfd70 .functor XOR 1, L_00000147ef6d8640, L_00000147ef6db3c0, C4<0>, C4<0>;
L_00000147ef6dfec0 .functor NOT 1, L_00000147ef6d8640, C4<0>, C4<0>, C4<0>;
L_00000147ef6df600 .functor AND 1, L_00000147ef6dfec0, L_00000147ef6db3c0, C4<1>, C4<1>;
v00000147ef6c7200_0 .net *"_ivl_2", 0 0, L_00000147ef6dfec0;  1 drivers
v00000147ef6c7840_0 .net "bout", 0 0, L_00000147ef6df600;  alias, 1 drivers
v00000147ef6c9c40_0 .net "d", 0 0, L_00000147ef6dfd70;  alias, 1 drivers
v00000147ef6ca960_0 .net "i0", 0 0, L_00000147ef6d8640;  alias, 1 drivers
v00000147ef6cae60_0 .net "i1", 0 0, L_00000147ef6db3c0;  alias, 1 drivers
S_00000147ef6c4700 .scope generate, "genblk1[11]" "genblk1[11]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ebfe0 .param/l "i" 0 3 15, +C4<01011>;
S_00000147ef6c4890 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c4700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6df670 .functor OR 1, L_00000147ef6df910, L_00000147ef6dfc90, C4<0>, C4<0>;
v00000147ef6ca320_0 .net "b1", 0 0, L_00000147ef6df910;  1 drivers
v00000147ef6c9e20_0 .net "b2", 0 0, L_00000147ef6dfc90;  1 drivers
v00000147ef6c9d80_0 .net "bin", 0 0, L_00000147ef6dac40;  1 drivers
v00000147ef6cb7c0_0 .net "bout", 0 0, L_00000147ef6df670;  1 drivers
v00000147ef6c9ec0_0 .net "d", 0 0, L_00000147ef6e01d0;  1 drivers
v00000147ef6cb5e0_0 .net "d1", 0 0, L_00000147ef6df590;  1 drivers
v00000147ef6ca000_0 .net "i0", 0 0, L_00000147ef6db0a0;  1 drivers
v00000147ef6cab40_0 .net "i1", 0 0, L_00000147ef6da740;  1 drivers
S_00000147ef6c4d40 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6c4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6df590 .functor XOR 1, L_00000147ef6db0a0, L_00000147ef6da740, C4<0>, C4<0>;
L_00000147ef6e0240 .functor NOT 1, L_00000147ef6db0a0, C4<0>, C4<0>, C4<0>;
L_00000147ef6df910 .functor AND 1, L_00000147ef6e0240, L_00000147ef6da740, C4<1>, C4<1>;
v00000147ef6cb220_0 .net *"_ivl_2", 0 0, L_00000147ef6e0240;  1 drivers
v00000147ef6cb0e0_0 .net "bout", 0 0, L_00000147ef6df910;  alias, 1 drivers
v00000147ef6cad20_0 .net "d", 0 0, L_00000147ef6df590;  alias, 1 drivers
v00000147ef6cb720_0 .net "i0", 0 0, L_00000147ef6db0a0;  alias, 1 drivers
v00000147ef6cb540_0 .net "i1", 0 0, L_00000147ef6da740;  alias, 1 drivers
S_00000147ef6c4a20 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6c4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e01d0 .functor XOR 1, L_00000147ef6df590, L_00000147ef6dac40, C4<0>, C4<0>;
L_00000147ef6dff30 .functor NOT 1, L_00000147ef6df590, C4<0>, C4<0>, C4<0>;
L_00000147ef6dfc90 .functor AND 1, L_00000147ef6dff30, L_00000147ef6dac40, C4<1>, C4<1>;
v00000147ef6cafa0_0 .net *"_ivl_2", 0 0, L_00000147ef6dff30;  1 drivers
v00000147ef6caf00_0 .net "bout", 0 0, L_00000147ef6dfc90;  alias, 1 drivers
v00000147ef6cb360_0 .net "d", 0 0, L_00000147ef6e01d0;  alias, 1 drivers
v00000147ef6cbae0_0 .net "i0", 0 0, L_00000147ef6df590;  alias, 1 drivers
v00000147ef6c9ce0_0 .net "i1", 0 0, L_00000147ef6dac40;  alias, 1 drivers
S_00000147ef6c5060 .scope generate, "genblk1[12]" "genblk1[12]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb620 .param/l "i" 0 3 15, +C4<01100>;
S_00000147ef6cc5b0 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6c5060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6df750 .functor OR 1, L_00000147ef6dffa0, L_00000147ef6e02b0, C4<0>, C4<0>;
v00000147ef6cb9a0_0 .net "b1", 0 0, L_00000147ef6dffa0;  1 drivers
v00000147ef6cba40_0 .net "b2", 0 0, L_00000147ef6e02b0;  1 drivers
v00000147ef6ca780_0 .net "bin", 0 0, L_00000147ef6db460;  1 drivers
v00000147ef6ca820_0 .net "bout", 0 0, L_00000147ef6df750;  1 drivers
v00000147ef6ca8c0_0 .net "d", 0 0, L_00000147ef6dfa60;  1 drivers
v00000147ef6caa00_0 .net "d1", 0 0, L_00000147ef6df6e0;  1 drivers
v00000147ef6caaa0_0 .net "i0", 0 0, L_00000147ef6da060;  1 drivers
v00000147ef6cabe0_0 .net "i1", 0 0, L_00000147ef6d92a0;  1 drivers
S_00000147ef6ccd80 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6cc5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6df6e0 .functor XOR 1, L_00000147ef6da060, L_00000147ef6d92a0, C4<0>, C4<0>;
L_00000147ef6e0320 .functor NOT 1, L_00000147ef6da060, C4<0>, C4<0>, C4<0>;
L_00000147ef6dffa0 .functor AND 1, L_00000147ef6e0320, L_00000147ef6d92a0, C4<1>, C4<1>;
v00000147ef6c9f60_0 .net *"_ivl_2", 0 0, L_00000147ef6e0320;  1 drivers
v00000147ef6cb400_0 .net "bout", 0 0, L_00000147ef6dffa0;  alias, 1 drivers
v00000147ef6ca3c0_0 .net "d", 0 0, L_00000147ef6df6e0;  alias, 1 drivers
v00000147ef6cb040_0 .net "i0", 0 0, L_00000147ef6da060;  alias, 1 drivers
v00000147ef6ca140_0 .net "i1", 0 0, L_00000147ef6d92a0;  alias, 1 drivers
S_00000147ef6cc100 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6cc5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6dfa60 .functor XOR 1, L_00000147ef6df6e0, L_00000147ef6db460, C4<0>, C4<0>;
L_00000147ef6e00f0 .functor NOT 1, L_00000147ef6df6e0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e02b0 .functor AND 1, L_00000147ef6e00f0, L_00000147ef6db460, C4<1>, C4<1>;
v00000147ef6ca460_0 .net *"_ivl_2", 0 0, L_00000147ef6e00f0;  1 drivers
v00000147ef6ca640_0 .net "bout", 0 0, L_00000147ef6e02b0;  alias, 1 drivers
v00000147ef6ca500_0 .net "d", 0 0, L_00000147ef6dfa60;  alias, 1 drivers
v00000147ef6ca5a0_0 .net "i0", 0 0, L_00000147ef6df6e0;  alias, 1 drivers
v00000147ef6cb860_0 .net "i1", 0 0, L_00000147ef6db460;  alias, 1 drivers
S_00000147ef6cc740 .scope generate, "genblk1[13]" "genblk1[13]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5ebe60 .param/l "i" 0 3 15, +C4<01101>;
S_00000147ef6ccf10 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6cc740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6dfc20 .functor OR 1, L_00000147ef6df830, L_00000147ef6dfad0, C4<0>, C4<0>;
v00000147ef6cf100_0 .net "b1", 0 0, L_00000147ef6df830;  1 drivers
v00000147ef6ce3e0_0 .net "b2", 0 0, L_00000147ef6dfad0;  1 drivers
v00000147ef6cfa60_0 .net "bin", 0 0, L_00000147ef6db140;  1 drivers
v00000147ef6cf740_0 .net "bout", 0 0, L_00000147ef6dfc20;  1 drivers
v00000147ef6cde40_0 .net "d", 0 0, L_00000147ef6df980;  1 drivers
v00000147ef6cf1a0_0 .net "d1", 0 0, L_00000147ef6df7c0;  1 drivers
v00000147ef6cf880_0 .net "i0", 0 0, L_00000147ef6d9ac0;  1 drivers
v00000147ef6cf920_0 .net "i1", 0 0, L_00000147ef6da560;  1 drivers
S_00000147ef6cc8d0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6ccf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6df7c0 .functor XOR 1, L_00000147ef6d9ac0, L_00000147ef6da560, C4<0>, C4<0>;
L_00000147ef6df8a0 .functor NOT 1, L_00000147ef6d9ac0, C4<0>, C4<0>, C4<0>;
L_00000147ef6df830 .functor AND 1, L_00000147ef6df8a0, L_00000147ef6da560, C4<1>, C4<1>;
v00000147ef6cac80_0 .net *"_ivl_2", 0 0, L_00000147ef6df8a0;  1 drivers
v00000147ef6cb4a0_0 .net "bout", 0 0, L_00000147ef6df830;  alias, 1 drivers
v00000147ef6cadc0_0 .net "d", 0 0, L_00000147ef6df7c0;  alias, 1 drivers
v00000147ef6ceac0_0 .net "i0", 0 0, L_00000147ef6d9ac0;  alias, 1 drivers
v00000147ef6cef20_0 .net "i1", 0 0, L_00000147ef6da560;  alias, 1 drivers
S_00000147ef6cbc50 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6ccf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6df980 .functor XOR 1, L_00000147ef6df7c0, L_00000147ef6db140, C4<0>, C4<0>;
L_00000147ef6df9f0 .functor NOT 1, L_00000147ef6df7c0, C4<0>, C4<0>, C4<0>;
L_00000147ef6dfad0 .functor AND 1, L_00000147ef6df9f0, L_00000147ef6db140, C4<1>, C4<1>;
v00000147ef6cf2e0_0 .net *"_ivl_2", 0 0, L_00000147ef6df9f0;  1 drivers
v00000147ef6cf380_0 .net "bout", 0 0, L_00000147ef6dfad0;  alias, 1 drivers
v00000147ef6cf600_0 .net "d", 0 0, L_00000147ef6df980;  alias, 1 drivers
v00000147ef6ce5c0_0 .net "i0", 0 0, L_00000147ef6df7c0;  alias, 1 drivers
v00000147ef6cf060_0 .net "i1", 0 0, L_00000147ef6db140;  alias, 1 drivers
S_00000147ef6cd0a0 .scope generate, "genblk1[14]" "genblk1[14]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb6e0 .param/l "i" 0 3 15, +C4<01110>;
S_00000147ef6cda00 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6cd0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6dfbb0 .functor OR 1, L_00000147ef6df4b0, L_00000147ef6e0010, C4<0>, C4<0>;
v00000147ef6cdda0_0 .net "b1", 0 0, L_00000147ef6df4b0;  1 drivers
v00000147ef6ce520_0 .net "b2", 0 0, L_00000147ef6e0010;  1 drivers
v00000147ef6ce340_0 .net "bin", 0 0, L_00000147ef6da100;  1 drivers
v00000147ef6ce020_0 .net "bout", 0 0, L_00000147ef6dfbb0;  1 drivers
v00000147ef6ce0c0_0 .net "d", 0 0, L_00000147ef6dfb40;  1 drivers
v00000147ef6ce160_0 .net "d1", 0 0, L_00000147ef6e0160;  1 drivers
v00000147ef6cf420_0 .net "i0", 0 0, L_00000147ef6d9e80;  1 drivers
v00000147ef6ce200_0 .net "i1", 0 0, L_00000147ef6db500;  1 drivers
S_00000147ef6cd870 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6cda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e0160 .functor XOR 1, L_00000147ef6d9e80, L_00000147ef6db500, C4<0>, C4<0>;
L_00000147ef6e0390 .functor NOT 1, L_00000147ef6d9e80, C4<0>, C4<0>, C4<0>;
L_00000147ef6df4b0 .functor AND 1, L_00000147ef6e0390, L_00000147ef6db500, C4<1>, C4<1>;
v00000147ef6cf240_0 .net *"_ivl_2", 0 0, L_00000147ef6e0390;  1 drivers
v00000147ef6cfb00_0 .net "bout", 0 0, L_00000147ef6df4b0;  alias, 1 drivers
v00000147ef6cdee0_0 .net "d", 0 0, L_00000147ef6e0160;  alias, 1 drivers
v00000147ef6cf9c0_0 .net "i0", 0 0, L_00000147ef6d9e80;  alias, 1 drivers
v00000147ef6cdc60_0 .net "i1", 0 0, L_00000147ef6db500;  alias, 1 drivers
S_00000147ef6cbde0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6cda00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6dfb40 .functor XOR 1, L_00000147ef6e0160, L_00000147ef6da100, C4<0>, C4<0>;
L_00000147ef6df520 .functor NOT 1, L_00000147ef6e0160, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0010 .functor AND 1, L_00000147ef6df520, L_00000147ef6da100, C4<1>, C4<1>;
v00000147ef6cdf80_0 .net *"_ivl_2", 0 0, L_00000147ef6df520;  1 drivers
v00000147ef6cf7e0_0 .net "bout", 0 0, L_00000147ef6e0010;  alias, 1 drivers
v00000147ef6ce980_0 .net "d", 0 0, L_00000147ef6dfb40;  alias, 1 drivers
v00000147ef6ce8e0_0 .net "i0", 0 0, L_00000147ef6e0160;  alias, 1 drivers
v00000147ef6cdd00_0 .net "i1", 0 0, L_00000147ef6da100;  alias, 1 drivers
S_00000147ef6cca60 .scope generate, "genblk1[15]" "genblk1[15]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb720 .param/l "i" 0 3 15, +C4<01111>;
S_00000147ef6cbf70 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6cca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6e0e00 .functor OR 1, L_00000147ef6e0b60, L_00000147ef6e08c0, C4<0>, C4<0>;
v00000147ef6ce840_0 .net "b1", 0 0, L_00000147ef6e0b60;  1 drivers
v00000147ef6ceb60_0 .net "b2", 0 0, L_00000147ef6e08c0;  1 drivers
v00000147ef6cec00_0 .net "bin", 0 0, L_00000147ef6d9160;  1 drivers
v00000147ef6ceca0_0 .net "bout", 0 0, L_00000147ef6e0e00;  1 drivers
v00000147ef6cede0_0 .net "d", 0 0, L_00000147ef6e10a0;  1 drivers
v00000147ef6cee80_0 .net "d1", 0 0, L_00000147ef6dfd00;  1 drivers
v00000147ef6cf6a0_0 .net "i0", 0 0, L_00000147ef6db280;  1 drivers
v00000147ef6d2020_0 .net "i1", 0 0, L_00000147ef6d9980;  1 drivers
S_00000147ef6cc290 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6dfd00 .functor XOR 1, L_00000147ef6db280, L_00000147ef6d9980, C4<0>, C4<0>;
L_00000147ef6dfde0 .functor NOT 1, L_00000147ef6db280, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0b60 .functor AND 1, L_00000147ef6dfde0, L_00000147ef6d9980, C4<1>, C4<1>;
v00000147ef6ce2a0_0 .net *"_ivl_2", 0 0, L_00000147ef6dfde0;  1 drivers
v00000147ef6ce660_0 .net "bout", 0 0, L_00000147ef6e0b60;  alias, 1 drivers
v00000147ef6cf4c0_0 .net "d", 0 0, L_00000147ef6dfd00;  alias, 1 drivers
v00000147ef6cea20_0 .net "i0", 0 0, L_00000147ef6db280;  alias, 1 drivers
v00000147ef6cf560_0 .net "i1", 0 0, L_00000147ef6d9980;  alias, 1 drivers
S_00000147ef6cc420 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6cbf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e10a0 .functor XOR 1, L_00000147ef6dfd00, L_00000147ef6d9160, C4<0>, C4<0>;
L_00000147ef6e0af0 .functor NOT 1, L_00000147ef6dfd00, C4<0>, C4<0>, C4<0>;
L_00000147ef6e08c0 .functor AND 1, L_00000147ef6e0af0, L_00000147ef6d9160, C4<1>, C4<1>;
v00000147ef6ce700_0 .net *"_ivl_2", 0 0, L_00000147ef6e0af0;  1 drivers
v00000147ef6ce480_0 .net "bout", 0 0, L_00000147ef6e08c0;  alias, 1 drivers
v00000147ef6ce7a0_0 .net "d", 0 0, L_00000147ef6e10a0;  alias, 1 drivers
v00000147ef6cefc0_0 .net "i0", 0 0, L_00000147ef6dfd00;  alias, 1 drivers
v00000147ef6ced40_0 .net "i1", 0 0, L_00000147ef6d9160;  alias, 1 drivers
S_00000147ef6ccbf0 .scope generate, "genblk1[16]" "genblk1[16]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb520 .param/l "i" 0 3 15, +C4<010000>;
S_00000147ef6cd230 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6ccbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6e0690 .functor OR 1, L_00000147ef6e0d20, L_00000147ef6e0770, C4<0>, C4<0>;
v00000147ef6d0b80_0 .net "b1", 0 0, L_00000147ef6e0d20;  1 drivers
v00000147ef6d0900_0 .net "b2", 0 0, L_00000147ef6e0770;  1 drivers
v00000147ef6d1080_0 .net "bin", 0 0, L_00000147ef6d9660;  1 drivers
v00000147ef6d23e0_0 .net "bout", 0 0, L_00000147ef6e0690;  1 drivers
v00000147ef6d0fe0_0 .net "d", 0 0, L_00000147ef6e07e0;  1 drivers
v00000147ef6cffa0_0 .net "d1", 0 0, L_00000147ef6e0fc0;  1 drivers
v00000147ef6d1120_0 .net "i0", 0 0, L_00000147ef6db1e0;  1 drivers
v00000147ef6d19e0_0 .net "i1", 0 0, L_00000147ef6d9ca0;  1 drivers
S_00000147ef6cd3c0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6cd230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e0fc0 .functor XOR 1, L_00000147ef6db1e0, L_00000147ef6d9ca0, C4<0>, C4<0>;
L_00000147ef6e0f50 .functor NOT 1, L_00000147ef6db1e0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0d20 .functor AND 1, L_00000147ef6e0f50, L_00000147ef6d9ca0, C4<1>, C4<1>;
v00000147ef6d1da0_0 .net *"_ivl_2", 0 0, L_00000147ef6e0f50;  1 drivers
v00000147ef6d1ee0_0 .net "bout", 0 0, L_00000147ef6e0d20;  alias, 1 drivers
v00000147ef6cff00_0 .net "d", 0 0, L_00000147ef6e0fc0;  alias, 1 drivers
v00000147ef6d0ea0_0 .net "i0", 0 0, L_00000147ef6db1e0;  alias, 1 drivers
v00000147ef6d0e00_0 .net "i1", 0 0, L_00000147ef6d9ca0;  alias, 1 drivers
S_00000147ef6cd6e0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6cd230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e07e0 .functor XOR 1, L_00000147ef6e0fc0, L_00000147ef6d9660, C4<0>, C4<0>;
L_00000147ef6e0e70 .functor NOT 1, L_00000147ef6e0fc0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0770 .functor AND 1, L_00000147ef6e0e70, L_00000147ef6d9660, C4<1>, C4<1>;
v00000147ef6d0040_0 .net *"_ivl_2", 0 0, L_00000147ef6e0e70;  1 drivers
v00000147ef6d1f80_0 .net "bout", 0 0, L_00000147ef6e0770;  alias, 1 drivers
v00000147ef6d1580_0 .net "d", 0 0, L_00000147ef6e07e0;  alias, 1 drivers
v00000147ef6d00e0_0 .net "i0", 0 0, L_00000147ef6e0fc0;  alias, 1 drivers
v00000147ef6d1760_0 .net "i1", 0 0, L_00000147ef6d9660;  alias, 1 drivers
S_00000147ef6cd550 .scope generate, "genblk1[17]" "genblk1[17]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb2e0 .param/l "i" 0 3 15, +C4<010001>;
S_00000147ef6d4450 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6cd550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6e13b0 .functor OR 1, L_00000147ef6e0850, L_00000147ef6e0d90, C4<0>, C4<0>;
v00000147ef6d0cc0_0 .net "b1", 0 0, L_00000147ef6e0850;  1 drivers
v00000147ef6d2160_0 .net "b2", 0 0, L_00000147ef6e0d90;  1 drivers
v00000147ef6d1d00_0 .net "bin", 0 0, L_00000147ef6db5a0;  1 drivers
v00000147ef6d0680_0 .net "bout", 0 0, L_00000147ef6e13b0;  1 drivers
v00000147ef6d11c0_0 .net "d", 0 0, L_00000147ef6e1500;  1 drivers
v00000147ef6d05e0_0 .net "d1", 0 0, L_00000147ef6e1260;  1 drivers
v00000147ef6d2200_0 .net "i0", 0 0, L_00000147ef6dace0;  1 drivers
v00000147ef6d0d60_0 .net "i1", 0 0, L_00000147ef6da420;  1 drivers
S_00000147ef6d4c20 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6d4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e1260 .functor XOR 1, L_00000147ef6dace0, L_00000147ef6da420, C4<0>, C4<0>;
L_00000147ef6e0bd0 .functor NOT 1, L_00000147ef6dace0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0850 .functor AND 1, L_00000147ef6e0bd0, L_00000147ef6da420, C4<1>, C4<1>;
v00000147ef6d09a0_0 .net *"_ivl_2", 0 0, L_00000147ef6e0bd0;  1 drivers
v00000147ef6cfe60_0 .net "bout", 0 0, L_00000147ef6e0850;  alias, 1 drivers
v00000147ef6d07c0_0 .net "d", 0 0, L_00000147ef6e1260;  alias, 1 drivers
v00000147ef6d1620_0 .net "i0", 0 0, L_00000147ef6dace0;  alias, 1 drivers
v00000147ef6d0ae0_0 .net "i1", 0 0, L_00000147ef6da420;  alias, 1 drivers
S_00000147ef6d45e0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6d4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e1500 .functor XOR 1, L_00000147ef6e1260, L_00000147ef6db5a0, C4<0>, C4<0>;
L_00000147ef6e0700 .functor NOT 1, L_00000147ef6e1260, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0d90 .functor AND 1, L_00000147ef6e0700, L_00000147ef6db5a0, C4<1>, C4<1>;
v00000147ef6d0f40_0 .net *"_ivl_2", 0 0, L_00000147ef6e0700;  1 drivers
v00000147ef6d0180_0 .net "bout", 0 0, L_00000147ef6e0d90;  alias, 1 drivers
v00000147ef6d0c20_0 .net "d", 0 0, L_00000147ef6e1500;  alias, 1 drivers
v00000147ef6d0220_0 .net "i0", 0 0, L_00000147ef6e1260;  alias, 1 drivers
v00000147ef6d02c0_0 .net "i1", 0 0, L_00000147ef6db5a0;  alias, 1 drivers
S_00000147ef6d4770 .scope generate, "genblk1[18]" "genblk1[18]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb7e0 .param/l "i" 0 3 15, +C4<010010>;
S_00000147ef6d3fa0 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6d4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6e0c40 .functor OR 1, L_00000147ef6e09a0, L_00000147ef6e0a80, C4<0>, C4<0>;
v00000147ef6d0540_0 .net "b1", 0 0, L_00000147ef6e09a0;  1 drivers
v00000147ef6d0720_0 .net "b2", 0 0, L_00000147ef6e0a80;  1 drivers
v00000147ef6d0a40_0 .net "bin", 0 0, L_00000147ef6d9340;  1 drivers
v00000147ef6d1b20_0 .net "bout", 0 0, L_00000147ef6e0c40;  1 drivers
v00000147ef6d1a80_0 .net "d", 0 0, L_00000147ef6e0a10;  1 drivers
v00000147ef6d1300_0 .net "d1", 0 0, L_00000147ef6e0930;  1 drivers
v00000147ef6d13a0_0 .net "i0", 0 0, L_00000147ef6db6e0;  1 drivers
v00000147ef6d22a0_0 .net "i1", 0 0, L_00000147ef6d9200;  1 drivers
S_00000147ef6d4900 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6d3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e0930 .functor XOR 1, L_00000147ef6db6e0, L_00000147ef6d9200, C4<0>, C4<0>;
L_00000147ef6e0ee0 .functor NOT 1, L_00000147ef6db6e0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e09a0 .functor AND 1, L_00000147ef6e0ee0, L_00000147ef6d9200, C4<1>, C4<1>;
v00000147ef6d1940_0 .net *"_ivl_2", 0 0, L_00000147ef6e0ee0;  1 drivers
v00000147ef6d2340_0 .net "bout", 0 0, L_00000147ef6e09a0;  alias, 1 drivers
v00000147ef6cfc80_0 .net "d", 0 0, L_00000147ef6e0930;  alias, 1 drivers
v00000147ef6cfd20_0 .net "i0", 0 0, L_00000147ef6db6e0;  alias, 1 drivers
v00000147ef6d0860_0 .net "i1", 0 0, L_00000147ef6d9200;  alias, 1 drivers
S_00000147ef6d53f0 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6d3fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e0a10 .functor XOR 1, L_00000147ef6e0930, L_00000147ef6d9340, C4<0>, C4<0>;
L_00000147ef6e1030 .functor NOT 1, L_00000147ef6e0930, C4<0>, C4<0>, C4<0>;
L_00000147ef6e0a80 .functor AND 1, L_00000147ef6e1030, L_00000147ef6d9340, C4<1>, C4<1>;
v00000147ef6cfdc0_0 .net *"_ivl_2", 0 0, L_00000147ef6e1030;  1 drivers
v00000147ef6d0360_0 .net "bout", 0 0, L_00000147ef6e0a80;  alias, 1 drivers
v00000147ef6d0400_0 .net "d", 0 0, L_00000147ef6e0a10;  alias, 1 drivers
v00000147ef6d04a0_0 .net "i0", 0 0, L_00000147ef6e0930;  alias, 1 drivers
v00000147ef6d1260_0 .net "i1", 0 0, L_00000147ef6d9340;  alias, 1 drivers
S_00000147ef6d4db0 .scope generate, "genblk1[19]" "genblk1[19]" 3 15, 3 15 0, S_00000147ef5f5fb0;
 .timescale 0 0;
P_00000147ef5eb260 .param/l "i" 0 3 15, +C4<010011>;
S_00000147ef6d4130 .scope module, "fsi" "full_subtractor" 3 16, 4 3 0, S_00000147ef6d4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 1 "d";
    .port_info 4 /OUTPUT 1 "bout";
L_00000147ef6e11f0 .functor OR 1, L_00000147ef6e1110, L_00000147ef6e1180, C4<0>, C4<0>;
v00000147ef6d2700_0 .net "b1", 0 0, L_00000147ef6e1110;  1 drivers
v00000147ef6d2660_0 .net "b2", 0 0, L_00000147ef6e1180;  1 drivers
v00000147ef6d3420_0 .net "bin", 0 0, L_00000147ef6db780;  1 drivers
v00000147ef6d3880_0 .net "bout", 0 0, L_00000147ef6e11f0;  1 drivers
v00000147ef6d34c0_0 .net "d", 0 0, L_00000147ef6e0620;  1 drivers
v00000147ef6d27a0_0 .net "d1", 0 0, L_00000147ef6e0cb0;  1 drivers
v00000147ef6d2fc0_0 .net "i0", 0 0, L_00000147ef6da1a0;  1 drivers
v00000147ef6d2f20_0 .net "i1", 0 0, L_00000147ef6da7e0;  1 drivers
S_00000147ef6d42c0 .scope module, "hs0" "half_subtractor" 4 8, 5 1 0, S_00000147ef6d4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e0cb0 .functor XOR 1, L_00000147ef6da1a0, L_00000147ef6da7e0, C4<0>, C4<0>;
L_00000147ef6e1340 .functor NOT 1, L_00000147ef6da1a0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e1110 .functor AND 1, L_00000147ef6e1340, L_00000147ef6da7e0, C4<1>, C4<1>;
v00000147ef6d1440_0 .net *"_ivl_2", 0 0, L_00000147ef6e1340;  1 drivers
v00000147ef6d14e0_0 .net "bout", 0 0, L_00000147ef6e1110;  alias, 1 drivers
v00000147ef6d20c0_0 .net "d", 0 0, L_00000147ef6e0cb0;  alias, 1 drivers
v00000147ef6d1e40_0 .net "i0", 0 0, L_00000147ef6da1a0;  alias, 1 drivers
v00000147ef6d16c0_0 .net "i1", 0 0, L_00000147ef6da7e0;  alias, 1 drivers
S_00000147ef6d4a90 .scope module, "hs1" "half_subtractor" 4 9, 5 1 0, S_00000147ef6d4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e0620 .functor XOR 1, L_00000147ef6e0cb0, L_00000147ef6db780, C4<0>, C4<0>;
L_00000147ef6e1420 .functor NOT 1, L_00000147ef6e0cb0, C4<0>, C4<0>, C4<0>;
L_00000147ef6e1180 .functor AND 1, L_00000147ef6e1420, L_00000147ef6db780, C4<1>, C4<1>;
v00000147ef6d1800_0 .net *"_ivl_2", 0 0, L_00000147ef6e1420;  1 drivers
v00000147ef6d1bc0_0 .net "bout", 0 0, L_00000147ef6e1180;  alias, 1 drivers
v00000147ef6d18a0_0 .net "d", 0 0, L_00000147ef6e0620;  alias, 1 drivers
v00000147ef6d1c60_0 .net "i0", 0 0, L_00000147ef6e0cb0;  alias, 1 drivers
v00000147ef6d3380_0 .net "i1", 0 0, L_00000147ef6db780;  alias, 1 drivers
S_00000147ef6d4f40 .scope module, "hs" "half_subtractor" 3 10, 5 1 0, S_00000147ef5f5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 1 "bout";
L_00000147ef6e12d0 .functor XOR 1, L_00000147ef6d9840, L_00000147ef6d98e0, C4<0>, C4<0>;
L_00000147ef6e1490 .functor NOT 1, L_00000147ef6d9840, C4<0>, C4<0>, C4<0>;
L_00000147ef6e5d50 .functor AND 1, L_00000147ef6e1490, L_00000147ef6d98e0, C4<1>, C4<1>;
v00000147ef6d36a0_0 .net *"_ivl_2", 0 0, L_00000147ef6e1490;  1 drivers
v00000147ef6d3920_0 .net "bout", 0 0, L_00000147ef6e5d50;  1 drivers
v00000147ef6d3060_0 .net "d", 0 0, L_00000147ef6e12d0;  1 drivers
v00000147ef6d3100_0 .net "i0", 0 0, L_00000147ef6d9840;  1 drivers
v00000147ef6d31a0_0 .net "i1", 0 0, L_00000147ef6d98e0;  1 drivers
    .scope S_00000147ef5f5e20;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "twenty_bit_subtractor_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000147ef5f5e20 {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000147ef6d3b00_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000147ef6d28e0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000147ef6d3b00_0, 0, 20;
    %pushi/vec4 1, 0, 20;
    %store/vec4 v00000147ef6d28e0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 1, 0, 20;
    %store/vec4 v00000147ef6d3b00_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000147ef6d28e0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 110, 0, 20;
    %store/vec4 v00000147ef6d3b00_0, 0, 20;
    %pushi/vec4 110, 0, 20;
    %store/vec4 v00000147ef6d28e0_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 72, 0, 20;
    %store/vec4 v00000147ef6d3b00_0, 0, 20;
    %pushi/vec4 27, 0, 20;
    %store/vec4 v00000147ef6d28e0_0, 0, 20;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\Subtractor\20 Bit Subtractor\twenty_bit_subtractor_tb.v";
    "./Subtractor/20 Bit Subtractor/twenty_bit_subtractor.v";
    "./Subtractor/Full Subtractor/full_subtractor.v";
    "./Subtractor/Half Subtractor/half_subtractor.v";
