desig1_microblaze_0_1.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_microblaze_0_1/sim/desig1_microblaze_0_1.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_dlmb_v10_0/sim/desig1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_ilmb_v10_0/sim/desig1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_dlmb_bram_if_cntlr_0/sim/desig1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_ilmb_bram_if_cntlr_0/sim/desig1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/desig1/ip/desig1_lmb_bram_0/sim/desig1_lmb_bram_0.v,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_mdm_1_0/sim/desig1_mdm_1_0.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/desig1/ip/desig1_clk_wiz_1_0/desig1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/desig1/ip/desig1_clk_wiz_1_0/desig1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/desig1/ip/desig1_rst_clk_wiz_1_100M_0/sim/desig1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
desig1.vhd,vhdl,xil_defaultlib,../../../bd/desig1/hdl/desig1.vhd,incdir="$ref_dir/../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"incdir="../../../../ex1.srcs/sources_1/bd/desig1/ipshared/100a"
glbl.v,Verilog,xil_defaultlib,glbl.v
