$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 % a $end
  $var wire  1 & b $end
  $var wire  1 # clk $end
  $var wire  1 $ rst $end
  $var wire  1 ' z $end
  $scope module top $end
   $var wire  1 % a $end
   $var wire  1 & b $end
   $var wire  1 # clk $end
   $var wire  1 $ rst $end
   $var wire  1 ' z $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
0'
#1
1#
#2
0#
#3
1#
0$
#4
0#
#5
1#
#6
0#
#7
1#
1%
#8
0#
#9
1#
0%
1&
1'
#10
0#
#11
1#
1%
#12
0#
